.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Craig Robinson:FIREFOX:date July 84
.SP 1
Engineer - Rob Horning ::Project 7166
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Establish what needs to be done to make the timing work for the memory
board.
T}:9:100:T{
I came up with several alternatives for resolving the problems.  It looks
like we have agreed on one of the alternatives.
T}
.SP 1
T{
Help finish the definition of the memory controller.  Keep software
up to date on everything that effects them.
T}:3:100:T{
Most of the issues have been resolved.  We still need to document the
definition to insure that we have not forgot something and that we agree
on everything.
T}
.SP 1
T{
Continue to work on the design of the testers.  The design of the lab proto
exerciser needs to be ready to go into PC layout by 9/1.  The lab
proto tester needs to be ready to be wire wrapped by 9/15.
T}:4:100:T{
I have bread boarded the exerciser and it is ready to go to PC layout.
I have started the circuit design on the tester.
T}
.SP 1
T{
Continue to work with materials engineering on setting up the surface mount
parts required for the memory board.
T}:2:100:T{
So far it is looking like we can get everything on the memory board in surface
mount packages.  If a voltage reference is needed we need to let TI know so
that they can make sure that it is one of the first parts that they put
in the surface mount package.
T}
.SP 1
T{
Design the voltage regulators for the memory board.
T}:2:100:T{
I completed this design and bread boarded it.  I need to make some changes
to allow for the battery backed RAM.
T}
.SP 1
T{
Update the RAM section of the PERT chart.
T}:1:100:T{
T}
.SP 1
T{
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

