.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Craig Robinson:FIREFOX:date April 85
.SP 1
Engineer - Rob Horning ::Project 7910
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Continue to work on PDH definition an design.  Finish RTC ERS and write up
an ERS for the NVM.  Understand all the timing and fix any problems.
Participate in any board partitioning decisions.
T}:3: - :T{
I did not spend more than a few hours working on PDH.  I did get the RTC
ERS done.
T}
.SP 1
T{
Address the RAM board issues that come up.  Also get the RAM board PC layout
done and red line the board.
T}:4:100:T{
The package was sent to Photronics 5/6.
T}
.SP 1
T{
Continue to work on the cache and TLB problems and looking into static RAM's
(if needed).
T}:9:100:T{
I spent almost all my time on the CCU/TCU definition.  We have had some
setbacks but we are making progress.
T}
.SP 1
T{
Continue to work with the MC-F designers.
T}:1:100:T{
Only a couple of small issues came up and they were resolved.
T}
.SP 1
T{
Continue to work with surface mount vendors.
T}:1:100:T{
This continues to take a little of my time.
T}
.SP 1
T{
Update the RAM pert and state variables as needed.
T}:1:100:T{
T}
.SP 1
T{
Vacation (I am not sure what days yet.)
T}:2:25:T{
T}
.SP 1
T{
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

