.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Craig Robinson:FIREFOX:date December 85
.SP 1
Engineer - Rob Horning ::Project 7910
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Help finish checking the CPU board.  Finalize the parts that I want to use
for termination.  Check the updated parts list.
T}:4:100:T{
The CPU board is in the shop and termination parts have been ordered.  They
should be here in the first part of January.
T}
.SP 1
T{
Continue to work with PC layout on the math board.  Update the parts list.
Make the required changes to the PAL equations.  Test the changes that are
practical to test.  Get the list connector to work.
T}:6:100:T{
The layout is almost done.  It should go to digitize about 1/10.  The PAL
equations are done.  I have tested most of the changes.  I would still
like to wirewrap the PDH part of the board and test it.
T}
.SP 1
T{
Continue to monitor the status of SRAM's.
T}:2:100:T{
I received 60 screened parts from Toshiba.  I have been keeping in touch with
the SRAM vendors.
T}
.SP 1
T{
Continue to work on the 8 Mbyte board.  Be ready to go into PC layout the
first part of next month.
T}:2:100:T{
I have ordered some 1 Mbit RAM chips.  I have conformation on the SOIC
that will be used for the AS243 buffers.  I plan to take the board into
layout in January.
T}
.SP 1
T{
Address MC-F issues.  Look into effects and give our opinion on IOACD changes.
T}:1:100:T{
Some changes were proposed to the IO_ACD that would require MC-F to change.
We got these changes modified so that the memory architecture would not be
effected.
T}
.SP 1
T{
Vacation 12/23 - 1/3
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

