.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Craig Robinson:FIREFOX:date July 85
.SP 1
Engineer - Rob Horning ::Project 7910
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Continue to work on CCU/TCU issues.  Prepare for and attend July 22, 23
meetings.  Work on getting corporate specs for the SRAM's that Firefox
and Cheetah need.
T}:6:100:T{
I gave a presentation at the July 22/23 meeting and attended the meeting.
I came up with a corporate spec and have been working with the vendors on getting
feed back on the spec.
T}
.SP 1
T{
Address memory board issues.  Answer any questions that come up on the
1 Mbit chips.  Evaluate testing done to memory board.  Make sure that
the 555 timer can be specified like I want it.
T}:3:100:T{
A few more issues came up on the Mbit chips that I worked on.  I have started
to work on a list of the detailed list of MC-F definition changes.  It looks
like there will be no problem with specifying the 555 timer like I want to.
T}
.SP 1
T{
Start the design of the SRAM arrays.  Evaluate the Firefox timing.
T}:4:100:T{
I did some simulations assuming the parts placement of the current CPU board.
The first pass timing evaluation shows that we will not be able to run any
faster than Cheetah without parallel termination.  We will have about the
same PC board delays.
T}
.SP 1
T{
Work on PDH.  Look at new clock chips.  Help evaluate ways to partition
the CPU hardware.
T}:4:20:T{
I only spent about a day on this.
T}
.SP 1
T{
Vacation July 1 - 5
T}:3::T{
T}
.SP 1
T{
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

