.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Craig Robinson:FIREFOX:date February 86
.SP 1
Engineer - Rob Horning ::Project 7910
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Look at the signals on the TCU array.  Make at least one address line match
the simulation.  Help measure timing through the TCU.  Decide what else can
be tested before CCU's arrive.
T}:4:90:T{
I looked at some of the lines in the TCU array.  They looked pretty good, but
the one I looked at closest was slower than I expected.  This was mostly due
to the SRAM's being out of spec on input capacitance.  I am working with
Toshiba on this problem.
T}
.SP 1
T{
Check the 8 Mbyte RAM board.  Red line the board and run the connect list
and design rule checker.
T}:5:100:T{
I have run the design rule checker once and have a lot of errors.  I am almost
ready to run it again.  I expect it to take ate least one more pass after this
one because of all the changes required on the first pass.
T}
.SP 1
T{
Turn on the math board when it arrives.  I will first turn it on with the
MID_BUS tester and then put it in the system.  Help with CA turn on if
it comes.
T}:3:100:T{
I turned on the math board with the MID_BUS tester and have started to try
to put it in the system.
T}
.SP 1
T{
Continue to work with the SRAM vendors.  Set up a meeting with Sang Park
to discuss our SRAM and 1 Mbit DRAM needs.
T}:3:100:T{
I spent a lot of time on SRAM's this month.  Toshiba did not get any yield
from there first try at 25 ns parts.  This caused me to change my strategy
for proto types.
T}
.SP 1
T{
Develop a CCU array test plan.
T}:1: - :T{
I did not get to this.
T}
.SP 1
T{
Start to turn on an Indigo memory board in Firefox.  Try to talk to the
registers.  Do Write32's with the MIDS_BUS tester.
T}:1:100:T{
We set up an Indigo memory board with Firefox and then did write32's and
read32's with the MID_BUS tester.
T}
.SP 1
T{
Develop a memory board turn on and test strategy.
T}:1:50:T{
A couple of MC-F problems came up.  I worked with the chip designers to
resolve the problems.  They are having problems with the power fail
features.
T}
.SP 1
T{
Address surface mount non-product responsibilities. (This will be a low
priority and may not get done.)
T}:2: - :T{
I did not do much on this but I did send a write up on our surface mount
needs to Hilmar Spieth in Germany.  He is working on setting up surface mount
there and wanted to know our needs.
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

