.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Howell Felsenthal:FIREFOX:date March 86
.SP 1
Engineer - Rob Horning ::Project 7910
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Turn on the Math board and the CA chip in the Firefox.
T}:4:100:T{
The math boards turned on with very few problems.  The CA chips do not work.
We still have not been able to do DMA with them.
T}
.SP 1
T{
Help with the CCU turn on and check out the SRAM arrays.
T}:4:100:T{
There was a problem with some of the address lines with the cache arrays.  This
is being kluged now and will be fixed when we turn the board.
T}
.SP 1
T{
Check and fix the errors on the 8 Mbyte RAM board.  Get the board released.
T}:3:100:T{
There were a lot of problems with the layout, but I got them all fixed and
now have PC boards.
T}
.SP 1
T{
Help with build and turn on of CPU and Math boards for the 9 proto units.
Help get Indigo channels into Firefoxes.
T}:2:100:T{
We do not have 9 units turned on yet.  We have had trouble getting CPU chips.
We have had some problems with the Indigo channels.
T}
.SP 1
T{
Continue to work with SRAM vendors.
T}:2:100:T{
I have continued to work with the SRAM vendors.  We have needed more screened
parts.  I continue to follow there progress on the real parts.  It looks like
we will get the real parts in July.
T}
.SP 1
T{
Start to characterize the SRAM arrays.
T}:2:100:T{
I have started this, but I still need to do more.
T}
.SP 1
T{
If time permits work on the RAM turn on strategy.
T}:-:100:T{
I am going to turn on the arrays with the MID_BUS tester and then use Ed's
tests to turn them on in a Firefox.
T}
.SP 1
T{
If time permits work on Surface mount non-product responsibility.
T}:-:100:T{
I gave a presentation on Surface mount in Cupertino.  This took a total of
about 3 days.
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

