.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Ron Rogers:ALEXA:date March 87
.SP 1
Engineer - Rob Horning ::Project 7910
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Help finish up the design for the controller board.
T}:3:100:T{
The is done and still an schedule.
T}
.SP 1
T{
Finish writing the PAL equations for the 6 PAL's involved in DIO, test and
address decode.
T}:2:100:T{
I reduced these to 5 PAL's and they are done.  I also designed two additional
PAL's, the arbiter and the byte select PAL's.
T}
.SP 1
T{
Help finish the schematic.
T}:2:100:T{
T}
.SP 1
T{
Review the Alexa design.
T}:3:100:T{
T}
.SP 1
T{
Finalize the test features document and send it out again.
T}:1:100:T{
T}
.SP 1
T{
Document the DIO interface, address decode, and test features for the ALEXA
board.
T}:3:100:T{
I documented all the areas that I designed.
T}
.SP 1
T{
Work on Firefox problems and PCX.
T}:6:100:T{
I wrote a theory of operation for the Firefox cache and TLB.  I gave a
presentation on the Firefox memory system at the Firefox forum.  I have started
to look into PCX.
T}
.SP 1
T{
vacation
T}:2: 0 :T{
I ended up working weekends instead of taking vacation.
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

