.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Howell Felsenthal:Gumby?:date November 1987
.SP 1
Engineer - Rob Horning ::Project PCX1
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Get the tools installed to run spice on my workstation, or get access to
a workstation that can run it.
T}:1:100:T{
I have the tools working.  As usual this took more time than expected.
T}
.SP 1
T{
Come up to speed on the clock design, model it, and establish a
specification.
T}:5:80:T{
I am up to speed on the clock design and have made a lot of progress in
coming up with the spec.  I have had to do more than I had expected.
I have had to to spend a lot of time getting PGA and noise models.
I have the ECL driver simulations done and have started the receiver
modeling.
T}
.SP 1
T{
Update the Pc board electrical models.
T}:3:50:T{
I have continued to give people models as they are needed, but I have not
documented them yet.  This has not been a high priority.
T}
.SP 1
T{
Establish models for the noise and cross talk.  Get the test board layed out.
Work with Tom on ground and power noise.
T}:3:50:T{
The test board is layed out.  I do not expect to see boards until after
New Years.  I have consulted with Tom on ground noise.  I do not feel this
will have a large effect on the timing.
T}
.SP 1
T{
Consult with Turang on establishing a specification for the SRAM outputs.
T}:1:100:T{
I worked with Turang to come up wth the PC models to test.  He ran the
simulations.  I have not seen the results.  This is an area that still
needs a lot of work done.
T}
.SP 1
T{
Look into the best way to implement delay lines for the Gumby? board.
T}:1:80:T{
I am fairly sure that we will need to use PC board delay lines to meet out
needs.  We need very accurate differential delay lines and they are fairly
short delays.
T}
.SP 1
T{
Consult on pinout and Gumby? PC layout.
T}:1:100:T{
I have continued to work on pinouts.  I also worked on the layout to get
a better idea of how long the clock lines will have to be.
T}
.SP 1
T{
Write section for package standard.
T}::100:T{
T}
.SP 1
T{
Vacation - I do not when I will be taking these days.
T}:4:100:T{
T}
.SP 1
T{
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

