.pl 72v
.MT 4 1
.nr Ls 0
.po 0
.DS
.DE
.SP 5
.TS
tab(:);
cw(4.3i) cw(3.7i) cw(5.0i).
.B
Project Manager - Howell Felsenthal:FIREFOX:date October 87
.SP 1
Engineer - Rob Horning ::Project PCX1
.R
.TE
.SP 2
.in .1i
.TS
tab(:);
c c c c
lw(4.2i) lw(.3i) nw(.3i) lw(4.1i).
.B
OBJECTIVES:MD :%:RESULTS, STATUS
.R
.SP 1
T{
Continue to work on pinouts.  Have direction and location
of all the major busses established.  Build PC layout parts.
If time permits build schematic parts.
T}:3:90:T{
I have pinouts and they look fairly good.  The CPU is going to have some
major changes because of the address bus changes.
T}
.SP 1
T{
Determine how to estimate cross talk on the DCD bus.
Establish first pass models and estimates of the cross talk.
T}:4:80:T{
I have gained a good understanding of how to model the cross talk.  I have
run some simulations and also some experiments.  I do not think that we will
have major problems.  I have designed a test board to help estimate what the
cross talk will be on Gumby?.
T}
.SP 1
T{
Design an experiment to determine how to specify the output
characteristics of the SRAM's.  Start gathering the data
needed.
T}:3: - :T{
I did not get time for this.
T}
.SP 1
T{
Continue to work on the packaging standardization.
Attend the meeting in Cupertino if needed.  Write a first
pass section on the power fail strategy.  Review
the other sections of the packaging standardization
document.
T}:2: - :T{
I did not get time for this.
T}
.SP 1
T{
Give feedback on memory issues that concern the IO_ACD.
Propose alternatives that keep MC-F from taking
wavers.
T}:2:100:T{
I made a fairly large effort to keep the architecture how it was.  The
problem is that they are biased toward change as opposed to stability.
We did manage to get the waiver process changed to allow Firefox to get
the required waivers with no major problems.
T}
.SP 1
T{
Keep up to date on double sided surface mount.  Get
mechanical information on the BJT's.
T}:1:100:T{
I have been keeping up on this and have given feedback to Jon Lotz on
problems with the proposed BJT package.
T}
.SP 1
T{
Start the layout of the critical areas of the CPU board.
This is to get an idea of how close parts can be put
together and what PC board technology will be needed.
T}:3:30:T{
I have started to evaluate some of the critical areas, but have not had much
time to work on this.
T}
.SP 1
T{
Move and get my workstation set up.  Set it up to run
the latest EGS with ESP.
T}:2:100:T{
T}
.SP 1
T{
T}:::T{
T}
.TE
.in 10.1i
.sp |12v
.TS
tab(:);
cw(2.8i)
l
c
l
c
l
c
l.
.B
DEVIATIONS, ACTION
.R
.sp |15v
T{
I spent about 2 week working on a Topgun problem.  It turns out that they
have a problem with VTI SRAM's.  It was a very difficult problem to isolate.
T}
.sp |28v
.B
KEY DECISIONS
.R
.sp |30v
T{
T}
.sp |36v
.B
CONCERNS, CRITICAL ELEMENTS
.R
.sp |38v
T{
T}
.sp |49
.B
SUMMARY
.R
.sp |51
T{
T}

