



# CAT24C44

## 256-Bit Serial Nonvolatile CMOS Static RAM

### FEATURES

- Single 5V Supply
- Infinite EEPROM to RAM Recall
- CMOS and TTL Compatible I/O
- Low CMOS Power Consumption:
  - Active: 3 mA Max.
  - Standby: 30  $\mu$ A Max.
- Power Up/Down Protection
- 10 Year Data Retention
- JEDEC Standard Pinouts:
  - 8-pin DIP
  - 8-pin SOIC
- 100,000 Program/Erase Cycles (EEPROM)
- Auto Recall on Power-up
- Commercial, Industrial and Automotive Temperature Ranges
- "Green" Package Options Available

### DESCRIPTION

The CAT24C44 Serial NVRAM is a 256-bit nonvolatile memory organized as 16 words x 16 bits. The high speed Static RAM array is bit for bit backed up by a nonvolatile EEPROM array which allows for easy transfer of data from RAM array to EEPROM (STORE) and from EEPROM to RAM (RECALL). STORE operations are completed in 10ms max. and RECALL operations typically within 1.5 $\mu$ s. The CAT24C44 features unlimited RAM write operations either through external RAM writes or internal recalls from EEPROM. Internal false


store protection circuitry prohibits STORE operations when  $V_{CC}$  is less than 3.5V (typical) ensuring EEPROM data integrity.

The CAT24C44 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles (EEPROM) and has a data retention of 10 years. The device is available in JEDEC approved 8-pin plastic DIP and SOIC packages.

### PIN CONFIGURATION

DIP Package (P, L, GL)


SOIC Package (S, V, GV)



### PIN FUNCTIONS

Pin Name	Function
SK	Serial Clock
DI	Serial Input
DO	Serial Data Output
CE	Chip Enable
$\overline{\text{RECALL}}$	Recall
$\overline{\text{STORE}}$	Store
$V_{CC}$	+5V
$V_{SS}$	Ground

### BLOCK DIAGRAM



### MODE SELECTION<sup>(1)(2)</sup>

Mode	$\overline{\text{STORE}}$	$\overline{\text{RECALL}}$	Software Instruction	Write Enable Latch	Previous Recall Latch
Hardware Recall <sup>(3)</sup>	1	0	NOP	X	X
Software Recall	1	1	RCL	X	X
Hardware Store <sup>(3)</sup>	0	1	NOP	SET	TRUE
Software Store	1	1	STO	SET	TRUE

X = Don't Care

### POWER-UP TIMING<sup>(4)</sup>

Symbol	Parameter	Min.	Max.	Units
VCCSR	V <sub>CC</sub> Slew Rate	0.5	0.005	V/m
t <sub>pur</sub>	Power-Up to Read Operations		200	μs
t <sub>puw</sub>	Power-Up to Write or Store Operation		5	ms

Note:

- (1) The store operation has priority over all the other operations.
- (2) The store operation is inhibited when V<sub>CC</sub> is below ≈ 3.5V.
- (3) NOP designates that the device is not currently executing an instruction.
- (4) This parameter is tested initially and after a design or process change that affects the parameter.

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground <sup>(2)</sup> .....	-2.0 to +V <sub>CC</sub> +2.0V
V <sub>CC</sub> with Respect to Ground .....	-2.0V to +7.0V
Package Power Dissipation Capability (T <sub>a</sub> = 25°C) .....	1.0W
Lead Soldering Temperature (10 secs) .....	300°C
Output Short Circuit Current <sup>(3)</sup> .....	100 mA

**\*COMMENT**

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

**RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Typ.	Max.	Units
N <sub>END</sub> <sup>(1)</sup>	Endurance	100,000			Cycles/Byte
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	10			Years
V <sub>ZAP</sub> <sup>(1)</sup>	ESD Susceptibility	2000			Volts
I <sub>LTH</sub> <sup>(1)(4)</sup>	Latch-up	100			mA

**D.C. OPERATING CHARACTERISTICS**

V<sub>CC</sub> = 5V ±10%, unless otherwise specified.

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ.	Max.		
I <sub>CCO</sub>	Current Consumption (Operating)			3	mA	Inputs = 5.5V, T <sub>A</sub> = 0°C All Outputs Unloaded
I <sub>SB</sub>	Current Consumption (Standby)			30	μA	CE = V <sub>IL</sub>
I <sub>LI</sub>	Input Current			2	μA	0 ≤ V <sub>IN</sub> ≤ 5.5V
I <sub>LO</sub>	Output Leakage Current			10	μA	0 ≤ V <sub>OUT</sub> ≤ 5.5V
V <sub>IH</sub>	High Level Input Voltage	2		V <sub>CC</sub>	V	
V <sub>IL</sub>	Low Level Input Voltage	0		0.8	V	
V <sub>OH</sub>	High Level Output Voltage	2.4			V	I <sub>OH</sub> = -2mA
V <sub>OL</sub>	Low Level Output Voltage			0.4	V	I <sub>OL</sub> = 4.2mA

**CAPACITANCE** T<sub>A</sub> = 25°C, f = 1.0 MHz, V<sub>CC</sub> = 5V

Symbol	Parameter	Max.	Unit	Conditions
C <sub>I/O</sub> <sup>(1)</sup>	Input/Output Capacitance	10	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	6	pF	V <sub>IN</sub> = 0V

Note:

- (1) These parameter are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> +1V.

**A.C. CHARACTERISTICS**

$V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Max.	Units	Conditions
FSK	SK Frequency	DC	1	MHz	$C_L = 100\text{pF} + 1\text{TTL gate}$ $V_{OH} = 2.2\text{V}, V_{OL} = 0.65\text{V}$ $V_{IH} = 2.2\text{V}, V_{IL} = 0.65\text{V}$ Input rise and fall times = 10ns
tSKH	SK Positive Pulse Width	400		ns	
tSKL	SK Negative Pulse Width	400		ns	
tDS	Data Setup Time	400		ns	
tDH	Data Hold Time	80		ns	
tPD	SK Data Valid Time		375	ns	
tZ	CE Disable Time		1	$\mu\text{s}$	
tCES	CE Enable Setup Time	800		ns	
tCEH	CE Enable Hold Time	400		ns	
tCDS	CE De-Select Time	800		ns	

**A.C. CHARACTERISTICS, Store Cycle**

$V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

Symbol	Parameter	Limits		Units	Conditions
		Min.	Max.		
tST	Store Time		10	ms	$C_L = 100\text{pF} + 1\text{TTL gate}$ $V_{OH} = 2.2\text{V}, V_{OL} = 0.65\text{V}$ $V_{IH} = 2.2\text{V}, V_{IL} = 0.65\text{V}$
tSTP	Store Pulse Width	200		ns	
tSTZ	Store Disable Time		100	ns	

**A.C. CHARACTERISTICS, Recall Cycle**

$V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Max.	Units	Conditions
tRCC	Recall Cycle Time	2.5		$\mu\text{s}$	$C_L = 100\text{pF} + 1\text{TTL gate}$ $V_{OH} = 2.2\text{V}, V_{OL} = 0.65\text{V}$ $V_{IH} = 2.2\text{V}, V_{IL} = 0.65\text{V}$
tRCP	Recall Pulse Width	500		ns	
tRCZ	Recall Disable Time		500	ns	
tORC	Recall Enable Time	10		ns	
tARC	Recall Data Access Time		1.5	$\mu\text{s}$	

**INSTRUCTION SET**

Instruction	Format			Operation
	Start Bit	Address	OP Code	
WRDS	1	XXXX	0 0 0	Reset Write Enable Latch (Disables, Writes and Stores)
STO	1	XXXX	0 0 1	Store RAM Data in EEPROM
WRITE	1	AAAA	0 1 1	Write Data into RAM Address AAAA
WREN	1	XXXX	1 0 0	Set Write Enable Latch (Enables, Writes and Stores)
RCL	1	XXXX	1 0 1	Recall EEPROM Data into RAM
READ	1	AAAA	1 1 X	Read Data From RAM Address AAAA

X = Don't care

A = Address bit

## DEVICE OPERATION

The CAT24C44 is intended for use with standard microprocessors. The CAT24C44 is organized as 16 registers by 16 bits. Seven 8-bit instructions control the device's operating modes, the RAM reading and writing, and the EEPROM storing and recalling. It is also possible to control the EEPROM store and recall functions in hardware with the  $\overline{STORE}$  and  $\overline{RECALL}$  pins. The CAT24C44 operates on a single 5V supply and will generate, on chip, the high voltage required during a RAM to EEPROM storing operation.

Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin remains in a high impedance state except when outputting data from the device. The  $\overline{CE}$  (Chip Enable) pin must remain high during the entire data transfer.

The format for all instructions sent to the CAT24C44 is a logical '1' start bit, 4 address bits (data read or write operations) or 4 "Don't Care" bits (device mode operations), and a 3-bit op code (see Instruction Set). For data write operations, the 8-bit instruction is followed by 16 bits of data. For data read instructions, DO will come out of the high impedance state and enable 16 bits of data to be clocked from the device. The 8th bit of the read instruction is a "Don't Care" bit. This is to eliminate any bus contention that would occur in applications where the DI and DO pins are tied together to form a common DI/DO line. A word of caution while clocking data to and

from the device: If the  $\overline{CE}$  pin is prematurely deselected while shifting in an instruction, that instruction will not be executed, and the shift register internal to the CAT24C44 will be cleared. If there are more than or less than 16 clocks during a memory data transfer, an improper data transfer will result. The SK clock is completely static allowing the user to stop the clock and restart it to resume shifting of data.


### Read

Upon receiving a start bit, 4 address bits, and the 3-bit read command (clocked into the DI pin), the DO pin of the CAT24C44 will come out of the high impedance state and the 16 bits of data, located at the address specified in the instructions, will be clocked out of the device. When clocking data from the device, the first bit clocked out (DO) is timed from the falling edge of the 8th clock, all succeeding bits (D1–D15) are timed from the rising edge of the clock.


### Write

After receiving a start bit, 4 address bits, and the 3-bit WRITE command, the 16-bit word is clocked into the device for storage into the RAM memory location specified. The  $\overline{CE}$  pin must remain high during the entire write operation.

**Figure 1. RAM Read Cycle Timing**



**Figure 2. RAM Write Cycle Timing**



Note:

(1) Bit 8 of READ instruction is "Don't Care".


**WREN/WRDS**

The CAT24C44 powers up in the program disable state (the “write enable latch” is reset). Any programming after power-up or after a WRDS (RAM write/EEPROM store disable) instruction must first be preceded by the WREN (RAM write/EEPROM store enable) instruction. Once writing/storing is enabled, it will remain enabled until power to the device is removed, the WRDS instruction is sent, or an EEPROM store has been executed (STO).


The WRDS (write/store disable) can be used to disable all CAT24C44 programming functions, and will prevent any accidental writing to the RAM, or storing to the EEPROM.

Data can be read normally from the CAT24C44 regardless of the “write enable latch” status.

**Figure 3. Read Cycle Timing**



**Figure 4. Write Cycle Timing**



### RCL/RECALL

Data is transferred from the EEPROM data memory to RAM by either sending the RCL instruction or by pulling the  $\overline{\text{RECALL}}$  input pin low. A recall operation must be performed before the EEPROM store, or RAM write operations can be executed. Either a hardware or software recall operation will set the “previous recall” latch internal to the CAT24C44.

### POWER-ON RECALL

The CAT24C44 has a power-on recall function that transfers the EEPROM data to the RAM. After Power-up, all functions are inhibited for at least 200ns ( $T_{pur}$ ) from stable  $V_{CC}$ .

### STO/STORE

Data in the RAM memory area is stored in the EEPROM memory either by sending the STO instruction or by pulling the  $\overline{\text{STORE}}$  input pin low. As security against any

inadvertent store operations, the following conditions must each be met before data can be transferred into nonvolatile storage:

- The “previous recall” latch must be set (either a software or hardware recall operation).
- The “write enable” latch must be set (WREN instruction issued).
- STO instruction issued or  $\overline{\text{STORE}}$  input low.

During the store operation, all other CAT24C44 functions are inhibited. Upon completion of the store operation, the “write enable” latch is reset. The device also provides false store protection whenever  $V_{CC}$  falls below a 3.5V level. If  $V_{CC}$  falls below this level, the store operation is disabled and the “write enable” latch is reset.

Figure 5. Recall Cycle Timing




Figure 6. Hardware Store Cycle Timing






Figure 7. Non-Data Operations



**ORDERING INFORMATION**



Notes:

(1) The device used in the above example is a CAT24C44SI-TE13 (SOIC, Industrial Temperature, Tape & Reel)



## REVISION HISTORY

Date	Revision	Comments
04/17/2004	O	Add Lead Free Logo Update Features Update Pin Configuration Update Block Diagram Update Instruction Set Update Device Operation Update Ordering Information Add Revision History Update Rev Number
11/16/2004	P	Update Pin Configuration Update Ordering Information
04/17/2004	Q	Update Ordering Information
08/03/2005	R	Update Pin Configuration Update Reliability Characteristics Update Ordering Information

---

### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP™ AE<sup>2</sup>™ MiniPot™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

*CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.*

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.

---



Catalyst Semiconductor, Inc.

Corporate Headquarters

1250 Borregas Avenue

Sunnyvale, CA 94089

Phone: 408.542.1000

Fax: 408.542.1200

[www.caalyst-semiconductor.com](http://www.caalyst-semiconductor.com)

Publication #: 1083

Revision: R

Issue date: 08/03/05