



**HITACHI**<sup>®</sup>

8/16-BIT MICROPROCESSOR  
DATA BOOK



**QuadRep**  
Incorporated

2635 North First St, Ste. 116  
San Jose, CA 95134-2099

(408) 432-3300

FAX: (408) 432-3428

# 8/16-BIT MICROPROCESSOR DATA BOOK





When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

**INDEX**  
**8/16-Bit Microprocessor Data Book**

**General Information**

**1**

**DATA SHEETS**

**HD6300, HD6800 8-Bit Microcomputer Family**

**2**

**HD64180 8-Bit Microprocessor Family**

**3**

**HD68000 16-Bit Microprocessor Family**

**4**





# CONTENTS

## SECTION 1

### ■ GENERAL INFORMATION

• Quick Reference Guide .....	ix
• Introduction of Packages .....	1
• Sockets for Evaluating Surface and Through-Hole Mount Packages .....	14
• Device Packing .....	15
• Reliability and Quality Assurance .....	23
• Reliability Test Data of Microcomputer .....	29
• Program Development and Support System .....	15
• Device Availability .....	40

## SECTION 2

### ■ DATA SHEETS

HD6303R/A03R/B03R	CMOS Microprocessing Unit .....	47
HD6303X/A03X/B03X	CMOS Microprocessing Unit .....	86
HD6303Y/A03Y/B03Y/C03Y	CMOS Microprocessing Unit .....	127
HD6305X2/A05X2/B05X2	CMOS Microcomputer Unit .....	171
HD6305Y2/A05Y2/B05Y2	CMOS Microcomputer Unit .....	202
HD63B09/C09	CMOS Microprocessing Unit .....	232
HD63B09E/C09E	CMOS Microprocessing Unit .....	277
HD6802	Microprocessing with Clock and RAM .....	314
HD6802W	Microprocessing with Clock and RAM .....	327
HD6803/6803-1	Microprocessing Unit .....	340
HD6809/A09/B09	Microprocessing Unit .....	367
HD6809E/A09E/B09E	Microprocessing Unit .....	400

## SECTION 3

HD64180R/Z	Microprocessing Unit .....	435
HD64180S	Network Processing Unit .....	568
HD641180X/3180X/7180X	Microcontroller Unit .....	697
HD648180W	Microcontroller Unit .....	793

## SECTION 4

HD68000/HC000	Microprocessor Unit .....	907
•Hitachi Sales Offices .....		992







## Section One

# General Information

- Quick Reference Guide
- Introduction of Packages
  - Sockets
  - Device Packing
- Reliability and Quality Assurance
- Reliability Test Data of Microcomputer
- Program Development and Support System
  - Device Availability



# QUICK REFERENCE GUIDE

## ■ NMOS 8-BIT MICROPROCESSOR

Type No.	HD6802	HD6802W	HD6803 HD6803-1	HD6809 HD68A09 HD68B09	HD6809E HD68A09E HD68B09E
Clock Frequency (MHz)	1.0	1.0	1.0 (HD6803) 1.25 (HD6803-1)	1.0 (HD6809) 1.5 (HD68A09) 2.0 (HD68B09)	1.0 (HD6809E) 1.5 (HD68A09E) 2.0 (HD68B09E)
Supply Voltage (V)	5.0	5.0	5.0	5.0	5.0
Operating Temperature* (°C)	-20~+75	-20~+75	0~+70	-20~+75	-20~+75
RAM (byte)	128	256	128	—	—
Oscillator	Yes	Yes	Yes	Yes	—
Package	DP-40	DP-40	DP-40	DP-40	DP-40
Features	<ul style="list-style-type: none"> <li>• Internal oscillator and RAM added to the HD6800</li> <li>• 32 byte RAM Battery backed up possible</li> </ul>		<ul style="list-style-type: none"> <li>• Upward instruction compatibility with the HD6800</li> <li>• On-chip SCI and timer</li> </ul>	<ul style="list-style-type: none"> <li>• The highest version of the HMCS6800 family</li> <li>• Powerful addressing modes</li> <li>• Easy relocatable/reentrant programming</li> </ul>	<ul style="list-style-type: none"> <li>• Full software compatibility with the HD6809</li> <li>• Bus employment on time sharing basis</li> <li>• External clock</li> </ul>
Compatibility	MC6802	—	MC6803 MC6803-1	MC6809 MC68A09 MC68B09	MC6809E MC68A09E MC68B09E

\* Wide Temperature Range (-40~+85°C) version is available.





## Quick Reference Guide

### ■ CMOS 8-BIT MICROPROCESSOR

Type No.	HD6303R HD63A03R HD63B03R	HD6303X HD63A03X HD63B03X	HD6303Y HD63A03Y HD63B03Y HD63C03Y
Clock Frequency (MHz)	1.0 (HD6303R) 1.5 (HD63A03R) 2.0 (HD63B03R)	1.0 (HD6303X) 1.5 (HD63A03X) 2.0 (HD63B03X)	1.0 (HD6303Y) 1.5 (HD63A03Y) 2.0 (HD63B03Y) 3.0 (HD63C03Y)
Supply Voltage (V)	5.0	5.0	5.0
Operating Temperature* (°C)	0 ~ +70	0 ~ +70	0 ~ +70
RAM (byte)	128	192	256
External Memory Expansion (byte)	65k	65k	65k
Package	DP-40, FP-54 CG-40, CP-52, CP-44	DP-64S, FP-80, CP-68	DP-64S, FP-64, CP-68
Features	<ul style="list-style-type: none"> <li>• On-chip timer and synchronous/asynchronous SCI</li> <li>• Upward instruction compatibility with the HD6800</li> <li>• Low power consumption modes (sleep and standby)</li> </ul>		

Type No.	HD6305X2 HD63A05X2 HD63B05X2	HD6305Y2 HD63A05Y2 HD63B05Y2	HD63B09/E HD63C09/E	HD64180R/Z
Clock Frequency (MHz)	1.0 (HD6305X2) 1.5 (HD63A05X2) 2.0 (HD63B05X2)	1.0 (HD6305Y2) 1.5 (HD63A05Y2) 2.0 (HD63B05Y2)	2.0 (HD63B09/E) 3.0 (HD63C09/E)	6.0 (HD64180R/Z-6) 8.0 (HD64180R/Z-8) 10.0 (HD64180R/Z-10)
Supply Voltage (V)	5.0	5.0	5.0	5.0
Operating Temperature* (°C)	0 ~ +70	0 ~ +70	-20 ~ +75	-20 ~ +75
RAM (byte)	128	256	—	—
External Memory Expansion (byte)	16k	16k	65k	512k/1M
Package	DP-64S, FP-64	DP-64S, FP-64	DP-40 CP-44	DP-64S CP-68 FP-80
Features	<ul style="list-style-type: none"> <li>• On-chip timer and synchronous SCI</li> <li>• Powerful bit manipulation instruction</li> <li>• Low power consumption modes (wait, stop and standby)</li> </ul>		<ul style="list-style-type: none"> <li>• Software compatibility with the HD6809/E</li> <li>• Easy relocatable/reentrant programming</li> <li>• Flexible system expansion capabilities</li> <li>• Powerful addressing mode</li> </ul>	<ul style="list-style-type: none"> <li>• On-chip MMU, DMAC, synchronous/asynchronous SCI and timer</li> <li>• Software compatibility with Z80/8080</li> <li>• R version—68/63, 80xx interface</li> <li>• Z version—Z80 interface</li> </ul>



## Quick Reference Guide

Type No.	HD64180S	HD641180X	HD643180X	HD647180X
Clock Frequency (MHz)	8.0 (HD64180SLP-8) 10.0 (HD64180SLP-10)	4.0 (HD641180X-4) 6.0 (HD641180X-6) 8.0 (HD641180X-8L)	4.0 (HD643180X-4) 6.0 (HD643180X-6) 8.0 (HD643180X-8L)	4.0 (HD647180X-4) 6.0 (HD647180X-6) 8.0 (HD647180X-8L)
Supply Voltage (V)	5.0	5.0	5.0	5.0
Operating Temperature* (°C)	-20 ~ +75	-20 ~ +75	-20 ~ +75	-20 ~ +75
RAM (byte)	—	512	512	512
External Memory Expansion (byte)	1M	1M	1M	1M
Package	CP-84	CP-90S, FP-80B, CP-84	DP-90S, FP-80G, CP-84	DP-90S, FP-80B, CP-84, CG-84
Features	<ul style="list-style-type: none"> <li>• Software compatibility with HD64180R/Z</li> <li>• 2-Channel Serial Interface</li> </ul>	<ul style="list-style-type: none"> <li>• Software compatibility with HD64180R/Z</li> <li>• No internal ROM (Romless)</li> </ul>	<ul style="list-style-type: none"> <li>• Software compatibility with HD64180R/Z</li> <li>• 16K byte Mask ROM</li> </ul>	<ul style="list-style-type: none"> <li>• Software compatibility with HD64180R/Z</li> <li>• 16K byte PROM</li> </ul>

\*Wide Temperature Range (-40~+85°C) version is available.  
CP/M® is the registered trade mark of Digital Research Inc.



# Quick Reference Guide

## ■ NMOS 16-BIT MICROPROCESSOR

Type No.	HD68000-8 HD68000-10 HD68000-12	HD68000Y8 HD68000Y10 HD68000Y12	HD68000P8	HD68000PS8	HD68000CP8
Clock Frequency (MHz)	8.0(HD68000-8) 10.0(HD68000-10) 12.5(HD68000-12)	8.0(HD68000Y8) 10.0(HD68000Y10) 12.5(HD68000Y12)	8.0(HD68000P8)	8.0(HD68000PS8)	8.0(HD68000CP8)
Supply Voltage (V)	5.0				
Operating Temperature (°C)	0 ~ +70				
Power Dissipation (W)	1.5 (f = 6MHz, 8MHz, 10MHz), 1.75 (f = 12.5 MHz)		0.9 (f = 8MHz)		
Package	DC-64	PGA-68	DP-64	DP-64S	CP-68
Feature	High performance MPU featuring 32-bit data processing function				
Compatibility	MC68000L6 MC68000L8 MC68000L10 MC68000L12	MC68000R6 MC68000R8 MC68000R10 MC68000R12	MC68000P6 MC68000P8		MC68000FN6 MC68000FN8

## ■ CMOS 16-BIT MICROPROCESSOR

Type No.	HD68HC000-8 HD68HC000-10 HD68HC000-12	HD68HC000Y8 HD68HC000Y10 HD68HC000Y12	HD68HC000P8 HD68HC000P10 HD68HC000P12	HD68HC000PS8 HD68HC000PS10 HD68HC000PS12	HD68HC000CP8 HD68HC000CP10 HD68HC000CP12
Clock Frequency (MHz)	8.0(HD68HC000-8 ) 10.0(HD68HC000-10) 12.5(HD68HC000-12)	8.0(HD68HC000Y8 ) 10.0(HD68HC000Y10) 12.5(HD68HC000Y12)	8.0(HD68HC000P8 ) 10.0(HD68HC000P10) 12.5(HD68HC000P12)	8.0(HD68HC000PS8 ) 10.0(HD68HC000PS10) 12.5(HD68HC000PS12)	8.0(HD68HC000CP8 ) 10.0(HD68HC000CP10) 12.5(HD68HC000CP12)
Supply Voltage (V)	5.0				
Operating Temperature (°C)	0 ~ +70				
Current Dissipation (mA)	25 (f = 8 MHz) 30 (f = 10 MHz) 35 (f = 12.5 MHz)				
Package	DC-64	PGA-68	DP-64	DP-64S	CP-68
Feature	High performance MPU featuring 32-bit data processing function				
Compatibility	MC68HC000L8 MC68HC000L10 MC68HC000L12	MC68HC000R8 MC68HC000R10 MC68HC000R12	MC68HC000G8 MC68HC000G10 MC68HC000G12		MC68HC000FN8 MC68HC000FN10 MC68HC000FN12



# INTRODUCTION OF PACKAGES


Hitachi microcomputer devices include various types of package which meet a lot of requirements such as ever smaller, thinner and more versatile electric appliances. When selecting a package suitable for the customers' use, please refer to the following for Hitachi microcomputer packages.

multi-function types, applicable to each kind of mounting method. Also, plastic and ceramic materials are offered according to use.

Fig. 1 shows the package classification according to the mounting types on the Printed Circuit Board (PCB) and the materials.

## 1. Package Classification

There are pin insertion types, surface mounting types and



DIP: DUAL IN LINE PACKAGE  
 S-DIP: SHRINK DUAL IN LINE PACKAGE  
 PGA: PIN GRID ARRAY  
 FLAT-DIP: FLAT DUAL IN LINE PACKAGE  
 FLAT-QUIP, FLAT QUAD IN LINE PACKAGE  
 CC: CHIP CARRIER  
 SOP: SMALL OUTLINE PACKAGE  
 FPP: FLAT PLASTIC PACKAGE  
 PLCC: PLASTIC LEADED CHIP CARRIER  
 LCC: LEADLESS CHIP CARRIER

Fig. 1 Package Classification according to the Mounting Type on the Printed Circuit Board and the Materials.

## 2. Type No. and Package Code Indication

Type No. of Hitachi microprocessor is followed by package material and outline specifications, as shown below. The package type used for each device is identified by code as follows, illus-

trated in the data sheet of each device.

When ordering, please write the package code beside the type number.

### Type No. Indication

HD X X X X P

(Note) The HD68000 with shrink type plastic DIP (DP-64S) has a different type No. from other devices.

Type No. HD68000PS8

Package designation


Package Classification	
No indication	: Ceramic DIP
P	: Plastic DIP
F	: FPP
CP	: PLCC
CG	: LCC
Y	: PGA (16-bit microcomputer device)






# Introduction of Packages

## Package Code Indication




(Note) PGA packages of 16-bit microcomputer devices have a different indication.





## Date Code Indication

Assembly lot date code.






● DP-64




Ceramic DIP

Unit : mm(inch)



Shrink Type Plastic DIP



Unit: mm(inch)





# Introduction of Packages


## • DP-90S



### Pin Grid Array

Unit: mm(inch)



## • PGA-68





Flat Package

Unit: mm(inch)



• FP-54



• FP-64





• FP-80





1

• FP-80A




• FP-80B




Plastic Leaded Chip Carrier

Unit: mm(inch)

• CP-44




• CP-52




1

• CP-68




• CP-84





Leadless Chip Carrier

Unit: mm(inch)

• CG-40



• CG-84



# Introduction of Packages

## 4. Mounting Method on Board

Lead pins of the package have surface treatment, such as solder coating or solder plating, to make them easy to mount on the PCB. The lead pins are connected to the package by eutectic solder. The following explains the common connecting method of leads and precautions.

### 4.1 Mounting Method of Pin Insertion Type Package

Insert lead pins of the package into through-holes (usually about  $\phi 0.8\text{mm}$ ) on the PCB. Soak the lead part of the package in a wave solder tub.

Lead pins of the package are held by the through-holes. Therefore, it is easy to handle the package through the process up to soldering, and easy to automate the soldering process. When soldering the lead part of the package in the wave solder tub, be careful not to get the solder on the package, because the wave solder will damage it.

### 4.2 Mounting Method of Surface Mounting Type Package

Apply the specified quantity of solder paste to the pattern on any printed board by the screen printing method, and put a package on it. The package is now temporarily fixed to the printed board by the surface tension of the paste. The solder paste melts when heated in a reflowing furnace, and the leads of the package and the pattern of the printed board are fixed together by the surface tension of the melted solder and the self alignment.

The size of the pattern where the leads are attached, partly depending on paste material or furnace adjustment, should be 1.1 to 1.3 times the leads' width.

The temperature of the reflowing furnace depends on package material and also package types. Fig. 2 lists the adjustment of the reflowing furnace for FPP. Pre-heat the furnace to  $150^{\circ}\text{C}$ . The surface temperature of the resin should be kept at  $235^{\circ}\text{C}$  max. for 10 minutes or less.

- (1) The temperature of the leads should be kept at  $260^{\circ}\text{C}$  for 10 minutes or less.
- (2) The temperature of the resin should be kept at  $235^{\circ}\text{C}$  for 10 minutes or less.
- (3) Below is shown the temperature profile when soldering a package by the reflowing method.




Figure 2 Reflowing Furnace Adjustment for FPP

Ensure good heater or temperature controls because the material of a plastic package is black epoxy-resin which damages easily. When an infrared heater is used, if the temperature is higher than the glass transition point of epoxy-resin (about  $150^{\circ}\text{C}$ ), for a long time, the package may be damaged and the reliability lowered. Equalize the temperature inside and outside the packages by lessening the heat of the upper surface of the packages.

Leads of FPP may be easily bent under shipment or during handling and cannot be soldered onto the printed board. If they are, heat the bent leads again with a soldering iron to re-shape them.


Use a rosin flux when soldering. Don't use a chloric flux because the chlorine in the flux tends to remain on the leads and lower the reliability of the product.

Even if you use a rosin flux, remaining flux can cause the leads to deteriorate. Wash away flux from packages with alcohol, chloroethene or freon. But don't leave these solvents on the packages for a long time because the marking may disappear.


## 5. Marking

Hitachi trademark, product type No., etc. are printed on packages. Case I and Case II give examples of marks and Nos. Case I applies to products which have only a standard type No. Case II applies to products which have an old type No. and a standard type No.

Case I; Includes a standard type No.



Case II; Includes an old type No. and a standard type No.



Meaning of Each Mark

(a)	Hitachi Trademark
(b)	Lot Code
(c)	Standard Type No.
(d)	Japan Mark
(e)	Old Type No.



# SOCKETS FOR EVALUATING SURFACE AND THROUGH-HOLE MOUNT PACKAGES

## 1. SOCKET LIST

Table 1 lists the sockets available on the market for evaluating the characteristics of surface and through-hole package devices. For details, please inquire directly to the socket manufacturer.

**Table 1 IC Socket List**

Package Type	Package Code	Socket Code	Manufacturer Name
QFP	FP-54	IC51-0544-517-2	Yamaichi Denki
	FP-64	IC51-0644-472-2 FPQ-64-1.0-08A	Yamaichi Denki Enplas
	FP-64A	IC51-0644-692-3 FPQ-64-0.8-01A	Yamaichi Denki Enplas
	FP-80	IC51-0804-394-2 FPQ-80-0.8-11A	Yamaichi Denki Enplas
	FP-80B	IC51-0804-819-1 FPQ-80-0.8-11A FPQ-80-0.8-13A	Yamaichi Denki Kogyo Enplas Enplas
PLCC	CP-44	IC51-0444-400	Yamaichi Denki Kogyo K.K.
	CP-52	IC51-0524-411	Yamaichi Denki Kogyo K.K.
	CP-68	IC51-0684-390 PLCC-68-1.27-02	Yamaichi Denki Kogyo K.K. Enplas
	CP-84	PC1-084050-003 IC51-0844-401-1	Nepenthe Yamaichi Denki Kogyo
DIP (Plastic)	DP-40	IC37NR-4006-G4	Yamaichi Denki
	DP-64	IC8620-6409-G4 IC86-6409	Yamaichi Denki Kogyo
DIP (Plastic, Shrink)	DP-64S	IC7620-64075-G4 IC38-64075-G4	Yamaichi Denki Yamaichi Denki
	DP-90S	IC121-9009-G4	Yamaichi Denki Kogyo
Dip (Ceramic)	DC-64	IC8620-6409-G4	Yamaichi Denki Kogyo
PGA (Glass Sealed Ceramic)	PC-68	PPS68-AG2D	AUGAT
LCC (Glass Sealed Ceramic)	CG-40	240-5084-00-1102	TEXT TOOL
	CG-84	PC1-084050-003 SHIM-0844-401-047 IC51-0844-401-1	Nepenthe Nepenthe Yamaichi Denki Kogyo



# DEVICE PACKING

## 1. SHIPPING CONTAINERS AND HANDLING

### 1.1 SHIPPING CONTAINER FORMS

Figures 1 and 2 illustrate the shipping container forms for ordinary IC devices. Within the outer corrugated cardboard carton there are one or more inner cartons. These inner carton contain magazines, trays, or tape reels, which the IC devices are shipped in.

Plastic surface mount packages containing large chips can crack if they absorb moisture and are mounted by reflow soldering. These surface mount devices are packed with a moisture-proof material to prevent the packages from absorbing moisture during shipping and storage.




Figure 1. Shipping Containers



# Device Packing

## 1.2 NOTES ON HANDLING

- (1) Handle the outer cardboard carton with care. Sudden drops or shocks can cause damage to the enclosed products. Be sure not to overstack the cartons.
- (2) Prevent water leakage. Do not leave shipping containers outside or store them in high-temperature, high-humidity areas.
- (3) Handle the inner cartons with care. Dropping a box may dislodge a magazine stopper, allowing devices to slide out in which care their leads may be deformed. Dropping may also cause damage to ceramic packages and cause leaks to air-tight seals. The surface of transparent vinyl-chloride magazines are treated with an antistatic coating to prevent static charge. Be aware of the following notes concerning this coating:

- Water leakage will cause the anti-static material to peel off and lose its effectiveness.
- The anti-static material may become sticky in high-temperature, high-humidity environments.
- The anti-static material may warp over time; avoid storage beyond six months. Do not reuse the material.
- Note that the surface resistance of transparent magazines is less than  $1 \times 10^{10}$  Ohms, and the surface resistance of black magazines is less than  $1 \times 10^6$  Ohms.
- Store vinyl-chloride trays between  $-25^{\circ}\text{C}$  and  $+40^{\circ}\text{C}$ . Both the shape and color may change in an environment above  $55^{\circ}\text{C}$ .

## 1.3 PARTIAL SHIPMENTS PACKING




Figure 2. Partial Shipments



**2. MOISTURE-PROOF (DRY PACK) PACKING AND HANDLING**

If a surface mount package is mounted with solder reflow after it has absorbed moisture, then package cracks may occur. In order to prevent moisture absorption during shipping or storage, the pack-

ages are encased in vacuum packed moisture-proof (dry pack) packing material as shown in figure 3. The following sections describe how to handle this material.




Figure 3. Vacuum Packed Moisture-Proof (Dry Pack) Packing



# Device Packing

## 2.1 STORAGE METHOD:

Storing packed ICs under inappropriate conditions can cause deterioration in solderability and performance. Hitachi recommends that products in vacuum packed moisture-proof (dry pack) packing material be stored in tray boxed. If this is not possible, packages should be stored under the following conditions:

- Temperature: 5 to 30°C
- Humidity: less than 60% RH

Parts stored in unopened vacuum packed moisture-proof (dry pack) condition may remain solderable for three (3) to five (5) years.

## 2.2 HANDLING AFTER OPENING:

In order to prevent re-absorption after opening the moisture-proof material, store under the conditions listed above and reflow mount the packages within one week. If the packages must be placed into storage again after opening, then seal in a new (non-moisture contaminated) silica gel (confirm with blue-colored indicator) and store under the conditions listed above. Try to reseal in vacuum packed moisture-proof (dry pack) packing material.

## 2.3 BAKING BEFORE SOLDER REFLOW:

Baking is necessary if the indicator of the silica gel does not appear blue-colored throughout; more than one week has elapsed since opening (even stored under the conditions listed above); or the affixed label indicates baking is required.

## 2.4 RECOMMENDED BAKING CONDITIONS:

Baking should be performed under the following conditions:

- Temperature: 125°C
- Duration: 16 to 24 hours

The magazines, trays, and tape reels normally used for shipment are not heat-proof, therefore containers cannot be baked as shipped. Devices must first be transferred into a heat-proof container. Heat-proof magazines and trays are currently under development.

Tray labelled as heat-proof can be used, however do not bake with the moisture-proof bag. Bake on a level plane to prevent sliding.

## 3. PACKING SPECIFICATIONS FOR VARIOUS PACKAGES

### 3.1 PACKING SPECIFICATIONS for DIP Packages

Package Code (corresponding diagram)	Illustration in figure 4(b)	Quantity			Inner Box* Dimensions W × H × L in mm. and (inches)
		ICs/Magazine	IC/MOS Pack	Magazines/Inner Box	
DP-40	(A or B)	9	—	20	112.5 × 59.4 × 500 (4½ × 2¾ × 20)
DP-64					
(DP-64S)	(C)	8	—	12	75 × 59.4 × 500 (3 × 2¾ × 20)
DP-90S					
DC-64	(D)	—	10	N/A	80 × 16 × 240 (3¼ × ⅝ × 9⅝)

Figure 4(a). Packing Specifications for DIP Packages \*(see Fig 1, this section)






Figure 4(b). Packing Materials for DIP Packages

# Device Packing

## 3.2 QFP AND LCC PACKING SPECIFICATION

Vinyl-Chloride  
(anti-static charge treated)




Illustration (A)†




Illustration (B)†




Illustration (C)†




Illustration (D)‡





Illustration (E)‡




†without holes ‡with holes



Package Code	Illustration in Figure 5	Quantity		Inner Box* Dimensions W x H x L in mm. (in.)
		IC/Tray	Trays/Inner Box	
FP-54	(C or D)	50	10	147 x 70 x 325
				(5 <sup>3</sup> / <sub>4</sub> x 2 <sup>3</sup> / <sub>4</sub> x 13)
FP-64	(C or D)	50	10	147 x 70 x 325
				(5 <sup>3</sup> / <sub>4</sub> x 2 <sup>3</sup> / <sub>4</sub> x 13)
FP-64A	(B)	50	10	147 x 70 x 325
				(5 <sup>3</sup> / <sub>4</sub> x 2 <sup>3</sup> / <sub>4</sub> x 13)
FP-80	(C or D)	50	10	147 x 70 x 325
				(5 <sup>3</sup> / <sub>4</sub> x 2 <sup>3</sup> / <sub>4</sub> x 13)
FP-80B	D	50	10	147 x 70 x 325
				(5 <sup>3</sup> / <sub>4</sub> x 2 <sup>3</sup> / <sub>4</sub> x 13)
CG-40	(A)	50	10	147 x 70 x 325
				(5 <sup>3</sup> / <sub>4</sub> x 2 <sup>3</sup> / <sub>4</sub> x 13)

Figure 5. QFP and LCC Packing Specifications and Materials \*(see Fig. 1, this section)

### 3.3 PACKAGE PACK SPECIFICATIONS PLCC PACKING SPECIFICATIONS



Package Code	Illustration in Figure 6	Quantity		Inner Box* Dimensions W x H x L in mm. (in.)
		ICs Magazine	Magazines/Inner Box	
CP-44	(A)	26	30	113 x 56.3 x 493.8
				(4 <sup>1</sup> / <sub>2</sub> x 2 <sup>1</sup> / <sub>4</sub> x 19 <sup>3</sup> / <sub>4</sub> )
CP-52	(B)	23	18	118.8 x 65.6 x 500
				(4 <sup>1</sup> / <sub>2</sub> x 2 <sup>5</sup> / <sub>8</sub> x 20)
CP-68	(C)	18	28	118.8 x 65.6 x 493.8
				(4 <sup>1</sup> / <sub>2</sub> x 2 <sup>5</sup> / <sub>8</sub> x 20)
CP-84	(D)	15		

Figure 6. PLCC Packing Specifications and Materials \*(see Fig. 1, this section)





# Device Packing

## 4.0 PACKING LABELS








CUST PART C 44444444444444444444		
		
HALPART P 44444444444444444444		FROM: 44444444444444444444 44444444444444444444 44444444444444444444
		TO: 44444444444444444444 44444444444444444444 44444444444444444444 44444444444444444444 44444444444444444444
QUANTITY Q 4444444 ER		
PACKAGE I.D. 44 4444444444444444	DATE CODE 80 444444	
		
CUST P.O. K 44444444444444444444	BOX COUNT 444444444444	
		

Figure 7. Outer Box Label

Figures 1 and 2 on pages 13 and 14 show the outer box label placement on the end and left adjacent side of the box. Placement is within one-half inch (1/2") of the box's corner. Figures 1 and 2 show the inner box label placement is on the end of the inner box. A packing list is affixed to the left adjacent side of the outer box's end and next to the bar code label.

PIN: \_\_\_\_\_

QTY: \_\_\_\_\_

Date Code: \_\_\_\_\_

Figure 8. Inner Box Label

# RELIABILITY AND QUALITY ASSURANCE

## 1. VIEWS ON QUALITY AND RELIABILITY

Basic views on quality in Hitachi are to meet individual user's purchase purpose and quality required, and to be at the satisfied quality level considering general marketability. Quality required by users is specifically clear if the contract specification is provided. If not, quality required is not always definite. In both cases, efforts are made to assure the reliability so that semiconductor devices delivered can perform their ability in actual operating circumstances. To realize such quality in manufacturing process, the key points should be to establish quality control system in the process and to enhance morale for quality.

In addition, quality required by users on semiconductor devices is going toward higher level as performance of electronic system in the market is going toward higher one and is expanding size and application fields. To cover the situation, actual bases Hitachi is performing is as follows;

- (1) Build the reliability in design at the stage of new product development.
- (2) Build the quality at the sources of manufacturing process.
- (3) Execute the harder inspection and reliability confirmation of final products.
- (4) Make quality level higher with field data feed back.
- (5) Cooperate with research laboratories for higher quality and reliability.

With the views and methods mentioned above, utmost efforts are made for users' requirements.

## 2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

### 2.1 Reliability Targets

Reliability target is the important factor in manufacture and sales as well as performance and price. It is not practical to rate reliability target with failure rate at the certain common test condition. The reliability target is determined corresponding to character of equipments taking design, manufacture, inner process quality control, screening and test method, etc. into consideration, and considering operating circumstances of equipments the semiconductor device used in, reliability target of system, derating applied in design, operating condition, maintenance, etc.

### 2.2 Reliability Design

To achieve the reliability required based on reliability targets, timely study and execution of design standardization, device design (including process design, structure design), design review, reliability test are essential.

#### (1) Design Standardization

Establishment of design rule, and standardization of parts, material and process are necessary. As for design rule, critical items on quality and reliability are always studied at circuit design, device design, layout design, etc. Therefore, as long as standardized process, material, etc. are used, reliability risk is extremely small even in new development devices, only except for in the case special requirements in function needed.

#### (2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in the case new process and new material are employed, technical study is deeply executed prior to device

development.

#### (3) Reliability Evaluation by Test Site

Test site is sometimes called Test Pattern. It is useful method for design and process reliability evaluation of IC and LSI which have complicated functions.

1. Purposes of Test Site are as follows;

- Making clear about fundamental failure mode
- Analysis of relation between failure mode and manufacturing process condition
- Search for failure mechanism analysis
- Establishment of QC point in manufacturing

2. Effectiveness of evaluation by Test Site are as follows;

- Common fundamental failure mode and failure mechanism in devices can be evaluated.
  - Factors dominating failure mode can be picked up, and comparison can be made with process having been experienced in field.
  - Able to analyze relation between failure causes and manufacturing factors.
  - Easy to run tests.
- etc.

### 2.3 Design Review

Design review is organized method to confirm that design satisfies the performance required including users' and design work follows the specified ways, and whether or not technical improved items accumulated in test data of individual major fields and field data are effectively built in. In addition, from the standpoint of enhancement of competitive power of products, the major purpose of design review is to ensure quality and reliability of the products. In Hitachi, design review is performed from the planning stage for new products and even for design changed products. Items discussed and determined at design review are as follows;

- (1) Description of the products based on specified design documents.
- (2) From the standpoint of specialty of individual participants, design documents are studied, and if unclear matter is found, sub-program of calculation, experiments, investigation, etc. will be carried out.
- (3) Determine contents of reliability and methods, etc. based on design document and drawing.
- (4) Check process ability of manufacturing line to achieve design goal.
- (5) Discussion about preparation for production.
- (6) Planning and execution of sub-programs for design change proposed by individual specialist, and for tests, experiments and calculation to confirm the design change.
- (7) Reference of past failure experiences with similar devices, confirmation of method to prevent them, and planning and execution of test program for confirmation of them. These studies and decisions are made using check lists made individually depending on the objects.

## 3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES

### 3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows;

- (1) Problems in individual process should be solved in the



# Reliability and Quality Assurance

process. Therefore, at final product stage, the potential failure factors have been already removed.

- (2) Feedback of information should be made to ensure satisfied level of process ability.
- (3) To assure reliability required as an result of the things mentioned above is the purpose of quality assurance.

The followings are regarding device design, quality approval at mass production, inner process quality control, product inspection and reliability tests.

### 3.2 Quality Approval

To ensure quality and reliability required, quality approval is carried out at trial production stage of device design and mass production stage based on reliability design described at section 2.

The views on quality approval are as follows;

- (1) The third party performs approval objectively from the standpoint of customers.
- (2) Fully consider past failure experiences and information from field.
- (3) Approval is needed for design change and work change.
- (4) Intensive approval is executed on parts material and process.
- (5) Study process ability and fluctuation factor, and set up control points at mass production stage.

Considering the views mentioned above, quality approval shown in Fig. 1 is performed.

### 3.3 Quality and Reliability Control at Mass Production

For quality assurance of products in mass production, quality control is executed with organic division of functions

in manufacturing department, quality assurance department, which are major, and other departments related. The total function flow is shown in Fig. 2. The main points are described below.

#### 3.3.1 Quality Control of Parts and Material

As the performance and the reliability of semiconductor devices are getting higher, importance is increasing in quality control of material and parts, which are crystal, lead frame, fine wire for wire bonding, package, to build products, and materials needed in manufacturing process, which are mask pattern and chemicals. Besides quality approval on parts and materials stated in section 3.2, the incoming inspection is, also, key in quality control of parts and materials. The incoming inspection is performed based on incoming inspection specification following purchase specification and drawing, and sampling inspection is executed based on MIL-STD-105D mainly.

The other activities of quality assurance are as follows:

- (1) Outside Vendor Technical Information Meeting
- (2) Approval on outside vendors, and guidance of outside vendors
- (3) Physical chemical analysis and test

The typical check points of parts and materials are shown in Table 1.

#### 3.3.2 Inner Process Quality Control

Inner process quality control is performing very important function in quality assurance of semiconductor devices. The following is description about control of semi-final products, final products, manufacturing facilities, measuring equipments,




Figure 1 Flow Chart of Quality Approval

circumstances and sub-materials. The quality control in the manufacturing process is shown in Fig. 3 corresponding to the manufacturing process.

## (1) Quality Control of Semi-final Products and Final Products

Potential failure factors of semiconductor devices should be removed preventively in manufacturing process. To achieve it, check points are set-up in each process, and products which have potential failure factor are not transfer to the next process. Especially, for high reliability semiconductor devices, manufacturing line is rigidly selected, and the quality control in the manufacturing process is tightly executed - rigid check in each process and each lot, 100% inspection in appropriate ways to remove failure factor caused by manufacturing fluctuation, and execution of screening needed, such as high temperature aging and temperature cycling. Contents of inner process quality control are as follows;

- Condition control on individual equipments and workers, and sampling check of semifinal products.
- Proposal and carrying-out improvement of work
- Education of workers
- Maintenance and improvement of yield
- Picking-up of quality problems, and execution of counter-

measures

- Transmission of information about quality
- ## (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Equipments for manufacturing semiconductor devices have been developing extraordinarily with necessary high performance devices and improvement of production, and are important factors to determine quality and reliability. In Hitachi, automatization of manufacturing equipments are promoted to improve manufacturing fluctuation, and controls are made to maintain proper operation of high performance equipments and perform the proper function. As for maintenance inspection for quality control, there are daily inspection which is performed daily based on specification related, and periodical inspection which is performed periodically. At the inspection, inspection points listed in the specification are checked one by one not to make any omission. As for adjustment and maintenance of measuring equipments, maintenance number, specification are checked one by one to maintain and improve quality.

- ## (3) Quality Control of Manufacturing Circumstances and Sub-materials

Quality and reliability of semiconductor device is highly




Figure 2 Flow Chart of Quality Control in Manufacturing Process



## Reliability and Quality Assurance

affected by manufacturing process. Therefore, the controls of manufacturing circumstances – temperature, humidity, dust – and the control of submaterials – gas, pure water – used in manufacturing process are intensively executed. Dust control is described in more detail below.

Dust control is essential to realize higher integration and higher reliability of devices. In Hitachi, maintenance and improvement of cleanness in manufacturing site are executed with paying intensive attention on buildings, facilities, air-conditioning systems, materials delivered-in, clothes, work, etc., and periodical inspection on floating dust in room, falling dusts and dirtiness of floor.

### 3.3.3 Final Product Inspection and Reliability Assurance

#### (1) Final Product Inspection

Lot inspection is done by quality assurance department for products which were judged as good products in 100% test, which is final process in manufacturing department. Though 100% of good products is expected, sampling inspection is executed to prevent mixture of failed products by mistake of work, etc. The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Lot inspection is executed based on MIL-STD-105D.

#### (2) Reliability Assurance Tests

To assure reliability of semiconductor devices, periodical reliability tests and reliability tests on individual manufacturing lot required by user are performed.

**Table 1 Quality Control Check Points of Material and Parts (Example)**

Material, Parts	Important Control Items	Point for Check
Wafer	Appearance Dimension Sheet Resistance Defect Density Crystal Axis	Damage and Contamination on Surface Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance Dimension Purity Elongation Ratio	Contamination, Scratch, Bend, Twist Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance Mechanical Strength
Plastic	Composition Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material Molding Performance Mounting Characteristics




Figure 3 Example of Inner Process Quality Control




Figure 4 Process Flow Chart of Field Failure

# RELIABILITY TEST DATA OF MICROCOMPUTER

## 1. INTRODUCTION

Microcomputer is required to provide higher reliability and quality with increasing function, enlarging scale and widening application. To meet this demand, Hitachi is improving the quality by evaluating reliability, building up quality in process, strengthening inspection and analyzing field data etc..

This chapter describes reliability and quality assurance data for Hitachi 8-bit and 16-bit multi-chip microcomputer based on test and failure analysis results. More detail data and new information will be reported in another reliability data sheet.

## 2. PACKAGE AND CHIP STRUCTURE

### 2.1 Package

The reliability of plastic molded type has been greatly improved, recently their applications have been expanded to automobiles measuring and control systems, and computer terminal equipment operated under relatively severe conditions and production output and application of plastic molded type will continue to increase.

To meet such requirements, Hitachi has considerably improved moisture resistance, operation stability, and chip and plastic manufacturing process.

Plastic and ceramic package type structure are shown in Figure 1 and Table 1.




Figure 1 Package Structure

Table 1 Package Material and Properties

Item	Ceramic DIP	Plastic DIP	Plastic Flat Package
Package	Alumina	Epoxy	Epoxy
Lead	Tin plating Brazed Alloy 42	Solder dipping Alloy 42 or Cu	Solder plating Alloy 42
Seal	Au-Sn Alloy	N.A	N.A
Die bond	Au-Si	Au-Si or Ag paste	Au-Si or Ag paste
Wire bond	Ultrasonic	Thermo compression	Thermo compression
Wire	Al	Au	Au



# Reliability Test Data of Microcomputer

## 2.2 Chip Structure

Hitachi microcomputers are produced in NMOS E/D technology or low power CMOS technology. Si-gate process is used

in both types because of high reliability and high density. Chip structure and basic circuit are shown in Figure 2.




Figure 2 Chip Structure and Basic Circuit

## 3. QUALITY QUALIFICATION AND EVALUATION

### 3.1 Reliability Test Methods

Reliability test methods shown in Table 2 are used to qualify and evaluate the new products and new process.

Table 2 Reliability Test Methods

Test Items	Test Condition	MIL-STD-883B Method No.
Operating Life Test	125°C, 1000hr	1005,2
High Temp, Storage Low Temp, Storage Steady State Humidity Steady State Humidity Biased	Tstg max, 1000hr Tstg min, 1000hr 65°C 95%RH, 1000hr 85°C 85%RH, 1000hr	1008,1
Temperature Cycling Temperature Cycling Thermal Shock Soldering Heat Mechanical Shock Vibration Fatigue Variable Frequency Constant Acceleration Lead Integrity	-55°C ~ 150°C, 10 cycles -20°C ~ 125°C, 200 cycles 0°C ~ 100°C, 100 cycles 260°C, 10 sec 1500G 0.5 msec, 3 times/X, Y, Z 60Hz 20G, 32hrs/X, Y, Z 20~2000Hz 20G, 4 min/X, Y, Z 20000G, 1 min/X, Y, Z 225gr, 90° 3 times	1010,4 1011,3 2002,2 2005,1 2007,1 2001,2 2004,3



# Reliability Test Data of Microcomputer

### 3.2 Reliability Test Result

Reliability test result of 8-bit microprocessors is shown in Table 3 to Table 7, that of 16-bit microprocessors in Table 8,

Table 9. There is little difference according to device series, as the design and production process, etc. are standardized.

**Table 3 Dynamic Life Test (8-bit microprocessor)**

Device Type	Sample Size	Component Hours	Failures
HD6800	248 pcs	248000	0
HD6802	452	153712	1*
HD6809	85	85000	0
<b>Total</b>	<b>785</b>	<b>486712</b>	<b>1</b>

\*leakage current

Estimated Field Failure Rate  
= 0.01% / 1000 hrs at Ta = 75°C  
(Activation Energy = 0.7eV, Confidence Level 60%)

**Table 4 High Temperature, High Humidity Test (8-bit microprocessor) (Moisture Resistance Test)**

**(1) 85°C 85%RH Bias Test**

Device Type	Vcc Bias	168 hrs	500 hrs	1000 hrs
HD6800P	5.5V	0/45	0/45	0/45
HD6802P	5.5V	0/38	0/38	0/38
HD6809P	5.5V	0/22	0/22	0/22
<b>Total</b>		<b>0/105</b>	<b>0/105</b>	<b>0/105</b>

**(2) High Temperature-High Humidity Storage Life Test**

Device Type	Condition	168 hrs	500 hrs	1000 hrs
HD6800P	65°C 95%RH	0/22	0/22	0/22
HD6802P	80°C 90%RH	0/22	0/22	0/22
HD6802P	65°C 95%RH	0/38	0/38	0/38
HD6809P	65°C 95%RH	0/45	0/45	0/45

**(3) Pressure Cooker Test**

(Condition ; 2atm 121°C)

Device Type	40 hrs	60 hrs	100 hrs
HD6800P	0/42	0/42	0/42
HD6802P	0/22	0/22	0/22

**(4) MIL-STD-883B Moisture Resistance Test**

(Condition; 65°C ~ -10°C, over 90%RH, Vcc = 5.5V)

Device Type	10 cycles	20 cycles	40 cycles
HD6800P	0/25	0/25	0/25
HD6802P	0/25	0/25	0/25



# Reliability Test Data of Microcomputer

**Table 5 Temperature Cycling Test (8-bit microprocessor) (-55°C ~ 25°C ~ 150°C)**

Device Type	10 cycles	100 cycles	200 cycles
HD6800P	0/453	0/44	0/44
HD6802P	0/502	0/77	0/77
HD6809P	0/202	0/45	0/45

**Table 6 High Temperature, Low Temperature Storage Life Test (8-bit microprocessor)**

Device	Temperature	168 hrs	500 hrs	1000 hrs
MPU total	150°C	0/88	0/88	0/88
	-55°C	0/76	0/76	0/76

**Table 7 Mechanical and Environmental Test (8-bit microprocessor)**

Test Item	Condition	Plastic DIP		Flat Plastic Package	
		Sample Size	Failure	Sample Size	Failure
Thermal Shock	0°C ~ 100°C 10 cycles	110	0	100	0
Soldering Heat	260°C, 10 sec.	180	0	20	0
Salt Water Spray	35°C, NaCl 5% 24 hrs	110	0	20	0
Solderability	230°C, 5 sec. Rosin flux	159	0	34	0
Drop Test	75cm, maple board 3 times	110	0	20	0
Mechanical Shock	1500G, 0.5 ms 3 times/X, Y, Z	110	0	20	0
Vibration Fatigue	60 Hz, 20G 32 hrs/X, Y, Z	110	0	20	0
Vibration Variable Freq.	100 ~ 2000 Hz 20G, 4 times/X, Y, Z	110	0	20	0
Lead Integrity	225 g, 90° Bonding 3 times	110	0	20	0



# Reliability Test Data of Microcomputer

**Table 8 Dynamic Life Test (16-bit microprocessor)**

Device Type	Condition		168 hrs	500 hrs	1000 hrs
	Ta	Vcc			
HD68000	125°C	5.5V	0/62	0/62	0/62
	150°C	5.5V	0/52	0/52	0/52

Estimated Field Failure Rate  
 = 0.013%/1000 hrs at Ta = 75°C  
 (Activation Energy 0.7eV, Confidence Level 60%)

**Table 9 Mechanical and Environmental Test (16-bit microprocessor)**

Test Item	Condition	Device Type	
		Sample Size	Failure
High Temperature Storage	Ta = 295°C, 1000 hrs	42	0
Low Temperature Storage	Ta = -55°C, 1000 hrs	42	0
Temperature Cycling (1)	-55°C ~ 25°C ~ 150°C 10 cycles	189	0
Temperature Cycling (2)	-20°C ~ 25°C ~ 125°C 500 cycles	44	0
Thermal Shock	-55°C ~ 125°C 15 cycles	44	0
Soldering heat	260°C, 10 sec	44	0
Solderability	230°C, 5 sec	44	0
Mechanical Shock	1500G, 0.5 msec 3 times/X, Y, Z	44	0
Vibration Variable Freq.	20 ~ 2000 Hz, 20G 3 times/X, Y, Z	44	0
Constant Acceleration	20000G 1 min/X, Y, Z	44	0

1



---

# Reliability Test Data of Microcomputer

---

## 4. PRECAUTION

### 4.1 Storage

It is preferable to store semiconductor devices in the following ways to prevent deterioration in their electrical characteristics, solderability, and appearance, or breakage.

- (1) Store in an ambient temperature of 5 to 30°C, and in a relative humidity of 40 to 60%.
- (2) Store in a clean air environment, free from dust and active gas.
- (3) Store in a container which does not induce static electricity.
- (4) Store without any physical load.
- (5) If semiconductor devices are stored for a long time, store them in the unfabricated form. If their lead wires are formed beforehand, bent parts may corrode during storage.
- (6) If the chips are unsealed, store them in a cool, dry, dark, and dustless place. Assemble them within 5 days after unpacking. Storage in nitrogen gas is desirable. They can be stored for 20 days or less in dry nitrogen gas with a dew point at -30°C or lower. Unpacked devices must not be stored for over 3 months.
- (7) Take care not to allow condensation during storage due to rapid temperature changes.

### 4.2 Transportation

As with storage methods, general precautions for other electronic component parts are applicable to the transportation of semiconductors, semiconductor-incorporating units and other similar systems. In addition, the following considerations must be given, too:

- (1) Use containers or jigs which will not induce static electricity as the result of vibration during transportation. It is desirable to use an electrically conductive container or aluminium foil.
- (2) In order to prevent device breakage from clothes-induced static electricity, workers should be properly grounded with a resistor while handling devices. The resistor of about 1 M ohm must be provided near the worker to protect from electric shock.
- (3) When transporting the printed circuit boards on which semiconductor devices are mounted, suitable preventive measures against static electricity induction must be taken; for example, voltage built-up is prevented by shorting terminal circuit. When a belt conveyor is used, prevent the conveyor belt from being electrically charged by applying some surface treatment.
- (4) When transporting semiconductor devices or printed circuit boards, minimize mechanical vibration and shock.

### 4.3 Handling for Measurement

Avoid static electricity, noise and surge-voltage when semiconductor devices are measured. It is possible to prevent breakage by shorting their terminal circuits to equalize electrical potential during transportation. However, when the devices are to be measured or mounted, their terminals are left open to provide the possibility that they may be accidentally touched by a worker, measuring instrument, work bench, soldering iron, belt conveyor, etc. The device will fail if it touches something which leaks current or has a static charge. Take care not to allow curve tracers, synchrosopes, pulse generators, D.C. stabilizing power supply units etc. to leak current through their terminals or housings.

Especially, while the devices are being tested, take care not

to apply surge voltage from the tester, to attach a clamping circuit to the tester, or not to apply any abnormal voltage through a bad contact from a current source.

During measurement, avoid miswiring and short-circuiting. When inspecting a printed circuit board, make sure that no soldering bridge or foreign matter exists before turning on the power switch.

Since these precautions depend upon the types of semiconductor devices, contact Hitachi for further details.

### 4.4 Soldering

Semiconductor devices should not be left at high temperatures for a long time. Regardless of the soldering method, soldering must be done in a short time and at the lowest possible temperature. Soldering work must meet soldering heat test conditions, namely, 260°C for 10 seconds and 350°C for 3 seconds at a point 1 to 1.5 mm away from the end of the device package.

Use of a strong alkali or acid flux may corrode the leads, deteriorating device characteristics. The recommended soldering iron is the type that is operated with a secondary voltage supplied by a transformer and grounded to protect from lead current. Solder the leads at the farthest point from the device package.

### 4.5 Removing Residual Flux

To ensure the reliability of electronic systems, residual flux must be removed from circuit boards. Detergent or ultrasonic cleaning is usually applied. If chloric detergent is used for the plastic molded devices, package corrosion may occur. Since cleaning over extended periods or at high temperatures will cause swollen chip coating due to solvent permeation, select the type of detergent and cleaning condition carefully. Lotus Solvent and Dyfron Solvent are recommended as a detergent. Do not use any trichloroethylene solvent. For ultrasonic cleaning, the following conditions are advisable:

- Frequency: 28 to 29 kHz (to avoid device resonance)
- Ultrasonic output: 15W/l
- Keep the devices out of direct contact with the power generator.
- Cleaning time: Less than 30 seconds



# PROGRAM DEVELOPMENT AND SUPPORT SYSTEM

## PROGRAM DEVELOPMENT AND SUPPORT SYSTEM OF 8-BIT/16-BIT MICROPROCESSOR

H680SD200 is prepared as system development device to develop software and hardware of various types of microcomputer system.

Fig. 1 shows the program development procedure using this system development device.

H680SD200 loads a universal OS, CP/M-68K<sup>®</sup> developed jointly with Digital Research Inc. and operates with the existing CP/M<sup>®</sup>.

\*CP/M<sup>®</sup> and CP/M-68K<sup>®</sup> are registered trademarks of Digital Research Inc.




Fig. 1 Program Development Procedure



# Program Development and Support System

Table 1 System Development Equipment SD200

MPU	Product Name	Product Code	Function	Note
—	CP/M-68K	S680CPM3F	<ul style="list-style-type: none"> <li>• Single user Operating System</li> <li>• 68000 Assembler, C compiler, Screen editor and Linker are included</li> </ul>	
—	VAX-11 Interface Program	S680CLC3F	<ul style="list-style-type: none"> <li>• Interface Program between the SD200 and the VAX-11.</li> <li>• File transfer function.</li> <li>• VT52 Terminal Emulation.</li> </ul>	Option
	DATA I/O EPROM Programmer Interface Program	S680CDI1F	<ul style="list-style-type: none"> <li>• Interface Program between the SD200 and the DATA I/O EPROM Programmer model 22/29.</li> </ul>	
	PKW-1000/7000 EPROM Programmer Interface Program	S680CPK2F	<ul style="list-style-type: none"> <li>• Interface Program between the SD200 and the PKW-1000/7000 EPROM Programmer (Aval Corp. Japan).</li> </ul>	
16-bit MPU HD68000	FORTRAN	S680CFR1F	<ul style="list-style-type: none"> <li>• FORTRAN Compiler. (Subset of FORTRAN77)</li> </ul>	Option
	Super PL/H	S680CPL1F	<ul style="list-style-type: none"> <li>• Super PL/H Compiler.</li> </ul>	Option
	Symbolic Debugger	S680CSD2F	<ul style="list-style-type: none"> <li>• Symbolic Debugger for programs written in 68000 Assembler or Super PL/H.</li> </ul>	Option
8 bit MPU/MCU	64180ASE	S180CAS1F	<ul style="list-style-type: none"> <li>• Realtime In-circuit Emulator for 64180.</li> </ul>	Supplied with H180AS01E
	6305/63L05/6805 Macro Assembler	S35XAS6-F	<ul style="list-style-type: none"> <li>• 6305Z/63L05/6805 Macro Assembler.</li> <li>• Linkage editor is included.</li> </ul>	Option
	6301/6801/6800 Macro Assembler	S31XAS6-F	<ul style="list-style-type: none"> <li>• 6301/6801/6800 Macro Assembler.</li> <li>• Linkage editor is included.</li> </ul>	Option
	6301 C Compiler	S31CCLN-F	<ul style="list-style-type: none"> <li>• C Compiler for 6301(6303).</li> </ul>	Option



Table 2 Cross System

MPU	Machine	OS	Product Name	Product Code	Function
8-bit MCU	Intel MDS	ISIS-II	6305/63L05/6805 Assembler	S35MDS1-F	<ul style="list-style-type: none"> <li>• 6305/63L05/6805 Assembler.</li> <li>• Object code is absolute address format.</li> <li>• Conditional assemble function.</li> </ul>
		CP/M	6305/63L05/6805 Assembler	S35MDS2-F	<ul style="list-style-type: none"> <li>• 6305/63L05/6805 Assembler.</li> <li>• Object code is absolute address format.</li> <li>• Conditional assemble function.</li> </ul>
		ISIS-II	6301 Assembler	S31MDS1-F	<ul style="list-style-type: none"> <li>• 6301/6801 Assembler.</li> <li>• Object code is absolute address format.</li> <li>• Conditional Assemble function.</li> </ul>
		CP/M	6301 Assembler	S31MDS2-F	<ul style="list-style-type: none"> <li>• 6301/6801 Assembler.</li> <li>• Object code is absolute address format.</li> <li>• Conditional Assemble function.</li> </ul>
	IBM-PC	PC-DOS	6301 Macro Assembler	S31IAS1-F*	<ul style="list-style-type: none"> <li>• 6301 Macro Assembler.</li> <li>• Linkage Editor is included.</li> </ul>
			6305 Macro Assembler	S35IAS1-F*	<ul style="list-style-type: none"> <li>• 6305 Macro Assembler.</li> <li>• Linkage Editor is included.</li> </ul>





# Program Development and Support System

Table 3 Third Parties' Products

Assemblers for HITACHI's microcomputers are provided by the other companies. Hitachi introduce some vendors and their products listed below. Please contact those vendors directly if you have questions or requests to purchase these products.

Vender Name	Product Name	OS/System	Product Code	
<b>MICROTEC</b> 505W Olive, Suite 325 Sunnyvale, CA94086 (408)733-2919 U.S.A.	6301 Assembler	VAX11	ASM68	
	6305 Assembler		ASM05	
	6809 Assembler		ASM69	
	68000 Assembler		ASM68K	
	64180 Assembler		ASM180	
	64180 Simulator		INT180	
	64180 C		MCC180	
	64180 Pascal		PAS180	
	6301 Assembler		IBM-PC	ASM68
	6305 Assembler			ASM05
64180 Assembler	ASM180			
64180 C	MCC180			
64180 Pascal	PAS180			
<b>CAMELOT</b> 79 London Road Knebworth Herts, SG3 6HG, England Stevenage (0438) 812215	6301 Assembler	IBM-PC		
	6305 Assembler		*	
<b>AVOCET SYSTEMS, INC.</b> 804 South State St. Dover, DE19901 (302) 734-0151 U.S.A.	6800/6801/6301 Assembler	MS-DOS, CP/M CP/M-86	XASM-68	
	6805 Assembler	MS-DOS, CP/M CP/M-86	XASM-05	
	6309/6809 Assembler	MS-DOS, CP/M CP/M-86	XASM-09	
	64180 Assembler	MS-DOS, CP/M CP/M-86	XASM-180	
<b>MICROWARE SYSTEMS CORPORATION</b> 5835 Grand Avenue Des Moines, IA50312 (512) 279-8844 U.S.A.	6309/6809 Assembler	OS-9	-	
	68000/68HC000 Assembler	OS-9	KCRS	

\*Under development



■ **Development System for 4-Bit, 8-Bit, and 16-Bit Microcomputers <H680SD200>**

The H680SD200 is a development system for Hitachi 4-bit, 8-bit and 16-bit microcomputers. It is a desktop system in which a 16-bit microprocessor HD68000 is loaded as the CPU. Its standard system configuration includes a CRT, a keyboard, and two floppy disk drives. An assembler, compiler, and in-circuit emulator (ASE) associated with the user's MCU are available as options.

**APPLICABLE DEVICES**

- HMCS400 series
- HD6305U, HD6305V
- HD6301V, HD6301X, HD6301Y
- HD64180
- HD68000, HD68HC000


(Other 4-bit and 8-bit microcomputers will be supported in the future)

■ **FEATURES**

- Adopts general CP/M-68K® operating system
- Two internal 8 inch floppy disk drives (double-sided, double-density) and a 40M byte hard disk (available as an option) make it possible to provide substantial external memory.
- Since CRT editor (screen editor) is included in the standard system, efficient programming, editing, and debugging of source programs are possible.
- C compiler for HD68000 is included. FORTRAN and Super PL/H for HD68000 and C Compiler for HD6301 (HD6303) are available as options.
- User prototype system can easily be debugged using incircuit emulator (ASE) associated with the user's MCU.
- With connection of VAX-11® to RS-232C interface, H680SD200 operates as VAX-11® (OS, VMS) work station.
- When 2M byte memory board is connected, high-speed operation can be realized.
- Following interface are included
  - (1) EPROM programmer
  - (2) Printer (Centronics specification)
  - (3) Serial interface emulator for 4-bit and 8-bit single chip microcomputers

\*CP/M® is a registered trade mark of Digital Research Inc.

\*\*VAX-11® is a registered trade mark of Digital Equipment Corp.



## HD64180 THIRD-PARTY DEVELOPMENT TOOLS

**Product: Cross-Assemblers and Cross-Compilers**

Company	ASM	S/W SIM	C COMP	PASCAL	BASIC
American Automation (714-731-1661)	V/I	V/I	V/I		
Microtec Research (408-733-2919)	V/I	V/I	V/I	V/I	
Avocet Systems (800-448-8500)	C/I	C/I			
2500AD Software (303-369-5001)	C/I				
BSO (617-894-7800)	V	V	V	V	
Sumitronics (408-737-7683)	V				
SLR Systems (800-833-3061)	C				
Unaware/SDS (312-971-8170)	V				
Softaid (800-433-8812)					C
Allen Ashley (818-793-5748)	I				

[I = IBM-PC, V = VAX, C = CP/M]

**Product: Support Tools**

Company	Product Description
Electronic Molding (401-769-3800)	Shrink-DIP Adapter for Breadboarding P/N 28764-72-341
Robinson Nugent (812-945-0211)	Shrink-DIP Socket P/N TSS-6475-TNG
Yamaiche/Nepenthe (415-856-9332)	Shrink-DIP Socket P/N IC 38-64075-G4 S-D Test Socket P/N IC 76-64075-G4
Melhode Electronics (312-392-3500)	PLCC Adapter for Hitachi's ASE
TSL, Inc. (800-874-2288)	64180 IBM-PC Card with DSD80 Remote Software Debugger
Micromint (800-635-3355)	64180 Evaluation Board P/N SB180

**Product: Operating Systems**

Company	Type of Operating System
Echelon (415-948-3820)	ZCPR3 (CP/M)
JMI Software (215-628-0840)	C Executive/80 Multi-Tasking Kernel
Decmaton (408-980-1678)	Quick-Task Realtime Executive
Hunter & Ready (415-326-2950)	VRTX/80 Multi-Tasking Kernel (Z80)
IPI (516-938-6600)	MTOS/80 Multi-Tasking Kernel (Z80)

## HITACHI ORDERING INFORMATION

Part Number	Description
H180ASE02	Adaptive System Evaluator, ASE-II
H680SM01S	256K Byte Emulation Memory Board (Option)
H180ABX	8 MHz Buffer Box for ASE-I User, Includes V2.0 System Software
H180CP01	PLCC-68 MPU Adapter for 1 Mbyte Addressing (Option)



## Device Availability

	Description	HD6303R	HD6303X	HD6303Y	HD6305X2 HD6305Y2	HD64180R	HD64180S
H A R D W A R E	Emulator	HS31VEML04H <sup>(1)</sup> (H31MIX4) <sup>(2)</sup>	HS31XEML02H <sup>(1)</sup> (H31MIX2) <sup>(2)</sup>	HS31YEML03H <sup>(1)</sup> (H31MIX3) <sup>(2)</sup>	HD35YEML05H <sup>(1)</sup> (H35MIX5) <sup>(2)</sup>	HD180ABX02H <sup>(4)</sup>	HS180ABX05H <sup>(4)</sup>
	ASE (Adaptive System Emulator)					HS180AST01H	HS180AST01H
	User Cable					HS180ACUC1H	
	Emulation Memory Board up to 64K Byte		H64EMB02	H64EMB02			
	Emulation Memory Board					H680SM01S <sup>(6)</sup>	H680SM01S <sup>(6)</sup>
	Evaluation Board						US180EVB01H
	Programming Socket Adapter			HS31YESS11H			
	Programming Socket Adapter						
SOFTWARE	Cross Assembler (IBM-PC)	S31IBMPC <sup>(3)</sup>	S31IBMPC <sup>(3)</sup>	S31IBMPC <sup>(3)</sup>	S35IBMPC <sup>(3)</sup>		
	C Compiler (IBM-PC)	US31PCL1SF	US31PCL1SF	US31PCL1SF			
L I T E R A T U R E	Data Sheet	M21T006 M21T132	M21T006 M21T132	M21T006 M21T132	M21T006 M21T132	M21T132	M21T132
	Hand Book	M21T019 <sup>(5)</sup>	M21T019 <sup>(5)</sup>	M21T019 <sup>(5)</sup>	M21T020 <sup>(5)</sup>		
	Specification Sheet					M21T011	M21T013
	Hardware Manual					M21T053	M21T053
	Product Brief					M21T025	




HD641180X HD643180X HD647180X	HD64180Z	HD648180W*	HD6309**	HD68HC000**	HD68000**	HD6802**	HD6803	HD6809**
HS180ABX04H(4)	HS180ABX03H(4)						HG1EVT2(1)	
HS180AST01H	HS180AST01H							
	HS180ACUC1M						H64EMB01	
H680SM01S(6)	H680SM01S(7)							
HS18XESF01H HS18XESC01H								
HS18XESS01H								
HS18XESG01H								
M21T132	M21T132	M21T132	M21T132	M21T132 M22T003	M21T132 M22T003	M21T132	M21T006 M21T132	M21T132
M21T012	M21T011							
M21T113	M21T053							
M21T026	M21T025							

- (Note)**
1. Emulator includes an RS-232 port for connection to IBM PC or PC compatible machines. Software not included.
  2. Same as footnote (1) above, but shipped with cross assembler (8" floppy disk) that operates with Hitachi's H68SD5 development system.
  3. Developed by one of Hitachi's engineering subsidiaries. Cross assembler include software utility to download/upload code between PC host and emulator.
  4. Must be used with ASE station (P/N: HS180AST01H)
  5. Includes user's manual, hardware and software application notes, and other relevant information
  6. 64K bytes user memory is provided in standard configuration. Can be expanded up to 512K bytes. Maximum of two 256K byte memory boards can be installed (optional).

\*Contact Marketing.

\*\*Refers to third-party support tools.





**Typical Support Tools for HD6303/05 Series**

## ■ SINGLE-CHIP MICROCOMPUTER SUPPORT SYSTEMS

Hitachi and its engineering subsidiaries make hardware and software support tools to operate with many popular host computers and expedite the development of the microcomputer-based target system. The support system includes in-circuit emulators, cross assemblers, passive socket adapters for easily programming EPROM on-chip devices, and documentation.

In addition to hardware and software support, Hitachi has Field Application Engineers (FAE) to help identify the most cost-effective IC(s) for your application and answer your technical questions

## ■ IN-CIRCUIT EMULATOR FUNCTIONS FOR HD6303/05 Series\*

- Serial interface connection to many host computers via RS-232C port.
- Executes user's program in real-time on some emulators, or when loaded in emulator's memory starting from a selected address. Execution is interrupted when breakpoints are detected, or when RESET or ABORT is switched
- Single step tracing of user's program is possible. Data in registers and data in memory are displayed after every execution
- Breakpoints can be set in user's program by using the program counter address, data bus, or external signal probes. Breakpoints can be displayed and changed.
- Data in internal registers of the subject microcomputer can be displayed or changed

- Real-time tracing is possible on most emulators, the emulator stores and displays bus data and external signals for up to 1011 machine cycles on some emulators, or 2035 machine cycles on other emulators before and after the address where a breakpoint is set
- Line assembler and disassembler on some emulators

\*Functions listed in the overview may not exactly apply to all emulators. Refer to the applicable emulator user's manual for further information

## ■ CROSS ASSEMBLER FUNCTIONS (PC-DOS)

The software is divided into six main parts.

- **Structured Relocatable Cross Macro Assembler**  
The cross assembler is designed to meet the specification outlined in Hitachi's HD6303 and HD6305 assembler user's manual, which means that mnemonic, macro and directive compatibility is maintained  
The assembler also offers a structured code facility, similar to that found in some high level languages. The main structured features are listed below  
IF . . THEN . . ELSE . . DO . . WHILE . . REPEAT . .  
UNTIL . . FOR . . TO  
CALL (with parameters passed on the stack)
- **Linker**

The linker concatenates and locates all relocatable modules into



an executable object file (Motorola S-type format). Start addresses of relocatable program and data sections can be entered at linkage time

● **Macro Librarian**

Named libraries of useful macros can be built by the user, saving time during generation of source code. The macro librarian is searched during assembly time for the appropriate macro definitions that do not appear in the source file

● **Object Module Librarian**

Named libraries of useful object modules can be built by the user. The libraries called up at linkage time are searched by the linker to see if unsatisfied external references can be resolved. Object modules which satisfy the unresolved references are automatically included in the executable object file (S-record format).

● **Emulator Interface Software**

The interface software allows connection between Hitachi's serially linked emulators and the IBM PC using an RS232C asynchronous interface.

Commands from the PC keyboard are directed to the emulator and responses are displayed on the screen. File upload and download in Motorola S-type format enables assembled and linked programs to be run on the emulator. Real time trace facilities are available on all serial linked emulators.

● **EPROM Programmer Interface Software**

The interface software allows connection to most proprietary EPROM Programmers for downloading (or uploading) executable object modules in Motorola S-type\* data format. The programmers can be run either in REMOTE CONTROL or LOCAL mode.

In local mode, programmer commands can be entered on the programmer keyboard and upload/download of object modules can be activated using the IBM PC keyboard.

In remote control mode, all programmer commands are entered via the IBM PC keyboard

All programmer commands will be specific to the particular programmer used.

■ **C COMPILER FUNCTIONS (PC-DOS)**

The HD6303 and HD6305\*\* compiler comprises three programs, a pre-processor, the main compiler and an optimiser. The system also provides standard library files (which facilitates I/O and floating point operations), the standard "include" files which contain the necessary declarations for the usage of library function. Runtime object files for integer and floating point arithmetic are included. Compatible with Hitachi and Microtec Research\*\*\* assemblers.

● **Compiler Options**

The following tables indicate the options available during pre-processing and compiling.

\*Motorola S-type is a trademark of Motorola, Inc.

\*\*Conforms to Kerninghan and Ritchie C programming language standard rather than ANSI C programming language standard.

\*\*\*Microtec Research is a trademark of Microtec Research, Inc.

**Table 1. Pre-processor Options**

No.	Option	Description
1	A	Issues error messages to the pre-processor source program file
2	D	Defines a macro name
3	L	Inserts the original source program lines into the pre-processed source program as comments

**Table 2. Compiler Options**

No.	Option	Description
1	P	Generates object code which calls a profiler routine (a routine which profiles the history of the program execution) everytime a function is called (see Note 1).
3	L	Generates object code which calls a stack check routine everytime a function is called (see Note 1)

**Note 1: The profiler routine and the stack check routine should be prepared in a separate module for your own target system.**

● **Limits in Compilation**


- (1) Length of an input line 512 characters
- (2) Length of a character string, 510 characters
- (3) Number of external names 156
- (4) Effective length of identifiers, 8 characters
- (5) Effective length of external identifiers 6
- (6) Nest of conditional complication 32 level
- (7) Nesting of file inclusion, 14 level
- (8) Number of macro parameters, 32
- (9) Length of a macro definition, 512 characters
- (10) Recursive expansion of a macro name: 32 times

● **Data Size**

- (1) Char type: 8 bit
  - (2) Short type, int type, 16 bit
  - (3) Long type: 32 bit
  - (4) Float type: 32 bit
  - (5) Double type: 64 bit
  - (6) Pointer type: 16 bit
- No data alignment is done in allocation of structured data



- (3) *Character Handling Library Functions*  
isalnum, isalpha, issascii, iscntrl, isdigit, islower, isprint, ispunct, isspace, isupper, tolower, toupper.
  - (4) *Character String Handling Library Functions*  
index, rindex, strcat, streamp, strcpy, strlen, strcat, strncopy
  - (5) *Data Conversion Library Function*  
atoi, atol
  - (6) *Memory Allocation Library Functions* (see Note 2)  
malloc, calloc, free, cfree
  - (7) *Miscellaneous Library Functions*
- NOTE 2: To use the I/O library functions and Memory allocation library functions, low level routines must be prepared by the user according to the target system requirements.



### ■ IN-CIRCUIT EMULATOR FOR HD64180 SERIES

Hitachi's hardware emulator consists of the Adaptive System Emulator (ASE) plus emulator box for the corresponding microprocessor. The emulator supports hardware and software development when connected to a Vax-II, IBM-PC, or PC compatible host machine.

### ■ ASE FEATURES

- Serial connection to host computer, or console via RS-232C port allows loading, saving, and verifying of user programs.
- Object formats: Intel HEX; and Motorola S.
- Connects to centronics printer.
- Includes 3.5 inch floppy disk drive.

### ■ EMULATOR BOX FEATURES

- Executes program in realtime from 0.5 MHz to 8 MHz for all emulators except HS180 ABX05H which executes in realtime from 0.5 MHz to 10 MHz.
- Memory:
  - Includes 64-kbyte user memory
  - Expandable to 512 kbytes with an optional memory board (up to 6 MHz without wait states)

### ■ EMULATOR BOX FUNCTIONS

- Executes user's program loaded in emulator's memory:
  - Realtime
  - Single step
- Breaks on combination of specified number of the following conditions:
  - Program counter (logical or physical address)
  - Access to specified memory area
  - DMAC transfer request or completion
  - Eight external probe signals
- Up to 255 software breakpoints on RAM area
- Multi-break function: In multi-MPU system using several ASEs, an ASE break acts as a trigger which causes other ASEs to break. (HS180ABX05H).
- Sequential break: Analyzes order in which up to 4 software breakpoints were passed (HS180ABX04H/05H).
- Realtime tracing.
  - Stores or displays bus information, external signal, or I/O signals for up to 2048 machine cycles
  - Traces by bus cycle or 125 ns after user program execution stops at breakpoint
  - Trace starting or extracting condition can be specified
- Pseudo-I/O emulation function (HS180ABX04H/05H)
- Disassembler
- Line assembler
- Symbolic debugger
- Execution time measurement
- Displays, sets, changes, or transfers data in memory

# 8/16-BIT MICROPROCESSOR DATA BOOK

## DATA SHEETS

### Section Two

# HD6300, HD6800 8-Bit Microcomputer Family

2





# HD6303R, HD63A03R, HD63B03R CMOS MPU (Micro Processing Unit)

The HD6303R is an 8-bit CMOS micro processing unit which has the completely compatible instruction set with the HD6301V1 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD6303R. It is bus compatible with HMCS6800 and can be expanded up to 65k bytes. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. As the HD6303R is CMOS MPU, power dissipation is extremely low. And also HD6303R has Sleep Mode and Stand-by Mode as lower power dissipation mode. Therefore, flexible low power consumption application is possible.

## ■ FEATURES

- Object Code Upward Compatible with the HD6800, HD6801, HD6802
- Multiplexed Bus ( $D_0/A_0 \sim D_7/A_7, A_8 \sim A_{15}$ ), Non Multiplexed Bus ( $D_0 \sim D_7, A_0 \sim A_{15}$ )
- Abundant On-Chip Functions Compatible with the HD6301V1; 128 Bytes RAM, 13 Parallel I/O Lines, 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode, Sleep Mode, Stand-By Mode
- Minimum Instruction Execution Time  
 $1\mu s$  ( $f=1\text{MHz}$ ),  $0.67\mu s$  ( $f=1.5\text{MHz}$ ),  $0.5\mu s$  ( $f=2.0\text{MHz}$ )
- Bit Manipulation, Bit Test Instruction
- Error Detecting Function, Address Trap, Op Code Trap
- Up to 65k Bytes Address Space
- Wide Operation Range  
 $V_{CC}=3$  to  $6V$  ( $f=0.1 \sim 0.5\text{MHz}$ )  
 $f=0.1$  to  $2.0\text{MHz}$  ( $V_{CC}=5V \pm 10\%$ )


## ■ TYPE OF PRODUCTS

Type No.	Bus Timing
HD6303R	1.0 MHz
HD63A03R	1.5 MHz
HD63B03R	2.0 MHz

## ■ PROGRAM DEVELOPMENT SUPPORT TOOLS


- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles

HD6303RP, HD63A03RP,  
HD63B03RP



(DP-40)

HD6303RF, HD63A03RF,  
HD63B03RF




(FP-54)

HD6303RCG, HD63A03RCG,  
HD63B03RCG




(CG-40)

HD6303RCP, HD63A03RCP  
HD63B03RCP



(CP-52)

HD6303RL, HD63A03RL  
HD63B03RL




(CP-44)

2

# HD6303R, HD63A03R, HD63B03R


## ■ PIN ARRANGEMENT

- HD6303RP, HD63A03RP, HD63B03RP




(Top View)

- HD6303RF, HD63A03RF, HD63B03RF




(Top View)

- HD6303RCG, HD63A03RCG, HD63B03RCG




(Top View)

- HD6303RCP, HD63A03RCP, HD63B03RCP



(Top View)


- HD 6303RL, HD63A03RL, HD63B03RL



(Top View)



■ BLOCK DIAGRAM



2

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}$	-0.3 ~ $V_{CC}+0.3$	V
Operating Temperature	$T_{opr}$	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}, V_{out} \cdot V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES, STBY	$V_{IH}$	$V_{CC}-0.5$	-	$V_{CC}+0.3$	V	
	EXTAL		$V_{CC} \times 0.7$	-			
	Other Inputs		2.0	-			
Input "Low" Voltage	All Inputs	$V_{IL}$	-0.3	-	0.8	V	
Input Leakage Current	NMI, $\overline{IRQ_1}$ , RES, STBY	$I_{in}$	$V_{in} = 0.5 \sim V_{CC}-0.5V$	-	-	1.0	$\mu A$
Three State (off-state) Leakage Current	$P_{10} \sim P_{17}, P_{20} \sim P_{24}, D_0 \sim D_7, A_8 \sim A_{15}$	$ I_{TSI} $	$V_{in} = 0.5 \sim V_{CC}-0.5V$	-	-	1.0	$\mu A$
Output "High" Voltage	All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$	2.4	-	-	V
			$I_{OH} = -10\mu A$	$V_{CC}-0.7$	-	-	V
Output "Low" Voltage	All Outputs	$V_{OL}$	$I_{OL} = 1.6mA$	-	-	0.55	V
Input Capacitance	All Inputs	$C_{in}$	$V_{in} = 0V, f = 1.0MHz, T_a = 25^\circ C$	-	-	12.5	pF
Standby Current	Non Operation	$I_{CC}$	$V_{iL}(\overline{STBY}) = 0 \sim 0.6V$	-	2.0	15.0	$\mu A$
			$V_{iH}(\overline{RES}) = V_{CC} - 0.5 \sim V_{CC}V$ $V_{iL}(\overline{RES}) = 0 \sim 0.6V$	-	-	-	-
Current Dissipation*		$I_{CC}$	Operating (f=1MHz)**	-	6.0	10.0	mA
			Sleeping (f=1MHz)**	-	1.0	2.0	
RAM Stand-By Voltage		$V_{RAM}$		2.0	-	-	V

\*  $V_{IH} \text{ min} = V_{CC}-1.0V, V_{iL} \text{ max} = 0.8V$

\*\* Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at f = x MHz operation are decided according to the following formula,

typ. value (f = x MHz) = typ. value (f = 1MHz) x x  
 max. value (f = x MHz) = max. value (f = 1MHz) x x  
 (both the sleeping and operating)



- AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

## BUS TIMING

Item	Symbol	Test Condition	HD6303R			HD63A03R			HD63B03R			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Cycle Time	$t_{cyc}$	Fig. 1	1	—	10	0.666	—	10	0.5	—	10	$\mu s$	
Address Strobe Pulse Width * "High"	$PW_{ASH}$		220	—	—	150	—	—	110	—	—	ns	
Address Strobe Rise Time	$t_{ASr}$		—	—	20	—	—	20	—	—	20	ns	
Address Strobe Fall Time	$t_{ASf}$		—	—	20	—	—	20	—	—	20	ns	
Address Strobe Delay Time *	$t_{ASD}$		60	—	—	40	—	—	20	—	—	ns	
Enable Rise Time	$t_{Er}$		—	—	20	—	—	20	—	—	20	ns	
Enable Fall Time	$t_{Ef}$		—	—	20	—	—	20	—	—	20	ns	
Enable Pulse Width "High" Level*	$PW_{EH}$		450	—	—	300	—	—	220	—	—	ns	
Enable Pulse Width "Low" Level*	$PW_{EL}$		450	—	—	300	—	—	220	—	—	ns	
Address Strobe to Enable Delay * Time	$t_{ASED}$		60	—	—	40	—	—	20	—	—	ns	
Address Delay Time	$t_{AD1}$		Fig. 1	—	—	250	—	—	190	—	—	160	ns
	$t_{AD2}$			—	—	250	—	—	190	—	—	160	ns
Address Delay Time for Latch*	$t_{ADL}$		Fig. 2	—	—	250	—	—	190	—	—	160	ns
Data Set-up Time	Write		$t_{DSW}$	230	—	—	150	—	—	100	—	—	ns
	Read		$t_{DSR}$	80	—	—	60	—	—	50	—	—	ns
Data Hold Time	Read		$t_{HR}$	0	—	—	0	—	—	0	—	—	ns
	Write		$t_{HW}$	20	—	—	20	—	—	20	—	—	ns
Address Set-up Time for Latch *	$t_{ASL}$		60	—	—	40	—	—	20	—	—	ns	
Address Hold Time for Latch	$t_{AHL}$		30	—	—	20	—	—	20	—	—	ns	
Address Hold Time	$t_{AH}$	20	—	—	20	—	—	20	—	—	ns		
$A_0 \sim A_7$ , Set-up Time Before E*	$t_{ASM}$	200	—	—	110	—	—	60	—	—	ns		
Peripheral Read Access Time	Non-Multiplexed Bus *	$(t_{ACCN})$	—	—	650	—	—	395	—	—	270	ns	
	Multiplexed Bus*	$(t_{ACCM})$	—	—	650	—	—	395	—	—	270	ns	
Oscillator stabilization Time	$t_{RC}$	Fig. 8	20	—	—	20	—	—	20	—	—	ms	
Processor Control Set-up Time	$t_{PCS}$	Fig. 9	200	—	—	200	—	—	200	—	—	ns	

\*These timings change in approximate proportion to  $t_{cyc}$ . The figures in this characteristics represent those when  $t_{cyc}$  is minimum (= in the highest speed operation)

## PERIPHERAL PORT TIMING

Item	Symbol	Test Condition	HD6303R			HD63A03R			HD63B03R			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Peripheral Data Set-up Time	Port 1, 2	$t_{PDSU}$	Fig. 3	200	—	—	200	—	—	200	—	—	ns
Peripheral Data Hold Time	Port 1, 2	$t_{PDH}$	Fig. 3	200	—	—	200	—	—	200	—	—	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*	$t_{PWD}$	Fig. 4	—	—	300	—	—	300	—	—	300	ns

\* Except P<sub>21</sub>



2








Figure 3 Port Data Set-up and Hold Times (MPU Read)



Note) Port 2: Except P<sub>21</sub>  
Figure 4 Port Data Delay Times (MPU Write)




Figure 5 Timer Output Timing




Figure 6 Mode Programming Timing

2






Figure 7 Bus Timing Test Loads (TTL Load)




Figure 8 Interrupt Sequence




Figure 9 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

● VCC, VSS

These two pins are used for power supply and GND. Recommended power supply voltage is 5V ± 10%. 3 to 6V can be used for low speed operation (100 ~ 500 kHz).

● XTAL, EXTAL

These two pins are connected with parallel resonant funda-

mental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the divide-by-4 circuitry is included. An example of the crystal interface is shown in Fig. 10. EXTAL accepts an external clock input of duty 45% to 55% to drive. For external clock, XTAL pin should be open. The crystal and capacitors should be mounted as close as possible to the pins.






Figure 10 Crystal Interface

● Standby ( $\overline{STBY}$ )

This pin is used to place the MPU in the standby mode. If this goes to "Low" level, the oscillation stops, the internal clock is tied to  $V_{SS}$  or  $V_{CC}$  and the MPU is reset. In order to retain information in RAM during standby, write "0" into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

● Reset ( $\overline{RES}$ )

This input is used to reset the MPU.  $\overline{RES}$  must be held "Low" for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MPU can not be reset without clock. To reset the MPU during system operation, it must be held "Low" for at least 3 system clock cycles. From the third cycle, all address buses become "high-impedance" and it continues while  $\overline{RES}$  is "Low". If  $\overline{RES}$  goes to "High", CPU does the following.

- (1) I/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the CPU recognize the maskable interrupts  $\overline{IRQ_1}$  and  $\overline{IRQ_2}$ , clear it before those are used.

● Enable (E)

This output pin supplies system clock. Output is a single-phase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF capacitance.

● Non Maskable Interrupt ( $\overline{NMI}$ )

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if  $\overline{NMI}$  signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

● Interrupt Request ( $\overline{IRQ_1}$ )

This level sensitive input requests a maskable interrupt sequence. When  $\overline{IRQ_1}$  goes to "Low", the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence, otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

Highest Priority	Vector		Interrupt
	MSB	LSB	
	FFFE	FFFF	RES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	Software Interrupt (SWI)
	FFFB	FFF9	$\overline{IRQ_1}$ (or $\overline{IS3}$ )
	FFF6	FFF7	ICF (Timer Input Capture)
	FFF4	FFF5	OCF (Timer Output Compare)
	FFF2	FFF3	TOF (Timer Overflow)
	FFF0	FFF1	SCI (RDRF + ORFE + TDRE)
	Lowest Priority		

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and loads the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal  $\overline{IRQ_2}$  which is quite the same as  $\overline{IRQ_1}$  except that it will use the vector address \$FFF0 to \$FFF7.

When  $\overline{IRQ_1}$  and  $\overline{IRQ_2}$  are generated at the same time, the former precedes the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to  $\overline{RES}$ . Regardless of the interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be \$FFEE, \$FFEF.

● Read/Write (R/ $\overline{W}$ )

This TTL compatible output signals peripheral and memory devices whether CPU is in Read ("High"), or in Write ("Low"). The normal stand-by state is Read ("High"). Its output will drive one TTL load and 90pF capacitance.

● Address Strobe (AS)

In the multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at  $D_0/A_0 \sim D_7/A_7$ . The 8-bit latch is controlled by address strobe as shown in Figure 15. Thereby,  $D_0/A_0 \sim D_7/A_7$  can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address is accessed.

■ PORTS

There are two I/O ports on HD6303R MPU (one 8-bit ports and one 5-bit port). Each port has an independent write-only data direction register to program individual I/O pins for input or output.\*

When the bit of associated Data Direction Register is "1", I/O pin is programmed for output, if "0", then programmed for

an input.

There are two ports: Port 1, Port 2. Addresses of each port and associated Data Direction Register are shown in Table 2.

- Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

### • I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MPU has been reset, all I/O lines are configured as inputs in Multiplexed mode. In Non Multiplexed mode, Port 1 will be output line for lower order address lines ( $A_0 \sim A_7$ ), which can drive one TTL load and 30 pF capacitance.

### • I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MPU has been reset, I/O lines are configured as inputs. These pins on Port 2 ( $P_{20} \sim P_{22}$  of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 ( $P_{21}$ ) is the only pin restricted to data input or Timer output.

### ■ BUS

- $D_0/A_0 \sim D_7/A_7$

This TTL compatible three-state buffer can drive one TTL load and 90 pF capacitance

#### Non Multiplexed Mode

In this mode, these pins become only data bus ( $D_0 \sim D_7$ )

#### Multiplexed Mode


These pins becomes both the data bus ( $D_0 \sim D_7$ ) and lower bits of the address bus ( $A_0 \sim A_7$ ). An address strobe output is "High" when the address is on the pins.

- $A_8 \sim A_{15}$

Each line is TTL compatible and can drive one TTL load and 90 pF capacitance. After reset, these pins become output for upper order address lines ( $A_8 \sim A_{15}$ )

### ■ MODE SELECTION

The operation mode after the reset must be determined by the user wiring the  $P_{20}$ ,  $P_{21}$ , and  $P_{22}$  externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PC0, PC1, PC2 of I/O Port 2 register when RES goes "High". I/O Port 2 Register is shown below.



An example of external hardware used for Mode Selection is shown in Figure 11. The HD14053B is used to separate the peripheral device from the MPU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD6303R is shown in Table 3.

The HD6303R operates in two basic modes: (1) Multiplexed Mode, (2) Non Multiplexed Mode.

#### • Multiplexed Mode

The data bus and the lower order address bus are multiplexed in the  $D_0/A_0 \sim D_7/A_7$  and can be separated by the Address Strobe

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O


#### • Non Multiplexed Mode

In this mode, the HD6303R can directly address HMCS6800 peripherals with no address latch.  $D_0/A_0 \sim D_7/A_7$  become a data bus and Port 1 becomes  $A_0 \sim A_7$  address bus.

In this mode, the HD6303R is expandable up to 65k bytes with no address latch.


#### • Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in  $D_0/A_0 \sim D_7/A_7$  in the multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6303R is shown in Figure 15.



- Note 1) Figure of Multiplexed Mode
- 2) RC ≈ Reset Constant
- 3) R<sub>1</sub> = 10kΩ

Figure 11 Recommended Circuit for Mode Selection



Truth Table

Control Input				On Switch
Select			HD14053B	
Inhibit	C	B		A
0	0	0	0	Z <sub>0</sub> Y <sub>0</sub> X <sub>0</sub>
0	0	0	1	Z <sub>0</sub> Y <sub>0</sub> X <sub>1</sub>
0	0	1	0	Z <sub>0</sub> Y <sub>1</sub> X <sub>0</sub>
0	0	1	1	Z <sub>0</sub> Y <sub>1</sub> X <sub>1</sub>
0	1	0	0	Z <sub>1</sub> Y <sub>0</sub> X <sub>0</sub>
0	1	0	1	Z <sub>1</sub> Y <sub>0</sub> X <sub>1</sub>
0	1	1	0	Z <sub>1</sub> Y <sub>1</sub> X <sub>0</sub>
0	1	1	1	Z <sub>1</sub> Y <sub>1</sub> X <sub>1</sub>
1	X	X	X	

Figure 12 HD14053B Multiplexers/De-Multiplexers




Figure 13 HD6303R MPU Multiplexed Mode




Figure 14 HD6303R MPU Non Multiplexed Mode



2




Figure 15 Latch Connection

Table 3 Mode Selection

Operating Mode	P <sub>20</sub>	P <sub>21</sub>	P <sub>22</sub>
Multiplexed Mode	L	H	L
	L	L	H
Non Multiplexed Mode	H	L	L

L: logic "0"  
H: logic "1"

■ MEMORY MAP

The MPU can provide up to 65k byte address space. Figure 16 shows a memory map for each operating mode. The first 32 locations of each map are for the CPU's internal register only, as shown in Table 4.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00*
Port 2 Data Direction Register**	01
Port 1 Data Register	02*
Port 2 Data Register	03
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	0B
Output Compare Register (Low Byte)	0C
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

\* External address in Non Multiplexed Mode  
\*\* 1 = Output, 0 = Input




Figure 16 HD6303R Memory Maps



■ PROGRAMMABLE TIMER

The HD6303R contains 16-bit programmable timer which may measure input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds

The timer hardware consists of

- an 8-bit control and status register
- a 16-bit free running counter
- a 16-bit output compare register
- a 16-bit input capture register

A block diagram of the timer is shown in Figure 17.




Figure 17 Programmable Timer Block Diagram

● Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.

When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 18.

To write to the counter can disturb serial operations, so it should be inhibited during using the SCI. If external clock mode is used for SCI, this will not disturb serial operations.




Figure 18 Counter Write Timing

● Output Compare Register (\$000B: \$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset.

The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a double byte store instruction (ex. STD) must be used.

● Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter captured when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).


To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.

● Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8-bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur (IRQ2). If the I-bit in Condition Code Register has been cleared, a prior vectored address occurs corresponding to each flag. A description of each bit is as follows.



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output com-

pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

- Bit 1 IEDG (Input Edge):** This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function.  
When IEDG = 0, trigger takes place on a negative edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low"-to-"High" transition).
- Bit 2 ETOI (Enable Timer Overflow Interrupt);** When set, this bit enables TOF interrupt to generate the interrupt request ( $\overline{IRQ}_2$ ). When cleared, the interrupt is inhibited.
- Bit 3 EOCI (Enable Output Compare Interrupt);** When set, this bit enables OCF interrupt to generate the interrupt request ( $\overline{IRQ}_2$ ). When cleared, the interrupt is inhibited.
- Bit 4 EICI (Enable Input Capture Interrupt);** When set, this bit enables ICF interrupt to generate the interrupt request ( $\overline{IRQ}_2$ ). When cleared, the interrupt is inhibited.
- Bit 5 TOF (Timer Over Flow Flag);** This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by a CPU read of the counter (\$0009).
- Bit 6 OCF (Output Compare Flag);** This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by a CPU write to the output compare register (\$000B or \$000C).
- Bit 7 ICF (Input Capture Flag);** The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by a CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

## ■ SERIAL COMMUNICATION INTERFACE

The **HD6303R** contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both of transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

### ● Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MPU is re-enabled (or "waked-up") by the next message.

### ● Programmable Options

The HD6303R has the following programmable features.

- data format; standard mark/space (NRZ)
- clock source, external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- wake-up feature, enabled or disabled
- interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port 2 bit 2
- Port 2 (bits 3, 4), dedicated or not dedicated to serial I/O individually

### ● Serial Communication Hardware


The serial communications hardware is controlled by 4 registers as shown in Figure 19. The registers include:

- an 8-bit control/status register
- a 4-bit rate/mode control register (write-only)
- an 8-bit read-only receive data register
- an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

### ● Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS Register are explained below.



- Bit 0 WU (Wake Up);** Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.
- Bit 1 TE (Transmit Enable);** This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data. If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.
- Bit 2 TIE (Transmit Interrupt Enable);** When this bit is set, TDRE (bit 5) causes an  $\overline{IRQ}_2$  interrupt. When cleared, TDRE interrupt is masked.
- Bit 3 RE (Receive Enable);** When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.
- Bit 4 RIE (Receive Interrupt Enable);** When this bit is set, RDRF (bit 7) or ORFE (bit 6) cause an  $\overline{IRQ}_2$  interrupt. When cleared, this interrupt is masked.

**Bit 5 TDRE (Transmit Data Register Empty);** When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.

**Bit 6 ORFE (Over Run Framing Error);** When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1". Framing Error occurs when the bit counter is not synchronized with the boundary of the byte in the re-

ceiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.

**Bit 7 RDRF (Receive Data Register Full);** This bit is set by hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by RES.




Figure 19 Serial I/O Register




Table 5 SCI Bit Times and Transfer Rates

SS1	SS0	XTAL	2 4576 MHz	4 0 MHz	4 9152MHz
		E	614 4 kHz	1 0 MHz	1 2288MHz
0	0	E - 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Baud
0	1	E - 128	208μs/4,800 Baud	128 μs/7812.5 Baud	104 2μs/ 9,600Baud
1	0	E - 1024	1 67ms/600 Baud	1 024ms/976.6 Baud	833 3μs/ 1,200Baud
1	1	E - 4096	6 67ms/150 Baud	4 096ms/244 1 Baud	3 333ms/ 300Baud





Table 6 SCI Format and Clock Source Control

CC1	CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0	0	—	—	—	—	—
0	1	NRZ	Internal	Not Used***	**	**
1	0	NRZ	Internal	Output*	**	**
1	1	NRZ	External	Input	**	**

- \* Clock output is available regardless of values for bits RE and TE
- \*\* Bit 3 is used for serial input if RE = "1" in TRCS  
Bit 4 is used for serial output if TE = "1" in TRCS
- \*\*\* This pin can be used as I/O port

**• Transfer Rate/Mode Control Register (RMCR)**

The register controls the following serial I/O functions

- Bauds rate
- data format
- clock source
- Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic

Bit 0 SSO }  
Bit 1 SS1 } Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 5 lists the available Baud Rates

Bit 2 CC0 }  
Bit 3 CC1 } Clock Control/Format Select

They control the data format and the clock select logic. Table 6 defines the bit field

**• Internally Generated Clock**

If the user wish to use externally an internal clock of the serial I/O, the following requirements should be noted

- CC1, CC0 must be set to "10"
- The maximum clock rate must be E/16.
- The clock rate is equal to the bit rate
- The values of RE and TE have no effect

**• Externally Generated Clock**

If the user wish to supply an external clock to the Serial I/O, the following requirements should be noted

- The CC1, CC0 must be set to "11" (See Table 6).
- The external clock must be set to 8 times of the desired baud rate
- The maximum external clock frequency is E/2 clock

**• Serial Operations**

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows

- Writing the desired operation control bits of the Rate and Mode Control Register
- Writing the desired operation control bits of the TRCS register

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly

**• Transmit Operation**

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states exists

- (1) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit. If the CPU fails to respond to the flag within the proper time, TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register

**• Receive Operation**


The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set

If the tenth bit is "1", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

**■ RAM CONTROL REGISTER**

The register assigned to the address \$0014 gives a status information about standby RAM



- Bit 0 Not used.
- Bit 1 Not used.
- Bit 2 Not used.



- Bit 3 Not used.
- Bit 4 Not used.
- Bit 5 Not used.
- Bit 6 RAM Enable (RAME).

Using this control bit, the user can disable the RAM RAM Enable bit is set on the positive edge of  $\overline{RES}$  and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

**Bit 7 Standby Power Bit (STBY PWR)**

This bit can be read or written by the user program. It is cleared when the  $V_{CC}$  voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "1", the data of the RAM is retained during stand-by and it is valid.

▪ **GENERAL DESCRIPTION OF INSTRUCTION SET**

The HD6303R has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes

- CPU programming model (See Fig. 20)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 7)
- New instructions
- Index register and stack manipulation instructions (See Table 8)
- Jump and branch instructions (See Table 9)
- Condition code register manipulation instructions (See Table 10)
- Op-code map (See Table 11)
- Cycle-by-cycle operation (See Table 12)

● **CPU Programming Model**

The programming model for the HD6303R is shown in Figure 20. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 20 CPU Programming Model

● **CPU Addressing Modes**

The HD6303R has seven address modes which depend on both of the instruction type and the code. The address mode for

every instruction is shown along with execution time given in terms of machine cycles (Table 7 to 11). When the clock frequency is 4 MHz, the machine cycle will be microseconds.

**Accumulator (ACCX) Addressing**

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

**Immediate Addressing**

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

**Direct Addressing**

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three-byte.

**Extended Addressing**

In this mode, the second byte indicates the upper 8 bit addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

**Indexed Addressing**

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte.

**Implied Addressing**

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

**Relative Addressing**

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.



Table 7 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register								
		IMMED			DIRECT			INDEX			EXTEND				IMPLIED			5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	H	I	N	Z	V	C
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	BB	4	3			A + M → A	↑	•	↑	↑	↑	↑	
	ADDB	C8	2	2	DB	3	2	EB	4	2	FB	4	3			B + M → B	↑	•	↑	↑	↑	↑	
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3			A + B + M + 1 → A + B	↑	•	↑	↑	↑	↑	
Add Accumulators	ABA													1B	1	1	A + B → A	↑	•	↑	↑	↑	
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3			A + M + C → A	↑	•	↑	↑	↑	↑	
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			B + M + C → B	↑	•	↑	↑	↑	↑	
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3			A · M → A	•	•	↑	↑	R	•	
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			B · M → B	•	•	↑	↑	R	•	
Bit Test	BIT A	85	2	2	95	3	2	A5	4	2	B5	4	3			A · M	•	•	↑	↑	R	•	
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3			B · M	•	•	↑	↑	R	•	
Clear	CLR							6F	5	2	7F	5	3			00 → M	•	•	R	S	R	R	
	CLRA													4F	1	1	00 → A	•	•	R	S	R	R
	CLRB													5F	1	1	00 → B	•	•	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3			A - M	•	•	↑	↑	↑	↑	
	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3			B - M	•	•	↑	↑	↑	↑	
Compare Accumulators	CBA													11	1	1	A - B	•	•	↑	↑	↑	↑
Complement, 1's	COM							63	6	2	73	6	3			M → M	•	•	↑	↑	R	S	
	COMA													43	1	1	A → A	•	•	↑	↑	R	S
	COMB													53	1	1	B → B	•	•	↑	↑	R	S
Complement, 2's (Negate)	NEG							60	6	2	70	6	3			00 - M → M	•	•	↑	↑	①	②	
	NEGA													40	1	1	00 - A → A	•	•	↑	↑	①	②
	NEGB													50	1	1	00 - B → B	•	•	↑	↑	①	②
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	↑	↑	↑	③
Decrement	DEC							6A	6	2	7A	6	3			M - 1 → M	•	•	↑	↑	④	•	
	DECA													4A	1	1	A - 1 → A	•	•	↑	↑	④	•
	DECB													5A	1	1	B - 1 → B	•	•	↑	↑	④	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3			A ⊕ M → A	•	•	↑	↑	R	•	
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3			B ⊕ M → B	•	•	↑	↑	R	•	
Increment	INC							6C	6	2	7C	6	3			M + 1 → M	•	•	↑	↑	⑤	•	
	INCA													4C	1	1	A + 1 → A	•	•	↑	↑	⑤	•
	INCB													5C	1	1	B + 1 → B	•	•	↑	↑	⑤	•
Load Accumulator	LDAA	86	2	2	96	3	2	A6	4	2	B6	4	3			M → A	•	•	↑	↑	R	•	
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3			M → B	•	•	↑	↑	R	•	
Load Double Accumulator	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3			M + 1 → B, M → A	•	•	↑	↑	R	•	
Multiply Unsigned	MUL													3D	7	1	A × B → A + B	•	•	•	•	•	⑥
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3			A + M → A	•	•	↑	↑	R	•	
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3			B + M → B	•	•	↑	↑	R	•	
Push Data	PSHA													36	4	1	A → Msp, SP - 1 → SP	•	•	•	•	•	•
	PSHB													37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	•
Pull Data	PULA													32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	•
	PULB													33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	•
Rotate Left	ROL							69	6	2	79	6	3			M	•	•	↑	↑	⑦	↑	
	ROLA													49	1	1	A	•	•	↑	↑	⑦	↑
	ROLB													59	1	1	B	•	•	↑	↑	⑦	↑
Rotate Right	ROR							66	6	2	76	6	3			M	•	•	↑	↑	⑧	↑	
	RORA													46	1	1	A	•	•	↑	↑	⑧	↑
	RORB													56	1	1	B	•	•	↑	↑	⑧	↑

Note) Condition Code Register will be explained in Note of Table 10

(to be continued)



Table 7 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register								
		IMMED		DIRECT		INDEX		EXTEND		IMPLIED		5	4		3	2	1	0					
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #												
Shift Left Arithmetic	ASL					68	6	2	78	6	3					M		•	•	?	?	?	?
	ASLA											48	1	1	A		•	•	?	?	?	?	
	ASLB											58	1	1	B		•	•	?	?	?	?	
Double Shift Left, Arithmetic	ASLD											05	1	1	C		•	•	?	?	?	?	
Shift Right Arithmetic	ASR					67	6	2	77	6	3				M		•	•	?	?	?	?	
	ASRA											47	1	1	A		•	•	?	?	?	?	
	ASRB											57	1	1	B		•	•	?	?	?	?	
Shift Right Logical	LSR					64	6	2	74	6	3				M		•	•	?	?	?	?	
	LSRA											44	1	1	A		•	•	?	?	?	?	
	LSRB											54	1	1	B		•	•	?	?	?	?	
Double Shift Right Logical	LSRD											04	1	1	C		•	•	?	?	?	?	
Store Accumulator	STAA				97	3	2	A7	4	2	B7	4	3		A → M	•	•	?	?	?	?		
	STAB				D7	3	2	E7	4	2	F7	4	3		B → M	•	•	?	?	?	?		
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3		A → M B → M + 1	•	•	?	?	?	?		
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3		A - M → A	•	•	?	?	?	?		
	SUBB	CD	2	2	D0	3	2	E0	4	2	F0	4	3		B - M → B	•	•	?	?	?	?		
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	B3	5	3		A - B - M M + 1 → A - B	•	•	?	?	?	?		
Subtract Accumulators	SBA												10	1	1	A - B → A	•	•	?	?	?	?	
Subtract With Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3		A - M - C → A	•	•	?	?	?	?		
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3		B - M - C → B	•	•	?	?	?	?		
Transfer Accumulators	TAB												16	1	1	A → B	•	•	?	?	?	?	
	TBA												17	1	1	B → A	•	•	?	?	?	?	
Test Zero or Minus	TST					6D	4	2	7D	4	3				M - 00	•	•	?	?	?	?		
	TSTA												4D	1	1	A - 00	•	•	?	?	?	?	
	TSTB												5D	1	1	B - 00	•	•	?	?	?	?	
And Immediate	AIM				71	6	3	61	7	3					M IMM → M	•	•	?	?	?	?		
OR Immediate	OIM				72	6	3	62	7	3					M + IMM → M	•	•	?	?	?	?		
EOR Immediate	EIM				75	6	3	65	7	3					M ⊕ IMM → M	•	•	?	?	?	?		
Test Immediate	TIM				7B	4	3	6B	5	3					M IMM	•	•	?	?	?	?		

Note) Condition Code Register will be explained in Note of Table 10

2



# HD6303R, HD63A03R, HD63B03R

## • New Instructions

In addition to the HD6801 Instruction Set, the HD6303R has the following new instructions:

**AIM**----(M) · (IMM) → (M)

Evaluates the AND of the immediate data and the memory, places the result in the memory.

**OIM**----(M) + (IMM) → (M)

Evaluates the OR of the immediate data and the memory, places the result in the memory.

**EIM**----(M) ⊕ (IMM) → (M)

Evaluates the EOR of the immediate data and the memory, places the result in the memory.

**TIM**----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

**XGDX**--(ACCD) ↔ (IX)

Exchanges the contents of accumulator and the index register.

**SLP**----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.

Table 8 Index Register, Stack Manipulation Instructions

Pointer Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register					
		IMMED		DIRECT		INDEX		EXTEND		IMPLIED			H	I	N	Z	V	C
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #							
Compare Index Reg	CPX	8C	3 3	9C	4 2	AC	5 2	BC	5 3			X - M + 1	•	•	†	†	†	†
Decrement Index Reg	DEX									09	1 1	X - 1 → X	•	•	†	†	†	†
Decrement Stack Ptr	DES									34	1 1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX									08	1 1	X + 1 → X	•	•	†	†	†	†
Increment Stack Ptr	INS									31	1 1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3 3	DE	4 2	EE	5 2	FE	5 3			M → X <sub>H</sub> , (M + 1) → X <sub>L</sub>	•	•	†	†	R	•
Load Stack Ptr	LDS	8E	3 3	9E	4 2	AE	5 2	BE	5 3			M → SP <sub>H</sub> , (M + 1) → SP <sub>L</sub>	•	•	†	†	R	•
Store Index Reg	STX			DF	4 2	EF	5 2	FF	5 3			X <sub>H</sub> → M, X <sub>L</sub> → (M + 1)	•	•	†	†	R	•
Store Stack Ptr	STS			9F	4 2	AF	5 2	BF	5 3			SP <sub>H</sub> → M, SP <sub>L</sub> → (M + 1)	•	•	†	†	R	•
Index Reg → Stack Ptr	TXS									35	1 1	X - 1 → SP	•	•	•	•	•	•
Stack Ptr → Index Reg	TSX									30	1 1	SP + 1 → X	•	•	•	•	•	•
Add	ABX									3A	1 1	B + X → X	•	•	•	•	•	•
Push Data	PSHX									3C	5 1	X <sub>L</sub> → M <sub>sp</sub> , SP - 1 → SP X <sub>H</sub> → M <sub>sp</sub> , SP - 1 → SP	•	•	•	•	•	•
Pull Data	PULX									38	4 1	SP + 1 → SP, M <sub>sp</sub> → X <sub>H</sub> SP + 1 → SP, M <sub>sp</sub> → X <sub>L</sub>	•	•	•	•	•	•
Exchange	XGDX									18	2 1	ACCD ↔ IX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 10.



Table 9 Jump, Branch Instruction

Operations	Mnemonic	Addressing Modes										Branch Test	Condition Code Register									
		RELATIVE		DIRECT		INDEX		EXTEND		IMPLIED			5	4	3	2	1	0				
		OP	#	OP	#	OP	#	OP	#	OP	#								H	I	N	Z
Branch Always	BRA	20	3	2													None	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2													C = 1	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2													$N \oplus V = 0$	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2													$Z + (N \oplus V) = 0$	•	•	•	•	•
Branch If Higher	BHI	22	3	2													C + Z = 0	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2													$Z + (N \oplus V) = 1$	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2													C + Z = 1	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2													$N \oplus V = 1$	•	•	•	•	•
Branch If Minus	BMI	2B	3	2													N = 1	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2													Z = 0	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2													V = 0	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2													V = 1	•	•	•	•	•
Branch If Plus	BPL	2A	3	2													N = 0	•	•	•	•	•
Branch To Subroutine	BSR	BD	5	2														•	•	•	•	•
Jump	JMP							6E	3	2	7E	3	3					•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2	AD	5	2	BD	6	3					•	•	•	•	•
No Operation	NOP													01	1	1	Advances Prog Cntr Only	•	•	•	•	•
Return From Interrupt	RTI													3B	10	1		•	•	•	•	•
Return From Subroutine	RTS													39	5	1		•	•	•	•	•
Software Interrupt	SWI													3F	12	1		•	S	•	•	•
Wait for Interrupt*	WAI													3E	9	1		•	Ⓜ	•	•	•
Sleep	SLP													1A	4	1		•	•	•	•	•

Note) \*WAI puts R/W high, Address Bus goes to FFFF; Data Bus goes to the three state  
Condition Code Register will be explained in Note of Table 10



Table 10 Condition Code Register Manipulation Instructions

Operations	Mnemonic	Addressing Modes			Boolean Operation	Condition Code Register							
		OP	~	#		5	4	3	2	1	0		
						H	I	N	Z	V	C		
Clear Carry	CLC	0C	1	1	0 → C	•	•	•	•	•	•	R	•
Clear Interrupt Mask	CLI	0E	1	1	0 → I	•	R	•	•	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	•	R	•	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	•	S	•
Set Interrupt Mask	SEI	0F	1	1	1 → I	•	S	•	•	•	•	•	•
Set Overflow	SEV	0B	1	1	1 → V	•	•	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A → CCR	⑩						•	•
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•	•	•

- (NOTE 1) Condition Code Register Notes (Bit set if test is true and cleared otherwise)
- ① (Bit V) Test Result = 10000000?
  - ② (Bit C) Test Result ≠ 00000000?
  - ③ (Bit C) Test BCD Character of high-order byte greater than 9? (Not cleared if previously set)
  - ④ (Bit V) Test Operand = 10000000 prior to execution?
  - ⑤ (Bit V) Test Operand = 01111111 prior to execution?
  - ⑥ (Bit V) Test Set equal to N=C=1 after the execution of instructions
  - ⑦ (Bit N) Test Result less than zero? (Bit 15=1)
  - ⑧ (All Bit) Load Condition Code Register from Stack
  - ⑨ (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state
  - ⑩ (All Bit) Set according to the contents of Accumulator A
  - ⑪ (Bit C) Result of Multiplication Bit 7=1 of ACCB?

- (NOTE 2) CLI instruction and interrupt
- If interrupt mask-bit is set (I="1") and interrupt is requested ( $\overline{IRQ}_1$  = "0" or  $\overline{IRQ}_2$  = "0"), and then CLI instruction is executed, the CPU responds as follows
- ① The next instruction of CLI is one-machine cycle instruction. Subsequent two instructions are executed before the interrupt is responded. That is, the next and the next of the next instruction are executed.
  - ② The next instruction of CLI is two-machine cycle (or more) instruction. Only the next instruction is executed and then the CPU jump to the interrupt routine. Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 11 OP-Code Map

OP CODE					ACC A	ACC B	IND	EXT DIR	ACCA or SP				ACCB or X					
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0000	0	SBA	BRA	TSX	NEG				SUB									
0001	1	NOP	CBA	BRN	INS	AIM				CMP								
0010	2	BHI		PULA	OIM				SBC									
0011	3	BLS		PULB	COM				SUBD				ADD					
0100	4	LSRD	BCC		DES	LSR				AND								
0101	5	ASLD	BCS		TXS	EIM				BIT								
0110	6	TAP	TAB	BNE	PSHA	ROR				LDA								
0111	7	TPA	TBA	BEQ	PSHB	ASR				STA				STA				
1000	8	INX	XGDX	BVC	PULX	ASL				EOR								
1001	9	DEX	DAA	BVS	RTS	ROL				ADC								
1010	A	CLV	SLP	BPL	ABX	DEC				ORA								
1011	B	SEV	ABA	BMI	RTI	TIM				ADD								
1100	C	CLC	BGE		PSHX	INC				CPX				LDD				
1101	D	SEC	BLT		MUL	TST				BSR	JSR				STD			
1110	E	CLI	BGT		WAI	JMP				LDS				LDX				
1111	F	SEI	BLE		SWI	CLR				STS				STX				
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

UNDEFINED OP CODE Only for instructions of AIM, OIM, EIM, TIM



● **Instruction Execution Cycles**

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD6303R uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6303R.

Table 12 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/W status in cycle-by-cycle basis during the execution of each instruction.

Table 12 Cycle-by-Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>IMMEDIATE</b>					
ADC ADD	2	1	Op Code Address+1	1	Operand Data
AND BIT		2	Op Code Address+2	1	Next Op Code
CMP EOR					
LDA ORA					
SBC SUB					
ADDD CPX	3	1	Op Code Address+1	1	Operand Data (MSB)
LDD LDS		2	Op Code Address+2	1	Operand Data (LSB)
LDX SUBD		3	Op Code Address+3	1	Next Op Code
<b>DIRECT</b>					
ADC ADD	3	1	Op Code Address+1	1	Address of Operand (LSB)
AND BIT		2	Address of Operand	1	Operand Data
CMP EOR		3	Op Code Address+2	1	Next Op Code
LDA ORA					
SBC SUB					
STA	3	1	Op Code Address+1	1	Destination Address
		2	Destination Address	0	Accumulator Data
		3	Op Code Address+2	1	Next Op Code
ADDD CPX	4	1	Op Code Address+1	1	Address of Operand (LSB)
LDD LDS		2	Address of Operand	1	Operand Data (MSB)
LDX SUBD		3	Address of Operand+1	1	Operand Data (LSB)
		4	Op Code Address+2	1	Next Op Code
STD STS	4	1	Op Code Address+1	1	Destination Address (LSB)
STX		2	Destination Address	0	Register Data (MSB)
		3	Destination Address+1	0	Register Data (LSB)
		4	Op Code Address+2	1	Next Op Code
JSR	5	1	Op Code Address+1	1	Jump Address (LSB)
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer-1	0	Return Address (MSB)
		5	Jump Address	1	First Subroutine Op Code
TIM	4	1	Op Code Address+1	1	Immediate Data
		2	Op Code Address+2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	Op Code Address+3	1	Next Op Code
AIM EIM	6	1	Op Code Address+1	1	Immediate Data
OIM		2	Op Code Address+2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	FFFF	1	Restart Address (LSB)
		5	Address of Operand	0	New Operand Data
		6	Op Code Address+3	1	Next Op Code

- Continued -





Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>INDEXED</b>					
JMP	3	1	Op Code Address + 1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1	First Op Code of Jump Routine
ADC ADD	4	1	Op Code Address + 1	1	Offset
AND BIT		2	FFFF	1	Restart Address (LSB)
CMP EOR		3	IX + Offset	1	Operand Data
LDA ORA SBC SUB		4	Op Code Address + 2	1	Next Op Code
TST	4	1	Op Code Address + 1	1	Offset
STA		2	FFFF	1	Restart Address (LSB)
		3	IX + Offset	0	Accumulator Data
		4	Op Code Address + 2	1	Next Op Code
ADDD	5	1	Op Code Address + 1	1	Offset
CPX LDD		2	FFFF	1	Restart Address (LSB)
LDS LDX		3	IX + Offset	1	Operand Data (MSB)
SUBD		4	IX + Offset + 1	1	Operand Data (LSB)
		5	Op Code Address + 2	1	Next Op Code
STD STS	5	1	Op Code Address + 1	1	Offset
STX		2	FFFF	1	Restart Address (LSB)
		3	IX + Offset	0	Register Data (MSB)
		4	IX + Offset + 1	0	Register Data (LSB)
		5	Op Code Address + 2	1	Next Op Code
JSR	5	1	Op Code Address + 1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	IX + Offset	1	First Subroutine Op Code
ASL ASR	6	1	Op Code Address + 1	1	Offset
COM DEC		2	FFFF	1	Restart Address (LSB)
INC LSR		3	IX + Offset	1	Operand Data
NEG ROL		4	FFFF	1	Restart Address (LSB)
ROR		5	IX + Offset	0	New Operand Data
		6	Op Code Address + 2	1	Next Op Code
TIM	5	1	Op Code Address + 1	1	Immediate Data
		2	Op Code Address + 2	1	Offset
		3	FFFF	1	Restart Address (LSB)
		4	IX + Offset	1	Operand Data
		5	Op Code Address + 3	1	Next Op Code
CLR	5	1	Op Code Address + 1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	IX + Offset	1	Operand Data
		4	IX + Offset	0	00
		5	Op Code Address + 2	1	Next Op Code
AIM EIM	7	1	Op Code Address + 1	1	Immediate Data
OIM		2	Op Code Address + 2	1	Offset
		3	FFFF	1	Restart Address (LSB)
		4	IX + Offset	1	Operand Data
		5	FFFF	1	Restart Address (LSB)
		6	IX + Offset	0	New Operand Data
		7	Op Code Address + 3	1	Next Op Code

- Continued -



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R $\bar{W}$	Data Bus
<b>EXTEND</b>					
JMP	3	1	Op Code Address + 1	1	Jump Address (MSB)
		2	Op Code Address + 2	1	Jump Address (LSB)
		3	Jump Address	1	Next Op Code
ADC ADD TST AND BIT CMP EOR LDA ORA SBC SUB	4	1	Op Code Address + 1	1	Address of Operand (MSB)
		2	Op Code Address + 2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	Op Code Address + 3	1	Next Op Code
STA	4	1	Op Code Address + 1	1	Destination Address (MSB)
		2	Op Code Address + 2	1	Destination Address (LSB)
		3	Destination Address	0	Accumulator Data
		4	Op Code Address + 3	1	Next Op Code
ADDD CPX LDD LDS LDX SUBD	5	1	Op Code Address + 1	1	Address of Operand (MSB)
		2	Op Code Address + 2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data (MSB)
		4	Address of Operand + 1	1	Operand Data (LSB)
		5	Op Code Address + 3	1	Next Op Code
STD STS STX	5	1	Op Code Address + 1	1	Destination Address (MSB)
		2	Op Code Address + 2	1	Destination Address (LSB)
		3	Destination Address	0	Register Data (MSB)
		4	Destination Address + 1	0	Register Data (LSB)
		5	Op Code Address + 3	1	Next Op Code
JSR	6	1	Op Code Address + 1	1	Jump Address (MSB)
		2	Op Code Address + 2	1	Jump Address (LSB)
		3	FFFF	1	Restart Address (LSB)
		4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer - 1	0	Return Address (MSB)
		6	Jump Address	1	First Subroutine Op Code
ASL ASR COM DEC INC LSR NEG ROL ROR	6	1	Op Code Address + 1	1	Address of Operand (MSB)
		2	Op Code Address + 2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	FFFF	1	Restart Address (LSB)
		5	Address of Operand	0	New Operand Data
		6	Op Code Address + 3	1	Next Op Code
CLR	5	1	Op Code Address + 1	1	Address of Operand (MSB)
		2	Op Code Address + 2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	Address of Operand	0	00
		5	Op Code Address + 3	1	Next Op Code

- Continued -

# HD6303R, HD63A03R, HD63B03R

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>IMPLIED</b>					
ABA ABX	1	1	Op Code Address+1	1	Next Op Code
ASL ASLD					
ASR CBA					
CLC CLI					
CLR CLV					
COM DEC					
DES DEX					
INC INS					
INX LSR					
LSRD ROL					
ROR NOP					
SBA SEC					
SEI SEV					
TAB TAP					
TBA TPA					
TST TSX					
TXS					
DAA XGDX	2	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
PULA PULB	3	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer+1	1	Data from Stack
PSHA PSHB	4	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Accumulator Data
		4	Op Code Address+1	1	Next Op Code
PULX	4	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer+1	1	Data from Stack (MSB)
		4	Stack Pointer+2	1	Data from Stack (LSB)
PSHX	5	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Index Register (LSB)
		4	Stack Pointer-1	0	Index Register (MSB)
		5	Op Code Address+1	1	Next Op Code
RTS	5	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer+1	1	Return Address (MSB)
		4	Stack Pointer+2	1	Return Address (LSB)
		5	Return Address	1	First Op Code of Return Routine
MUL	7	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	FFFF	1	Restart Address (LSB)
		4	FFFF	1	Restart Address (LSB)
		5	FFFF	1	Restart Address (LSB)
		6	FFFF	1	Restart Address (LSB)
		7	FFFF	1	Restart Address (LSB)

- Continued -



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>IMPLIED</b>					
WAI	9	1	Op Code Address + 1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	Stack Pointer - 2	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
		7	Stack Pointer - 4	0	Accumulator A
		8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
RTI	10	1	Op Code Address + 1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	Conditional Code Register
		4	Stack Pointer + 2	1	Accumulator B
		5	Stack Pointer + 3	1	Accumulator A
		6	Stack Pointer + 4	1	Index Register (MSB)
		7	Stack Pointer + 5	1	Index Register (LSB)
		8	Stack Pointer + 6	1	Return Address (MSB)
		9	Stack Pointer + 7	1	Return Address (LSB)
		10	Return Address	1	First Op Code of Return Routine
SWI	12	1	Op Code Address + 1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	Stack Pointer - 2	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
		7	Stack Pointer - 4	0	Accumulator A
		8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
		10	Vector Address FFFA	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	First Op Code of SWI Routine
SLP	4	1	Op Code Address + 1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		Sleep	FFFF		High Impedance-Non MPX Mode Address Bus -MPX Mode
		3	FFFF		Restart Address (LSB)
4	Op Code Address + 1		Next Op Code		

- Continued -

2



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>RELATIVE</b>					
BCC BCS	3	1	Op Code Address+1	1	Branch Offset
BEQ BGE		2	FFFF	1	Restart Address (LSB)
BGT BHI		3	Branch Address ·Test="1"	1	First Op Code of Branch Routine
BLE BLS			Op Code Address+1 ·Test="0"		Next Op Code
BLT BMT					
BNE BPL					
BRA BRN					
BVC BVS					
BSR	5	1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer-1	0	Return Address (MSB)
		5	Branch Address	1	First Op Code of Subroutine

■ **LOW POWER CONSUMPTION MODE**

The HD6303R has two low power consumption modes; sleep and standby mode.

● **Sleep Mode**

On execution of SLP instruction, the MPU is brought to the sleep mode. In the sleep mode, the CPU stops its operation, but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt,  $\overline{RES}$ ,  $\overline{STBY}$ . The  $\overline{RES}$  resets the MPU and the  $\overline{STBY}$  brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt, after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the CPU.

This sleep mode is available to reduce an average power consumption in the applications of the HD6303R which may not be always running.

● **Standby Mode**

Bringing  $\overline{STBY}$  "Low", the CPU becomes reset and all clocks of the HD6303R become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6303R.

In the standby mode, if the HD6303R is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, NMI routine stacks the CPU's internal information and the contents of SP in RAM, disables RAME bit of RAM control register, sets the standby bit, and then goes into the standby mode. If the standby bit keeps set on reset start, it means that the power has been kept during stand-by mode and the contents of RAM is normally guaranteed. The system recovery may be possible by returning SP and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 21.




Figure 21 Standby Mode Timing



■ ERROR PROCESSING

When the HD6303R fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

● Op-Code Error

Fetching an undefined op-code, the HD6303R will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

● Address Error

When an instruction is fetched from other than a resident RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error can not be detected.

The address which cause address error are shown in Table 13.

**This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.**

Transitions among the active mode, sleep mode, standby mode and reset are shown in Figure 22.

Figures 23, 24 show a system configuration.

The system flow chart of HD6303R is shown in Figure 25.




Figure 22 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset

Table 13 Address Error

Address Error
\$0000 ~ \$001F




Figure 23 HD6303R MPU Multiplexed Mode




Figure 24 HD6303R MPU Non-Multiplexed Mode







Figure 25 HD6303R System Flow Chart

**PRECAUTION TO THE BOARD DESIGN OF OSCILLATION CIRCUIT**

As shown in Fig. 26, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and  $C_L$  must be put as near the HD6303R as possible.



Do not use this kind of print board design

Figure 26 Precaution to the board design of oscillation circuit




Fig. 27 Example of Oscillation Circuits in Board Design

**PIN CONDITIONS AT SLEEP AND STANDBY STATE**

• **Sleep State**

The conditions of power supply pins, clock pins, input pins and E clock pin are the same as those of operation. Refer to Table 14 for the other pin conditions.

• **Standby State**

Only power supply pins and **STBY** are active. As for the clock pin EXTAL, its input is fixed internally so the MPU is not influenced by the pin conditions. XTAL is in "1" output. All the other pins are in high impedance.

Table 14 Pin Condition in Sleep State

Pin	Mode	Non Multiplexed Mode	Multiplexed Mode
	P <sub>20</sub> ~ P <sub>24</sub>	Function	I/O Port
Condition		Keep the condition just before sleep	←
A <sub>0</sub> /P <sub>10</sub> ~ A <sub>7</sub> /P <sub>17</sub>	Function	Address Bus (A <sub>0</sub> ~ A <sub>7</sub> )	I/O Port
	Condition	Output "1"	Keep the condition just before sleep
A <sub>8</sub> ~ A <sub>15</sub>	Function	Address Bus (A <sub>8</sub> ~ A <sub>15</sub> )	Address Bus (A <sub>8</sub> ~ A <sub>15</sub> )
	Condition	Output "1"	←
D <sub>0</sub> /A <sub>0</sub> ~ D <sub>7</sub> /A <sub>7</sub>	Function	Data Bus (D <sub>0</sub> ~ D <sub>7</sub> )	E: Address Bus (A <sub>0</sub> ~ A <sub>7</sub> ), E: Data Bus
	Condition	High Impedance	E: Output "1", E: High Impedance
R/W	Function	R/W Signal	R/W Signal
	Condition	Output "1"	←
AS		—	Output AS





Table 15 Pin Condition during RESET

Pin \ Mode	Non-Multiplexed Mode	Multiplexed Mode
P <sub>20</sub> ~ P <sub>24</sub>	High Impedance	←
A <sub>0</sub> /P <sub>10</sub> ~ A <sub>7</sub> /P <sub>17</sub>	High Impedance	←
A <sub>8</sub> ~ A <sub>15</sub>	High Impedance	←
D <sub>0</sub> /A <sub>0</sub> ~ D <sub>7</sub> /A <sub>7</sub>	High Impedance	E : "1" Output E : "1" Output (Note) (High Impedance)
R/W	"1" Output	←
AS	E : "1" Output E : High Impedance	←

(Note) In the multiplexed mode, the data bus is set to "1" output state during E = "1" and it causes the conflict with the output of external memory. Following 1 and 2 should be done to avoid the conflict.

- (1) Construct the system that disables the external memory during reset.
- (2) Add 4.7 kΩ pull-down resistance to the AS pin to make AS pin "0" level during E = "1". This operation makes the data bus high impedance state.

### ■ DIFFERENCE BETWEEN HD6303 AND HD6303R

The HD6303R is an upgraded version of the HD6303. The difference between HD6303 and HD6303R is shown in Table 16.

Table 16 Difference between HD6303 and HD6303R

Item	HD6303	HD6303R
Operating Mode	Mode 2: Not defined	Mode 2: Multiplexed Mode (Equivalent to Mode 4)
Electrical Characteristics	The electrical characteristics of 2MHz version (B version) are not specified.	Some characteristics are improved. The 2MHz version is guaranteed.
Timer	Has problem in output compare function. (Can be avoided by software.)	The problem is solved.


### ■ RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD6303R is shown in Table 17.

Note SCI = Serial Communication Interface

Table 17

	Bit distortion tolerance (t-t <sub>0</sub> ) / t <sub>0</sub>	Character distortion tolerance (T-T <sub>0</sub> ) / T <sub>0</sub>
HD6303R	±37.5%	+3.75% -2.5%



### ■ APPLICATION NOTE FOR HIGH SPEED SYSTEM DESIGN USING THE HD6303R

This note describes the solutions of the potential problem caused by noise generation in the system using the HD6303R.

The CMOS ICs and LSIs featured by low power consumption

and high noise immunity are generally considered to be enough with simply designed power source and the GND line.

But this does not apply to the applications configured of high speed system or of high speed parts. Such high speed system may have a chance to work incorrectly because of the noise

by the transient current generated during switching. One of example is a system in which the HD6303R directly accesses high speed memory such as the HM6264. The noise generation owing to the over current (Sometimes it may be several hundreds mA for peak level) during switching may cause data write error.

This noise problem may be observed only at the Expanded Mode (Mode 1, 2, 4, 5 and 6) of the HD6303R

Assuming the HD6303R is used as CPU in a system

**I. Noise Occurrence**

If the HD6303R is connected to high speed RAM, a write error may occur. As shown in Fig. 28, the noise is generated in address bus during write cycle and data is written into an unexpected address from the HD6303R. This phenomenon causes random failures in systems whose data bus load capacitance exceeds the specification value (90 pF max.) and/or the impedance of the GND line is high.




Fig. 28 Noise Occurrence in address bus during write cycle

If the data bus D<sub>0</sub> ~ D<sub>7</sub> changes from "FF" to "00", extremely large transient current flows through the GND line. Then the noise is generated on the LSI's V<sub>SS</sub> pins proportioning to the transient current and to the impedance [Z<sub>g</sub>] of the GND line.




Fig. 29 Noise Source

This noise level, V<sub>n</sub>, appears on all output pins on the LSI including the address bus.

Fig. 30 shows the dependency of the noise voltage on the each parameter.




Fig. 30 Dependency of the noise voltage on each parameter

**II. Noise Protection**

To avoid the noise on the address bus during the system operation mentioned before, there are two solutions as follows.


The one method is to isolate the HD6303R from peripheral devices so that peripherals are not affected by the noise. The other is to reduce noise level to the extent of not affecting peripherals using analog method.



# HD6303R, HD63A03R, HD63B03R

## 1. Noise Isolation

Addresses should be latched at the negative edge of the AS signal or at the positive edge of the E signal. The 74LS373 is often used in this case.



## 2. Noise Reduction

As the noise level depends on each parameter such as  $C_d$ ,  $V_{CC}$ ,  $Z_g$ , the noise level can be reduced to the allowable level by controlling those analog parameters.

### (a) Transient Current Reduction

- (1) Reduce the data bus load capacitance. If large load capacitance is expected, a bus buffer should be inserted.
- (2) Lower the power supply voltage  $V_{CC}$  within specification.
- (3) Increase a time constant at transient state by inserting a resistor ( $100 \sim 200\Omega$ ) to Data Buses in series to keep noise level down.

Table 18 shows the relationship between a series resistor and noise level or a resistor and DC/AC characteristics.




Table 18.

Item	Resistor				
	No	100Ω	200Ω		
Noise Voltage Level		See Fig. 31			
DC Characteristics		$I_{OL}$	1.6 mA	1.6 mA	1.0 mA
AC Characteristics	$f = 1 \text{ MHz}$	No change			
	$f = 1.5 \text{ MHz}$	$t_{ADL}$	190 ns	190 ns	210 ns
		$t_{ACCM}$	395 ns	395 ns	375 ns
	$f = 2 \text{ MHz}$	$t_{ADL}$	160 ns	180 ns	200 ns
		$t_{ASL}$	20 ns	20 ns	0 ns
	$t_{ACCM}$	270 ns	250 ns	230 ns	

Fig. 31 shows an example of the dependency of the noise voltage on the load capacitance of the data bus.\*

\*Note The value of series resistor should be carefully selected because it heavily depends on each parameter of actual application system




Fig. 31

Fig. 32 shows the typical wave form of the noise.




Fig. 32



- (b) Reduction of GND line impedance  
 (1) Widen the GND line width on the PC board.  
 (2) Place the HD6303R close by power source.

- (3) Insert a bypass capacitor between the  $V_{CC}$  line and the GND of the HD6303R. A tantalum capacitor (about  $0.1\mu\text{F}$ ) is effective on the reduction.




Fig. 33 Layout of the HD6303R on the PC board

■ **WARNING CONCERNING POWER START-UP**

$\overline{\text{RES}}$  must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The  $\overline{\text{RES}}$  signal is input to the LSI in synchronism with the internal clock  $\phi$  (shown in Figure 34.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.

■ **WRITE-ONLY REGISTER**

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read a write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particular, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.




Figure 34  $\overline{\text{RES}}$  circuit

■ **NOTICE ON HD6303R**

The HD6303R is the same die as the HD6301V1. The on-chip Mask ROM is disabled by mask option; therefore not all modes of operation are available on the HD6303R. Please note that wherever HD6301V1 is referenced, the information also applies to the HD6303R.

■ **NOTICE ON HD6303R1**

The HD6303R has been upgraded to HD6303R1. Refer to the following figures for differences between the devices. All other characteristics remain the same.

# HD6303R, HD63A03R, HD63B03R

## ■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0

Item	HD6301V	HD63701V0
RAM	<p>RAM Size: 128-byte Address: \$0080-\$00FF</p>	<p>RAM Size: 192-byte Address: \$0040-\$00FF</p>
Operation Mode	Mode 4: Expanded Multiplexed Mode = Mode 2	HD63701V0 does not have Mode 4
Function Timer	<p>After providing supply voltage, output level is undefined (0 or 1) unless the contents of the Output Compare Register matches with those of the Free Running Counter. The Output Level Register is not initialized by reset.</p> <p>Figure 20 Programmable Timer Block Diagram</p>	<p>The Output Level Register is initialized to 0 by reset.</p> <p>Figure 20 Programmable Timer Block Diagram</p>
SCI	<p>HD6301V1, HD6303R, HD63P01M1</p> <p>When framing error occurs, receive data is not transferred from the Receive Shift Register to Receive Data Register (RDR).</p>	<p>HD6303R1</p> <p>Receive data is transferred from Receive Shift Register to RDR even if framing error occurs.</p>

■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

Item	HD6301V		HD63701V0											
Port Reset	<p>The DDR of port is reset synchronously with E clock I/O state is undefined from providing power supply till oscillation start (max 20ms)</p>		<p>The DDR of port is reset asynchronously with E clock. CPU enters into high impedance state (input state) by bringing <math>\overline{RES}</math> Low Reset release and MCU internal reset is performed synchronously with E clock</p>											
	<p>STBY signal is latched synchronously with E clock</p>		<p>STBY signal is latched asynchronously with E clock CPU enters into standby state by bringing STBY low</p>											
Function	<p>HD63P01M1</p> <p>In Expanded Multiplexed Mode (mode 0, 2, 4 or 6), AS becomes high impedance state for a half E clock cycle during reset. Therefore, I/O Port 3 functions as data bus during reset</p>	<p>HD6301V1, HD6303R, HD6303R1</p> <p>During reset, AS functions normally.</p>	<p>During reset, AS functions normally</p>											
	<p>HD6301V1, HD6303R, HD6303R1</p> <p>The SCI receive margin is shown below.</p> <table border="1"> <tr> <td>Bit distortion tolerance <math>(t-t_0)/t_0</math></td> <td><math>\pm 37.5\%</math></td> </tr> <tr> <td>Character distortion tolerance <math>(T-T_0)/T_0</math></td> <td>+3.5% -2.5%</td> </tr> </table>	Bit distortion tolerance $(t-t_0)/t_0$	$\pm 37.5\%$	Character distortion tolerance $(T-T_0)/T_0$	+3.5% -2.5%	<p>HD63P01M1</p> <p>The SCI receive margin is shown below</p> <table border="1"> <tr> <td>Bit distortion tolerance <math>(t-t_0)/t_0</math></td> <td><math>\pm 25\%</math></td> </tr> <tr> <td>Character distortion tolerance <math>(T-T_0)/T_0</math></td> <td><math>\pm 3.75\%</math></td> </tr> </table>	Bit distortion tolerance $(t-t_0)/t_0$	$\pm 25\%$	Character distortion tolerance $(T-T_0)/T_0$	$\pm 3.75\%$	<p>The SCI receive margin is shown below</p> <table border="1"> <tr> <td>Bit distortion tolerance <math>(t-t_0)/t_0</math></td> <td><math>\pm 37.5\%</math></td> </tr> <tr> <td>Character distortion tolerance <math>(T-T_0)/T_0</math></td> <td><math>\pm 3.75\%</math></td> </tr> </table>	Bit distortion tolerance $(t-t_0)/t_0$	$\pm 37.5\%$	Character distortion tolerance $(T-T_0)/T_0$
Bit distortion tolerance $(t-t_0)/t_0$	$\pm 37.5\%$													
Character distortion tolerance $(T-T_0)/T_0$	+3.5% -2.5%													
Bit distortion tolerance $(t-t_0)/t_0$	$\pm 25\%$													
Character distortion tolerance $(T-T_0)/T_0$	$\pm 3.75\%$													
Bit distortion tolerance $(t-t_0)/t_0$	$\pm 37.5\%$													
Character distortion tolerance $(T-T_0)/T_0$	$\pm 3.75\%$													

2


# HD6303R, HD63A03R, HD63B03R

## ■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

Item		HD6301V		HD63701V0										
Function	Supply Voltage	HD6301V1, HD6303R, HD6303R1 $V_{CC} = 5V \pm 10\%$ ( $f = 0.1 \sim 2$ MHz) $V_{CC} = 3 \sim 6V$ ( $f = 0.1 \sim 0.5$ MHz)	HD63P01M1 $V_{CC} = 5V \pm 10\%$ ( $f = 0.1 \sim 1$ MHz)	$V_{CC} = 5V \pm 10\%$ ( $f = 0.1 \sim 2$ MHz)										
	Address/Data Hold Time ( $t_{AH}$ , $t_{HW}$ )	$t_{AH} = 20$ ns min. $t_{HW} = 20$ ns min. $t_{AH}$ and $t_{HW}$ are constant independently of operating frequency.		$t_{AH}$ , $t_{HW} = 60$ ns ( $f = 1$ MHz) = 40 ns ( $f = 1.5$ MHz) = 30 ns ( $f = 2$ MHz) $t_{AH}$ and $t_{HW}$ are proportion to $1/f$ . ( $f =$ operating frequency)										
Specification	Address Delay Time	(1) $t_{AD1}$ and $t_{AD2}$ are constant independently of operating frequency. In HD63B01V (B version of HD6301V), $t_{AD1}$ and $t_{AD2}$ are 160 ns max. at 0.1 MHz through 2 MHz operation. (2) $t_{ADL}$ is related to operating frequency. ( $t_{ADL}$ is in proportion to $1/f$ . $f =$ operating frequency)		$t_{AD1}$ , $t_{AD2}$ and $t_{ADL}$ are related to operating frequency (They are in proportion to $1/f$ . $f =$ operating frequency). Therefore, if HD637B01V operates at lower operating frequency, $t_{AD1}$ , $t_{AD2}$ and $t_{ADL}$ will become 160 ns or more. $t_{AD1}$ , $t_{AD2}$ and $t_{ADL}$ are calculated as follows. $t_{AD}$ ( $f$ MHz) $\approx 250$ ns (1 MHz) $\times 1/f$ (MHz)										
	$I_{in}$ and $C_{in}$ of RES	$I_{in} = 1.0$ $\mu$ A max., $C_{in} = 12.5$ pF max.		$I_{in} = 10$ $\mu$ A max. $C_{in} = 50$ pF max. Since $\overline{RES}$ is multiplexed with $V_{PP}$ , $C_{in}$ and $I_{in}$ are larger than those of HD6301V.										
	Load Capacitance of E	2 - LSTTL + 40pF $I_{OL} = 0.8$ mA, $I_{OH} = -200$ $\mu$ A		1 - TTL + 90pF $I_{OL} = 1.6$ mA, $I_{OH} = -200$ $\mu$ A										
	Load Capacitance of Port 1	1 - TTL + 30pF		1 - TTL + 90pF										
	Spec. of Crystal Oscillator	Spec. $R_s = 60\Omega$ max.		Spec. <table border="1"> <thead> <tr> <th>Clock frequency (MHz)</th> <th>2.5</th> <th>4.0</th> <th>6.0</th> <th>8.0</th> </tr> </thead> <tbody> <tr> <td><math>R_s</math> max. (<math>\Omega</math>)</td> <td>500</td> <td>120</td> <td>80</td> <td>60</td> </tr> </tbody> </table>	Clock frequency (MHz)	2.5	4.0	6.0	8.0	$R_s$ max. ( $\Omega$ )	500	120	80	60
	Clock frequency (MHz)	2.5	4.0	6.0	8.0									
	$R_s$ max. ( $\Omega$ )	500	120	80	60									
Storage Temperature	$T_{stg} = -55 \sim +150^\circ\text{C}$		$T_{stg} = -55 \sim +125^\circ\text{C}$											



■ DIFFERENCES BETWEEN HD6301V1, HD6303R, HD6303R1, HD63P01M1, AND HD63701V0 (Continued)

Item	HD6301V		HD63701V0
Function  GND Noise	HD6301V1, HD6303R	HD6303R1, HD63P01M1	Noise is reduced by 50%.
	 <p data-bbox="349 564 658 737">                         If load capacitance in each data line and GND impedance are large, noise may appear on address bus during MCU write cycle and data won't be written into RAM correctly. The noise is caused by GND impedance which becomes large when large transient current flows into GND at High to Low transition of data line.                     </p>	Noise is reduced by 33%.	
Miscellaneous	Chip design and manufacturing process of the HD6301V differ from those of the HD63701V0. Therefore, actual spec. and margin are different between the HD6301V and the HD63701V0. Please carefully examine your system before applying HD6301V or HD63701V0 to your system.		





# HD6303X, HD63A03X, HD63B03X CMOS MPU (Micro Processing Unit)

The HD6303X is a CMOS 8-bit micro processing unit (MPU) which includes a CPU compatible with the HD6301V1, 192 bytes of RAM, 24 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip


## ■ FEATURES

- Instruction Set Compatible with the HD6301V1
- 192 Bytes of RAM
- 24 Parallel I/O Pins
  - 16 I/O Pins-Port 2, 6
  - 8 Input Pins-Port 5
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer
  - Input Capture Register x 1
  - Free Running Counter x 1
  - Output Compare Register x 2
- 8-Bit Reloadable Timer
  - External Event Counter Square Wave Generation
- Serial Communication Interface
- Memory Ready
- Halt
- Error-Detection (Address Trap, Op-Code Trap)
- Interrupts . . . 3 External, 7 Internal
- Up to 65k Bytes Address Space
- Low Power Dissipation Mode
  - Sleep Mode
  - Standby Mode
- Minimum Instruction Execution Time  $-0.5\mu\text{s}$  ( $f = 2.0 \text{ MHz}$ )
- Wide Range of Operation
  - $V_{CC} = 3 \sim 6\text{V}$  ( $f = 0.1 \sim 0.5 \text{ MHz}$ ).
  - $V_{CC} = 5\text{V} \pm 10\%$ 
    - $f = 0.1 \sim 1.0 \text{ MHz}$ ; HD6303X
    - $f = 0.1 \sim 1.5 \text{ MHz}$ ; HD63A03X
    - $f = 0.1 \sim 2.0 \text{ MHz}$ ; HD63B03X

## ■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles

HD6303XP, HD63A03XP,  
HD63B03XP




(DP-64S)

HD6303XF, HD63A03XF,  
HD63B03XF



(FP-80)

HD6303XCP, HD63A03XCP,  
HD63B03XCP




(CP-68)




■ PIN ARRANGEMENT

● HD6303XP, HD63A03XP, HD63B03XP




(Top View)

● HD6303XF, HD63A03XF, HD63B03XF



(Top View)

● HD6303XCP, HD63A03XCP, HD63B03XCP




(Top View)



# HD6303X, HD63A03X, HD63B03X

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}$	-0.3 ~ $V_{CC}+0.3$	V
Operating Temperature	$T_{opr}$	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}$ ,  $V_{out}$ :  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES, STBY	$V_{IH}$	$V_{CC}-0.5$	-	$V_{CC}+0.3$	V	
	EXTAL		$V_{CC} \times 0.7$	-			
	Other Inputs		2.0	-			
Input "Low" Voltage	All Inputs	$V_{IL}$	-0.3	-	0.8	V	
Input Leakage Current	NMI, RES, STBY, MP <sub>0</sub> , MP <sub>1</sub> , Port 5	$I_{in}$	$V_{in} = 0.5 \sim V_{CC}-0.5V$	-	-	1.0	μA
Three State (off-state) Leakage Current	A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , RD, WR, R/W, Port 2, Port 6	$I_{TSI}$	$V_{in} = 0.5 \sim V_{CC}-0.5V$	-	-	1.0	μA
Output "High" Voltage	All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$	2.4	-	-	V
			$I_{OH} = -10\mu A$	$V_{CC}-0.7$	-	-	V
Output "Low" Voltage	All Outputs	$V_{OL}$	$I_{OL} = 1.6mA$	-	-	0.4	V
Darlington Drive Current	Ports 2, 6	$-I_{OH}$	$V_{out} = 1.5V$	1.0	-	10.0	mA
Input Capacitance	All Inputs	$C_{in}$	$V_{in} = 0V, f = 1MHz, T_a = 25^\circ C$	-	-	12.5	pF
Standby Current	Non Operation	$I_{STB}$		-	3.0	15.0	μA
Current Dissipation*	$I_{SLP}$		Sleeping (f = 1MHz**)	-	1.5	3.0	mA
			Sleeping (f = 1.5MHz**)	-	2.3	4.5	mA
			Sleeping (f = 2MHz**)	-	3.0	6.0	mA
	$I_{CC}$		Operating (f = 1MHz**)	-	7.0	10.0	mA
			Operating (f = 1.5MHz**)	-	10.5	15.0	mA
			Operating (f = 2MHz**)	-	14.0	20.0	mA
RAM Standby Voltage		$V_{RAM}$		2.0	-	-	V

\*  $V_{IH} \text{ min} = V_{CC}-1.0V, V_{IL} \text{ max} = 0.8V$ . All output terminals are at no load

\*\* Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula,

typ. value (f = x MHz) = typ. value (f = 1MHz) x x  
 max. value (f = x MHz) = max. value (f = 1MHz) x x  
 (both the sleeping and operating)



# HD6303X, HD63A03X, HD63B03X

- AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

## BUS TIMING

Item	Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Cycle Time	$t_{cyc}$	Fig. 1	1	—	10	0.666	—	10	0.5	—	10	$\mu s$	
Enable Rise Time	$t_{Er}$		—	—	25	—	—	25	—	—	25	ns	
Enable Fall Time	$t_{Ef}$		—	—	25	—	—	25	—	—	25	ns	
Enable Pulse Width "High" Level*	$PW_{EH}$		450	—	—	300	—	—	220	—	—	ns	
Enable Pulse Width "Low" Level*	$PW_{EL}$		450	—	—	300	—	—	220	—	—	ns	
Address, R/W Delay Time*	$t_{AD}$		—	—	250	—	—	190	—	—	160	ns	
Data Delay Time	Write		$t_{DDW}$	—	—	200	—	—	160	—	—	120	ns
Data Set-up Time	Read		$t_{DSR}$	80	—	—	70	—	—	70	—	—	ns
Address, R/W Hold Time*	$t_{AH}$		80	—	—	50	—	—	35	—	—	ns	
Data Hold Time	Write*		$t_{HW}$	80	—	—	50	—	—	40	—	—	ns
	Read		$t_{HR}$	0	—	—	0	—	—	0	—	—	ns
RD, WR Pulse Width*	$PW_{RW}$		450	—	—	300	—	—	220	—	—	ns	
RD, WR Delay Time	$t_{RWD}$		—	—	40	—	—	40	—	—	40	ns	
RD, WR Hold Time	$t_{HRW}$		—	—	30	—	—	30	—	—	25	ns	
LIR Delay Time	$t_{DLR}$		—	—	200	—	—	160	—	—	120	ns	
LIR Hold Time	$t_{HLR}$		10	—	—	10	—	—	10	—	—	ns	
MR Set-up Time*	$t_{SMR}$		Fig. 2	400	—	—	280	—	—	230	—	—	ns
MR Hold Time*	$t_{HMR}$	—		—	90	—	—	40	—	—	0	ns	
E Clock Pulse Width at MR	$PW_{EMR}$	—		—	9	—	—	9	—	—	9	$\mu s$	
Processor Control Set-up Time	$t_{PCS}$	Fig. 3, 10, 11	200	—	—	200	—	—	200	—	—	ns	
Processor Control Rise Time	$t_{PCr}$	Fig 2, 3	—	—	100	—	—	100	—	—	100	ns	
Processor Control Fall Time	$t_{PCf}$		—	—	100	—	—	100	—	—	100	ns	
BA Delay Time	$t_{BA}$	Fig. 3	—	—	250	—	—	190	—	—	160	ns	
Oscillator Stabilization Time	$t_{RC}$	Fig. 11	20	—	—	20	—	—	20	—	—	ms	
Reset Pulse Width	$PW_{RST}$		3	—	—	3	—	—	3	—	—	$t_{cyc}$	

\* These timings change in approximate proportion to  $t_{cyc}$ . The figures in this characteristics represent those when  $t_{cyc}$  is minimum (= in the highest speed operation)

## PERIPHERAL PORT TIMING

Item	Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Peripheral Data Set-up Time	Ports 2, 5, 6	$t_{PDSU}$	Fig. 5	200	—	—	200	—	—	200	—	—	ns
Peripheral Data Hold Time	Ports 2, 5, 6	$t_{PDH}$	Fig. 5	200	—	—	200	—	—	200	—	—	ns
Delay Time (Enable Negative Transition to Peripheral Data Valid)	Ports 2, 6	$t_{PWD}$	Fig. 6	—	—	300	—	—	300	—	—	300	ns



TIMER, SCI TIMING

Item	Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit
			min	typ	max	min	typ	max	min	typ	max	
Timer 1 Input Pulse Width	tpWT	Fig. 8	2.0	—	—	2.0	—	—	2.0	—	—	t <sub>cyc</sub>
Delay Time (Enable Positive Transition to Timer Output)	t <sub>TOD</sub>	Fig. 7	—	—	400	—	—	400	—	—	400	ns
SCI Input Clock Cycle	Async. Mode	Fig. 8	1.0	—	—	1.0	—	—	1.0	—	—	t <sub>cyc</sub>
	Clock Sync.	Fig. 4, 8	2.0	—	—	2.0	—	—	2.0	—	—	t <sub>cyc</sub>
SCI Transmit Data Delay Time (Clock Sync. Mode)	t <sub>TXD</sub>	Fig. 4	—	—	200	—	—	200	—	—	200	ns
SCI Receive Data Set-up Time (Clock Sync. Mode)	t <sub>SRX</sub>		290	—	—	290	—	—	290	—	—	ns
SCI Receive Data Hold Time (Clock Sync. Mode)	t <sub>HRX</sub>		100	—	—	100	—	—	100	—	—	ns
SCI Input Clock Pulse Width	tpWSCK	Fig. 8	0.4	—	0.6	0.4	—	0.6	0.4	—	0.6	t <sub>Scyc</sub>
Timer 2 Input Clock Cycle	t <sub>cyc</sub>		2.0	—	—	2.0	—	—	2.0	—	—	t <sub>cyc</sub>
Timer 2 Input Clock Pulse Width	tpWTCK		200	—	—	200	—	—	200	—	—	ns
Timer 1-2, SCI Input Clock Rise Time	t <sub>CKr</sub>		—	—	100	—	—	100	—	—	100	ns
Timer 1-2, SCI Input Clock Fall Time	t <sub>CKf</sub>		—	—	100	—	—	100	—	—	100	ns




Figure 1 Bus Timing




Figure 2 Memory Ready and E Clock Timing






Figure 3 HALT and BA Timing




Figure 4 SCI Clocked Synchronous Timing




Figure 5 Port Data Set-up and Hold Times (MPU Read)






Figure 6 Port Data Delay Times (MPU Write)





(a) Timer 1 Output Timing



(b) Timer 2 Output Timing

Figure 7 Timer Output Timing




Figure 8 Timer 1+2, SCI Input Clock Timing




Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

FUNCTIONAL PIN DESCRIPTION

Vcc, Vss

Vcc and Vss provide power to the MPU with 5V±10% supply. In the case of low speed operation (fmax = 500kHz), the MPU can operate with three through six volts. Two Vss pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

AT Cut Parallel Resonant Crystal Oscillator




Figure 12 Crystal Interface

EXTAL pin can be driven by the external clock of 4.5 to 55% duty, and one fourth frequency of the external clock is produced in the LSI. The external clock frequency should be less than four times of the maximum operable frequency. When using the external clock, XTAL pin should be open. Fig. 12 shows an example of the crystal interface. The crystal and C<sub>L1</sub>, C<sub>L2</sub> should be mounted as close as possible to XTAL

and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

STBY

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

Reset (RES)

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of a port are not initialized during reset, so their contents are unknown in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

- (1) Latch the value of the mode program pins; MP<sub>0</sub> and MP<sub>1</sub>.
- (2) Initialize each internal register (Refer to Table 3)
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ<sub>1</sub>, IRQ<sub>2</sub> and IRQ<sub>3</sub>, this bit should be cleared in advance.
- (4) Put the contents (=start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address (Refer to Table 1).

\*The MPU is usable to accept a reset input until the clock

# HD6303X, HD63A03X, HD63B03X

becomes normal oscillation after power on (max. 20ms). During this transient time, the MPU and I/O pins are undefined. Please be aware of this for system designing.

- **Enable (E)**

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

- **Non-Maskable Interrupt ( $\overline{\text{NMI}}$ )**

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the IRQ mentioned below, the instruction being executed at  $\overline{\text{NMI}}$  signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

When starting the acknowledge to the  $\overline{\text{NMI}}$ , the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFF0 to transfer their contents into the program counter and branch to the non-maskable interrupt service routine

(Note) After reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge

should be input to  $\overline{\text{NMI}}$  pin.

- **Interrupt Request ( $\overline{\text{IRQ}}_1, \overline{\text{IRQ}}_2$ )**

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before its request acknowledgement. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins,  $\overline{\text{IRQ}}_1$  and  $\overline{\text{IRQ}}_2$ , also as port pins  $P_{50}$  and  $P_{51}$ , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014 Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal ( $\overline{\text{IRQ}}_3$ )  $\overline{\text{IRQ}}_3$  functions just the same as  $\overline{\text{IRQ}}_1$  or  $\overline{\text{IRQ}}_2$  except for its vector address. Fig. 13 shows the block diagram of the interrupt circuit.

Table 1 Interrupt Vector Memory Map

Priority	Vector		Interrupt
	MSB	LSB	
Highest ↑ ↓ Lowest	FFFE	FFFF	$\overline{\text{RES}}$
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	$\overline{\text{IRQ}}_1$
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
	FFEA	FFEB	$\overline{\text{IRQ}}_2$
	FFF0	FFF1	SIO (RDRF+ORFE+TDRE)




Figure 13 Interrupt Circuit Block Diagram

• **Mode Program (MP<sub>0</sub>, MP<sub>1</sub>)**

To operate MPU, MP<sub>0</sub> pin should be connected to "High" level and MP<sub>1</sub> should be connected to "Low" level (refer to Fig. 15).

• **Read/Write (R/ $\bar{W}$ )**

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

•  **$\bar{RD}$ ,  $\bar{WR}$**

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with  $\bar{RD}$  and  $\bar{WR}$  input pins. These pins can drive one TTL load and 30pF capacitance.

• **Load Instruction Register ( $\bar{LIR}$ )**

This signal shows the instruction opcode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

• **Memory Ready (MR, P<sub>52</sub>)**

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. During this signal is in "High", the system clock operates in normal sequence. But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (see Fig. 2). Up to 9  $\mu$ s can be stretched.

During internal address space access or nonvalid memory

access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. As this signal is used also as P<sub>52</sub>, an enable bit is provided at bit 2 of the RAM/port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

• **Halt ( $\bar{HALT}$ ; P<sub>53</sub>)**

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA (P<sub>54</sub>) "High" and also an address bus, data bus,  $\bar{RD}$ ,  $\bar{WR}$ , R/ $\bar{W}$  high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled.

(Note) 1 Please don't switch the  $\bar{HALT}$  signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.

2 When power is supplied with the condition that  $\bar{HALT}$  is "low", MCU cannot sometimes release the reset condition, even if  $\bar{RESET}$  becomes "High".  $\bar{HALT}$  should be low before  $\bar{RESET}$  rises up.

• **Bus Available (BA)**

This is an output control signal which is normally "Low" but "High" when the CPU accepts  $\bar{HALT}$  and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303X doesn't make BA "High" under the same condition. But if the  $\bar{HALT}$  becomes



# HD6303X, HD63A03X, HD63B03X

"Low" when the CPU is in the interrupt wait state after having executed the WAI, the CPU makes BA "High" and releases the buses. And when the HALT becomes "High", the CPU returns to the interrupt wait state.

## ■ PORT

The HD6303X provides three I/O ports. Table 2 gives the address of ports and the data direction register and Fig. 14 the block diagrams of each port.

Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 2	\$0003	\$0001
Port 5	\$0015	—
Port 6	\$0017	\$0016

## ● Port 2

An 8-bit input/output port. The data direction register (DDR) of port 2 controls the I/O state. It provides two bits;




Figure 14 Port Block Diagram

## ● Port 5

An 8-bit port for input only. The lower four bits are also usable as input pins for interrupt, MR and HALT.

## ● Port 6

An 8-bit I/O port. This port provides an 8-bit DDR corresponding to each bit and can specify input or output by the bit ("0" for input, "1" for output). This port can drive one TTL load and 30pF capacitance. A reset clears the DDR of port 6. In addition, it can produce 1mA current when  $V_{out} = 1.5V$  to drive directly the base of Darlington transistors.

## ■ BUS

### ● $D_0 \sim D_7$

These pins are data bus and can drive one TTL load and 90pF capacitance respectively.


### ● $A_0 \sim A_{15}$

These pins are address bus and can drive one TTL load and 90pF capacitance respectively.


bit 0 decides the I/O direction of  $P_{20}$  and bit 1 the I/O direction of  $P_{21}$  to  $P_{27}$  ("0" for input, "1" for output).

Port 2 is also used as an I/O pin for the timers and the SCI. When used as an I/O pin for the timers and the SCI, port 2 except  $P_{20}$  automatically becomes an input or an output depending on their functions regardless of the data direction register's value.

Port 2 Data Direction Register




A reset clears the DDR of port 2 and configures port 2 as an input port. This port can drive one TTL and 30pF capacitance. In addition, it can produce 1mA current when  $V_{out} = 1.5V$  to drive directly the base of Darlington transistors.



## ■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register



### Bit 0, Bit 1 $\overline{IRQ_1}$ , $\overline{IRQ_2}$ Enable Bit ( $IRQ_{1E}$ , $IRQ_{2E}$ )

When using  $P_{50}$  and  $P_{51}$  as interrupt pins, write "1" in these bits. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits become "0" during reset.

### Bit 2 Memory Ready Enable Bit (MRE)

When using  $P_{52}$  as an input for Memory Ready signal, write "1" in this bit. When "0", the memory ready function is pro-



hibited and P<sub>52</sub> can be used as I/O port. This bit becomes "1" during reset.

**Bit 3 Halt Enable bit (HLTE)**

When using P<sub>53</sub> as an input for Halt signal, write "1" in this bit. When "0", the halt function is prohibited and P<sub>53</sub> can be used as I/O port. This bit becomes "1" during reset.

(Note) When using P<sub>52</sub> and P<sub>53</sub> as the input ports in mode 1 and 2, MRE and HLTE bit should be cleared just after the reset.

Notice that memory ready and halt function is enable till MRE and HLTE bit is cleared

**Bit 4, Bit 5 Not Used.**

**Bit 6 RAM Enable (RAME)**

On-chip RAM can be disabled by this control bit. By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. This bit can be written "1" or "0" by software. When RAM is in disable condition (= logic "0"), on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.

**Bit 7 Standby Power Bit (STBY PWR)**

When V<sub>CC</sub> is not provided in standby mode, this bit is cleared. This is a flag for both read/write by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V<sub>CC</sub> voltage is provided during standby

mode and the on-chip RAM data is valid




Figure 15 Operation Mode

■ **MEMORY MAP**

The MPU can address up to 65k bytes. Fig. 16 gives memory map of HD6303X. 32 internal registers use addresses from "00" as shown in Table 3.

Table 3 Internal Register

Address	Registers	R/W***	Initialize at RESET
00	-	-	-
01	Port 2 Data Direction Register	W	\$FC
02*	-	-	-
03	Port 2	R/W	Undefined
04*	-	-	-
05	-	-	-
06*	-	-	-
07*	-	-	-
08	Timer Control/Status Register 1	R/W	\$00
09	Free Running Counter ("High")	R/W	\$00
0A	Free Running Counter ("Low")	R/W	\$00
0B	Output Compare Register 1 ("High")	R/W	\$FF
0C	Output Compare Register 1 ("Low")	R/W	\$FF
0D	Input Capture Register ("High")	R	\$00
0E	Input Capture Register ("Low")	R	\$00
0F	Timer Control/Status Register 2	R/W	\$10
10	Rate, Mode Control Register	R/W	\$00
11	Tx/Rx Control Status Register	R/W	\$20
12	Receive Data Register	R	\$00
13	Transmit Data Register	W	\$00
14	RAM/Port 5 Control Register	R/W	\$7C or \$FC
15	Port 5	R	-
16	Port 6 Data Direction Register	W	\$00

(continued)



Table 3 Internal Register

Address	Registers	R/W***	Initialize at RESET
17	Port 6	R/W	Undefined
18*	—	—	—
19	Output Compare Register 2 ("High")	R/W	\$FF
1A	Output Compare Register 2 ("Low")	R/W	\$FF
1B	Timer Control/Status Register 3	R/W	\$20
1C	Time Constant Register	W	\$FF
1D	Timer 2 Up Counter	R/W	\$00
1E	—	—	—
1F**	Test Register	—	—

\* External Address  
 \*\* Test Register Do not access to this register.  
 \*\*\* R : Read Only Register  
 W : Write Only Register  
 R/W : Read/Write Register




Figure 16 HD6303X Memory Map

■ **TIMER 1**

The HD6303X provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configured as follows (refer to Fig. 18)

- Control/Status Register 1 (8 bit)
- Control/Status Register 2 (7 bit)
- Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit)
- Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)


● **Free-Running Counter (FRC) (\$0009 : 000A)**

The key timer element is a 16-bit free-running counter driven

and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared by reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only the lower byte data into lower 8 bit, but also the upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX etc.).



In the case of the CPU write (\$5AF3) to the FRC

Figure 17 Counter Write Timing

● **Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)**

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (Tout 1) and bit 5 (Tout 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the OCR or to the upper byte of the FRC. This is to begin the comparison after setting the 16-bit value valid in the register and to inhibit the compare function at this cycle, because the CPU writes the upper byte to the FRC, and at the next cycle the counter is set to \$FFF8.

\* For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX etc.) should be used.

● **Input Capture Register (ICR) (\$000D : 000E)**

The input capture register is a 16-bit read only register which stores the FRC's value when external input signal transition



generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detector, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by the external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset

● **Timer Control/Status Register 1 (TCSR1) (\$0008)**

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF)
- Bit 6 A match has occurred between the FRC and the OCR 1 (OCF1)
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are each bit descriptions.

7	6	5	4	3	2	1	0	
ICF	OCF1	TOF	EICI	EOCI1	ETOI	IEDG	OLVL1	\$0008

- Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1) is set to "1", OLVL1 will appear at bit 1 of port 2

- Bit 1 IEDG Input Edge

This bit determines which edge, rising or falling, of input signal of port 2, bit 0 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand

- IEDG=0, triggered on a falling edge ("High" to "Low")
- IEDG=1, triggered on a rising edge ("Low" to "High")

- Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by TOI interrupt is enabled. When cleared, the interrupt is inhibited

- Bit 3 EOCl1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by OC11 interrupt is enabled. When cleared, the interrupt is inhibited.

- Bit 4 EICI Enable Input Capture Interrupt

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

- Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's upper byte (\$0009) is ready by the CPU after the TCSR1 read

- Bit 6 OCF1 Output Compare Flag 1

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing

to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read.

- Bit 7 ICF Input Capture Flag

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR following the TCSR1 or TCSR2 read.

● **Timer Control/Status Register 2 (TCSR2) (\$000F)**

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

- Bit 5 A match has occurred between the FRC and the OCR2 (OCF2).
- Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6.
- Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions.

7	6	5	4	3	2	1	0	
ICF	OCF1	OCF2	—	EOCl2	OLVL2	OE2	OE1	\$000F

- Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically.

- Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

- Bit 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2) is set to "1", OLVL2 will appear at port 2, bit 5.

- Bit 3 EOCl2 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited.

- Bit 4 Not Used

- Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2 read.

- Bit 6 OCF1 Output Compare Flag 1

- Bit 7 ICF Input Capture Flag

OCF1 and ICF addresses are partially decoded. The CPU read of the TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset. (Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.






Figure 18 Timer 1 Block Diagram

■ **TIMER 2**

In addition to the timer 1, the HD6303X provides an 8-bit reloadable timer, which is capable of counting the external event. This timer 2 contains a timer output, so the MPU can generate three independent waveforms (refer to Fig. 19).

The timer 2 is configured as follows.

- Control/Status Register 3 (7 bit)
- 8-bit Up Counter
- Time Constant Register (8 bit)

● **Timer 2 Up Counter (T2CNT) (\$001D)**

This is an 8-bit up counter which operates with the clock decided by CKS0 and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If a write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

● **Time Constant Register (TCONR) (\$001C)**


The time constant register is an 8-bit write only register. It is always compared with the counter.

When a match has occurred, counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOS0 and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

● **Timer Control/Status Register 3 (TCSR3) (\$001B)**

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.






Figure 19 Timer 2 Block Diagram

- Bit 0 CKS0 Input Clock Select 0
- Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 4 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock

Table 4 Input Clock Select

CKS1	CKS0	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
1	0	E clock/128*
1	1	External clock

\* These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1

- Bit 2 TOS0 Timer Output Select 0
- Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 5 will appear at port 2, bit 6 depending on these two bits. When both TOS0 and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 5 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

\* When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support

- Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is prohibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 4) is input to the up counter

(Note) P<sub>26</sub> outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs

- Bit 5 Not Used
- Bit 6 ECMI Enable Counter Match Interrupt

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by CMI is enabled. When cleared, the interrupt is inhibited.

- Bit 7 CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" by software write (unable to write "1" by software).

Each bit of the TCSR3 is cleared during reset.



## ■ SERIAL COMMUNICATION INTERFACE (SCI)

The HD6303X SCI contains two operation modes; one is an asynchronous mode by the NRZ format and the other is a clocked synchronous mode which transfers data synchronizing with the serial clock.

The SCI consists of the following registers as shown in Fig. 20 Block Diagram.

- Control/Status Register (TRCSR)
- Rate/Mode Control Register (RMCR)
- Receive Data Register (RDR)
- Receive Data Shift Register (RDSR)
- Transmit Data Register (TDR)
- Transmit Data Shift Register (TDSR)

The serial I/O hardware requires an initialization by software for operation. The procedure is usually as follows.

- 1) Write a desirable operation mode into each corresponding control bit of the RMCR.
- 2) Write a desirable operation mode into each corresponding control bit of the TRCSR.

When using bit 3 and 4 of port 2 for serial I/O only, there is no problem even if TE and RE bit are set. But when setting the baud rate and operation mode, TE and RE should be "0". When clearing TE and RE bit and setting them again, more than 1 bit cycle of the current baud rate is necessary. If set in less than 1 bit cycle, there may be a case that the internal transmit/receive initialization fails.

## ● Asynchronous Mode

An asynchronous mode contains the following two data formats:

- 1 Start Bit + 8 Bit Data + 1 Stop Bit
- 1 Start Bit + 9 Bit Data + 1 Stop Bit

In addition, if the 9th bit is set to "1" when making 9 bit data format, the format of

- 1 Start bit + 8 Bit Data + 2 Stop Bit

is also transferred.

Data transmission is enabled by setting TE bit of the TRCSR, then port 2, bit 4 will become a serial output independently of the corresponding DDR.

For data transmit, both the RMCR and TRCSR should be set under the desirable operating conditions. When TE bit is set during this process, 10 bit preamble will be sent in 8-bit data format and 11 bit in 9-bit data format. When the preamble is produced, the internal synchronization will become stable and the transmitter is ready to act.

The conditions at this stage are as follows.

- 1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.

- 2) If the TDR contains data (TDRE=0), data is sent to the transmit data shift register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 8-bit or 9-bit data (starts from bit 0) and a stop bit "1" are transmitted.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit shift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 be a serial input. The operation mode of data receive is decided by the contents of the TRCSR and RMCR. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set

When a framing error occurs, receive data is transferred to the receive data register and the CPU can read error-generating data. This makes it possible to detect a line break.

If the stop bit is "1", data is transferred to the receive data register and an interrupt flag RDRF is set. If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate overrun generation.

When the CPU read the receive data register as a response to RDRF flag or ORFE flag after having read TRCS, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If  $CC1 \cdot CC0 = 10$ , the internal bit rate clock is provided at  $P_{22}$  regardless of the values for TE or RE. Maximum clock rate is  $E/16$ .

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to  $P_{22}$  at sixteen times ( $16 \times$ ) the desired bit rate, but not greater than E.

## ● Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303X SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only  $P_{22}$ , so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 21 gives a synchronous clock and a data format in the clocked synchronous mode.




Figure 20 Serial Communication Interface Block Diagram


Data transmit is realized by setting TE bit in the TRCSR. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected, data transmit is

performed under the TDRE flag "0" from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the transmit data shift register is "empty". More than 9th clock pulse of external are ignored.



- Transmit data is output from a falling edge of a synchronous clock to the next falling edge
- Receive data is latched at the rising edge

Figure 21 Clocked Synchronous Mode Format

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR and the RMCR.

If the external clock input is selected, RE bit should be set when P22 is "High". Then 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared by reading the receive data register, the MPU starts


receiving the next data. So RDRF should be cleared with P22 "High"

When data receive is selected to the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external, synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed and output the synchronous clock to the external by clearing the RDRF bit.

• **Transmit/Receive Control Status Register (TRCSR) (\$0011)**

The TRCSR is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions as follows.

Transmit/Receive Control Status Register



**Bit 0 WU Wake-up**

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length (10 bits for 8-bit data, 11 for 9-bit). The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

**Bit 1 TE Transmit Enable**

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

**Bit 2 TIE Transmit Interrupt Enable**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

**Bit 3 RE Receive Enable**

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

**Bit 4 RIE Receive Interrupt Enable**

When this bit is set, an internal interrupt, IRQ<sub>3</sub> is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

**Bit 5 TDRE Transmit Data Register Empty**

TDRE is set when the TDR is transferred to the transmit data shift register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to "1" during reset.

(Note) TDRE should be cleared in the transmittable state after the TE set.

**Bit 6 ORFE Overrun Framing Error**

ORFE is set by hardware when an overrun or a framing error is generated (during data receive only). An overrun error occurs when new receive data is ready to

be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared when reading the TRCSR, then the RDR, or during reset.

**Bit 7 RDRF Receive Data Register Full**

RDRF is set by hardware when the RDSR is transferred to the RDR. Cleared when reading the TRCSR, then the RDR, or during reset.

(Note) When a few bits are set between bit 5 to bit 7 in the TRCSR, a read of the TRCSR is sufficient for clearing those bits. It is not necessary to read the TRCSR every-time to clear each bit.


● **Transmit Rate/Mode Control Register (RMCR)**

The RMCR controls the following serial I/O:

- Baud Rate
- Data Format
- Clock Source
- Port 2, Bit 2 Function

In addition, if 9-bit data format is set in the asynchronous mode, the 9th bit is put in this register. All bits are readable and writable except bit 7 (read only). This register is set to \$00 during reset.

Transfer Rate/Mode Control Register



- |       |     |   |              |
|-------|-----|---|--------------|
| Bit 0 | SS0 | } | Speed Select |
| Bit 1 | SS1 |   |              |
| Bit 5 | SS2 |   |              |

These bits control the baud rate used for the SCI. Table 6 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 7 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

- |       |     |   |                              |
|-------|-----|---|------------------------------|
| Bit 2 | CC0 | } | Clock Control/Format Select* |
| Bit 3 | CC1 |   |                              |
| Bit 4 | CC2 |   |                              |

These bits control the data format and the clock source (refer to Table 8)

\* CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU sets port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.



Table 6 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

			XTAL	2 4576MHz	4 0MHz	4 9152MHz
SS2	SS1	SS0	E	614 4kHz	1 0MHz	1 2288MHz
0	0	0	E ÷ 16	26 μs / 38400Baud	16 μs / 62500Baud	13 μs / 76800Baud
0	0	1	E - 128	208 μs / 4800Baud	128 μs / 7812 5Baud	104 2 μs / 9600Baud
0	1	0	E - 1024	1 67ms / 600Baud	1 024ms / 976 6Baud	833 3 μs / 1200Baud
0	1	1	E ÷ 4096	6 67ms / 150Baud	4 096ms / 244 1Baud	3 333ms / 300Baud
1	-	-	-	*	*	*

\* When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N

$$\text{Baud Rate} = \frac{f}{32(N+1)} \quad \left( \begin{array}{l} f \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array} \right)$$

(2) Clocked Synchronous Mode \*

			XTAL	4 0MHz	6 0MHz	8 0MHz
SS2	SS1	SS0	E	1 0MHz	1 5MHz	2 0MHz
0	0	0	E ÷ 2	2 μs / bit	1 33 μs / bit	1 μs / bit
0	0	1	E ÷ 16	16 μs / bit	10 7 μs / bit	8 μs / bit
0	1	0	E ÷ 128	128 μs / bit	85 3 μs / bit	64 μs / bit
0	1	1	E ÷ 512	512 μs / bit	341 μs / bit	256 μs / bit
1	-	-	-	**	**	**

\* Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC ~ 1/2 system clock.

\*\* The bit rate is shown as follows with the TCONR as N.

$$\text{Bit Rate } (\mu\text{s/bit}) = \frac{4(N+1)}{f} \quad \left( \begin{array}{l} f: \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array} \right)$$

Table 7 Baud Rate and Time Constant Register Example

Baud Rate (Baud)	XTAL	2 4576MHz	3 6864MHz	4 0MHz	4 9152MHz	8 0MHz
110		21*	32*	35*	43*	70*
150		127	191	207	255	51*
300		63	95	103	127	207
600		31	47	51	63	103
1200		15	23	25	31	51
2400		7	11	12	15	25
4800		3	5	-	7	12
9600		1	2	-	3	-
19200		0	-	-	1	-
38400		-	-	-	0	-

\* E/8 clock is input to the timer 2 up counter and E clock otherwise.



2

# HD6303X, HD63A03X, HD63B03X

Table 8 SCI Format and Clock Source Control

CC2	CC1	CC0	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	When the TRCSR, RE bit is "1", bit 3 is used as a serial input.	
0	0	1	8-bit data	Asynchronous	Internal	Not Used**		
0	1	0	8-bit data	Asynchronous	Internal	Output*		
0	1	1	8-bit data	Asynchronous	External	Input		
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	When the TRCSR, TE bit is "1", bit 4 is used as a serial output.	
1	0	1	9-bit data	Asynchronous	Internal	Not Used**		
1	1	0	9-bit data	Asynchronous	Internal	Output*		
1	1	1	9-bit data	Asynchronous	External	Input		

\* Clock output regardless of the TRCSR, bit RE and TE.

\*\* Not used for the SCI.

**Bit 6 TD8 Transmit Data Bit 8**

When selecting 9-bit data format in the asynchronous mode, this bit is transmitted as the 9th data. In transmitting 9-bit data, write the 9th data into this bit then write data to the receive data register.

**Bit 7 RD8 Receive Data Bit 8**

When selecting 9-bit data format in the asynchronous mode, this bit stores the 9th bit data. In receiving 9-bit data, read this bit then the receive data register.

**PRECAUTION 1**

In the synchronous clocked receive operation with clock-output, there are three cases for clock pulse timing after RDRF clear as shown below.

Please consider above in designing system, since transmitting receiving time is not uniform.

The clock-output of case 1 or case 2 is determined by "1" or "0" of SCI internal operation clock of RDRF clearing cycle. In addition, in the case of low voltage operation ( $V_{CC} < 4.5V$ ), the clock-output of case 1 may transfer to case 3.

**PRECAUTION 2**

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$I1) is "0".

The TDRE set and clear conditions of SCI are shown as follows.


	Set condition	Clear condition
TDRE	<ol style="list-style-type: none"> <li>1. TDR → transmit shift register (asynchronous)</li> <li>2. Transmit shift register is empty. (clock-synchronous)</li> <li>3. <math>\overline{RES} = 0</math></li> </ol>	When writing to TDR after TRCSR read, with TDRE = 1, TDRE is cleared.

If transmit data is written to TDR, and then TE bit is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)



(note) When bit rate is  $E/2$ ,  $t_1 = E$ , and  $t_2 = 2E$ .  $E/128$ ,  $t_1 = 64E$ ,  $t_2 = 128E$ .  
 $E/16$ ,  $t_1 = 8E$ ,  $t_2 = 16E$ .  $E/512$ ,  $t_1 = 256E$ ,  $t_2 = 512E$ .

Precaution 1 Diagram



■ **TIMER, SCI STATUS FLAG**

Table 9 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

As for Timer 1 and Timer 2 status flag, if the set and reset condition occur simultaneously, the set condition is prior to the reset condition. But in case of SCI control status flag, the reset condition has priority. Especially as for OCF1 and

OCF2 of Timer 1, the set signal is generated periodically whenever FRC matches OCR after the set, and which can cause the unclear of the flag. To clear surely, the method is necessary to avoid the occurrence of the set signal between TCSR Read and OCR write. For example, match the OCR value to FRC first, and next read TCSR, and then write OCR at once.

Table 9 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Reset Condition
Timer 1	ICF	FRC → ICR by edge input to P <sub>20</sub> .	1. Read the TCSR1 or TCSR2 then ICRH, when ICF=1 2. $\overline{RES}=0$
	OCF1	OCR1=FRC	1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1=1 2. $\overline{RES}=0$
	OCF2	OCR2=FRC	1. Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2=1 2. $\overline{RES}=0$
	TOF	FRC=\$FFFF+1 cycle	1. Read the TCSR1 then FRCH, when TOF=1 2. $\overline{RES}=0$
Timer 2	CMF	T2CNT=TCONR	1. Write "0" to CMF, when CMF=1 2. $\overline{RES}=0$
SCI	RDRF	Receive Shift Register → RDR	1. Read the TRCSR then RDR, when RDRF=1 2. $\overline{RES}=0$
	ORFE	1. Framing Error (Asynchronous Mode) Stop Bit = 0 2. Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF=1	1. Read the TRCSR then RDR, when ORFE=1 2. $\overline{RES}=0$
	TDRE	1. Asynchronous Mode TDR → Transmit Shift Register 2. Clocked Synchronous Mode Transmit Shift Register is "empty" 3. $\overline{RES}=0$	Read the TRCSR then write to the TDR, when TDRE=1 (Note) TDRE should be reset after the TE set.

(Note) 1. →, transfer  
2. For example, "ICRH" means High byte of ICR

■ **LOW POWER DISSIPATION MODE**

The HD6303X provides two low power dissipation modes, sleep and standby.

● **Sleep Mode**

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MPU returns from this mode by an interrupt,  $\overline{RES}$  or  $\overline{STBY}$ , it goes to the reset state by  $\overline{RES}$  and the standby mode by  $\overline{STBY}$ . When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation

for a system with no need of the HD6303X's consecutive operation.

● **Standby Mode**

The HD6303X stops all the clocks and goes to the reset state with  $\overline{STBY}$  "Low". In this mode, the power dissipation is reduced conspicuously. All pins except for the power supply, the  $\overline{STBY}$  and XTAL are detached from the MPU internally and go to the high impedance state.

In this mode the power is supplied to the HD6303X, so the contents of RAM is retained. The MPU returns from this mode during reset. The followings are typical usage of this mode.

Save the CPU information and SP contents on RAM by  $\overline{NMI}$ . Then disable the RAME bit of the RAM control register and set the  $\overline{STBY}$  PWR bit to go to the standby mode. If the  $\overline{STBY}$  PWR bit is still set at reset start, that indicates the power is supplied to the MPU and RAM contents are retained properly. So system can restore itself by returning their pre-standby informations to the SP and the CPU. Fig. 22 depicts the timing at each pin with this example.








Figure 22 Standby Mode Timing

### TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the system-burst caused by noise or a program error.

### Op Code Error

When fetching an undefined op code, the CPU saves CPU registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

### Address Error

When an instruction fetch is made from internal register (\$0000~\$001F), the MPU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write.

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

### INSTRUCTION SET

The HD6303X provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- CPU Programming Model (refer to Fig. 23)
- Addressing Mode

- Accumulator and Memory Manipulation Instruction (refer to Table 10)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 11)
- Jump and Branch Instruction (refer to Table 12)
- Condition Code Register Manipulation (refer to Table 13)
- Op Code Map (refer to Table 14)

### Programming Model

Fig. 23 depicts the HD6303X programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 23 CPU Programming Model

### CPU Addressing Mode

The HD6303X provides 7 addressing modes. The addressing mode is decided by an instruction type and code. Table 10 through 14 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4 MHz, the machine cycle time

becomes microseconds directly.

**Accumulator (ACCX) Addressing**

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

**Immediate Addressing**

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

**Direct Addressing**

In this addressing mode, the second byte of an instruction shows the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configuring a system. This is a 2-byte instruction, while 3-byte with regard to AIM, OIM, EIM and TIM.

**Extended Addressing**

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3-byte instruction in the memory.

**Indexed Addressing**

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

**Implied Addressing**

An instruction itself specifies the address. That is, the instruction addresses a stack pointer, index register etc. This is a one-byte instruction.

**Relative Addressing**

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

**(Note) CLI, SEI Instructions and Interrupt Operation**

When accepting the IRQ at a preset timing with CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ but (c) accepts it.

.	.	.
.	.	.
.	.	.
CLI	CLI	CLI
SEI	NOP	NOP
.	SEI	SEI
.	.	.
.	.	.
.	.	.
.	.	.
(a)	(b)	(c)

The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.

# HD6303X, HD63A03X, HD63B03X

Table 10 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register					
		IMMED		DIRECT		INDEX		EXTEND		IMPLIED			Register					
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #		5	4	3	2	1	0
Add	ADDA	8B	2 2	9B	3 2	AB	4 2	BB	4 3			A + M → A	↑	•	↑	↑	↑	
	ADDB	CB	2 2	DB	3 2	EB	4 2	FB	4 3			B + M → B	↑	•	↑	↑	↑	
Add Double	ADDD	C3	3 3	D3	4 2	E3	5 2	F3	5 3			A B + M M + 1 → A B	•	•	↑	↑	↑	
Add Accumulators	ABA									1B	1 1	A + B → A	↑	•	↑	↑	↑	
Add With Carry	ADCA	89	2 2	99	3 2	A9	4 2	B9	4 3			A + M + C → A	↑	•	↑	↑	↑	
	ADCB	C9	2 2	D9	3 2	E9	4 2	F9	4 3			B + M + C → B	↑	•	↑	↑	↑	
AND	ANDA	84	2 2	94	3 2	A4	4 2	B4	4 3			A · M → A	•	•	↑	↑	R •	
	ANDB	C4	2 2	D4	3 2	E4	4 2	F4	4 3			B · M → B	•	•	↑	↑	R •	
Bit Test	BIT A	85	2 2	95	3 2	A5	4 2	B5	4 3			A · M	•	•	↑	↑	R •	
	BIT B	C5	2 2	D5	3 2	E5	4 2	F5	4 3			B · M	•	•	↑	↑	R •	
Clear	CLR					6F	5 2	7F	5 3			00 → M	•	•	R	S	R	R
	CLRA									4F	1 1	00 → A	•	•	R	S	R	R
	CLRB									5F	1 1	00 → B	•	•	R	S	R	R
Compare	CMPA	81	2 2	91	3 2	A1	4 2	B1	4 3			A - M	•	•	↑	↑	↑	
	CMPB	C1	2 2	D1	3 2	E1	4 2	F1	4 3			B - M	•	•	↑	↑	↑	
Compare Accumulators	CBA									11	1 1	A - B	•	•	↑	↑	↑	
Complement, 1's	COM					63	6 2	73	6 3			M → M	•	•	↑	↑	R	S
	COMA									43	1 1	A → A	•	•	↑	↑	R	S
	COMB									53	1 1	B → B	•	•	↑	↑	R	S
Complement, 2's (Negate)	NEG					60	6 2	70	6 3			00 - M → M	•	•	↑	↑	0	0
	NEGA									40	1 1	00 - A → A	•	•	↑	↑	0	0
	NEGB									50	1 1	00 - B → B	•	•	↑	↑	0	0
Decimal Adjust, A	DAA									19	2 1	Converts binary add of BCD characters into BCD format	•	•	↑	↑	0	
Decrement	DEC					6A	6 2	7A	6 3			M - 1 → M	•	•	↑	↑	0	•
	DECA									4A	1 1	A - 1 → A	•	•	↑	↑	0	•
	DECB									5A	1 1	B - 1 → B	•	•	↑	↑	0	•
Exclusive OR	EORA	88	2 2	98	3 2	A8	4 2	B8	4 3			A ⊕ M → A	•	•	↑	↑	R •	
	EORB	C8	2 2	D8	3 2	E8	4 2	F8	4 3			B ⊕ M → B	•	•	↑	↑	R •	
Increment	INC					6C	6 2	7C	6 3			M + 1 → M	•	•	↑	↑	0	•
	INCA									4C	1 1	A + 1 → A	•	•	↑	↑	0	•
	INCB									5C	1 1	B + 1 → B	•	•	↑	↑	0	•
Load Accumulator	LDAA	86	2 2	96	3 2	A6	4 2	B6	4 3			M → A	•	•	↑	↑	R •	
	LDAB	C6	2 2	D6	3 2	E6	4 2	F6	4 3			M → B	•	•	↑	↑	R •	
Load Double Accumulator	LDD	CC	3 3	DC	4 2	EC	5 2	FC	5 3			M + 1 → B, M → A	•	•	↑	↑	R •	
Multiply Unsigned	MUL									3D	7 1	A × B → A B	•	•	•	•	0	
OR, Inclusive	ORAA	8A	2 2	9A	3 2	AA	4 2	BA	4 3			A + M → A	•	•	•	•	R •	
	ORAB	CA	2 2	DA	3 2	EA	4 2	FA	4 3			B + M → B	•	•	•	•	R •	
Push Data	PSHA									36	4 1	A → Msp, SP - 1 → SP	•	•	•	•	•	
	PSHB									37	4 1	B → Msp, SP - 1 → SP	•	•	•	•	•	
Pull Data	PULA									32	3 1	SP + 1 → SP, Msp → A	•	•	•	•	•	
	PULB									33	3 1	SP + 1 → SP, Msp → B	•	•	•	•	•	
Rotate Left	ROL					69	6 2	79	6 3			M	•	•	↑	↑	0	↑
	ROLA									49	1 1	A	•	•	↑	↑	0	↑
	ROLB									59	1 1	B	•	•	↑	↑	0	↑
Rotate Right	ROR					66	6 2	76	6 3			M	•	•	↑	↑	0	↑
	RORA									46	1 1	A	•	•	↑	↑	0	↑
	RORB									56	1 1	B	•	•	↑	↑	0	↑

(Note) Condition Code Register will be explained in Note of Table 13

(continued)



Table 10 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register									
		IMMED		DIRECT		INDEX		EXTEND		IMPLIED			H	I	N	Z	V	C				
		OP	#	OP	#	OP	#	OP	#	OP	#											
Shift Left Arithmetic	ASL					68	6	2	78	6	3			M		•	•	↑	↑	Ⓢ	↑	
	ASLA										48	1	1	A		•	•	↑	↑	Ⓢ	↑	
	ASLB											58	1	1	B		•	•	↑	↑	Ⓢ	↑
Double Shift Left, Arithmetic	ASLD										05	1	1		•	•	↑	↑	Ⓢ	↑		
Shift Right Arithmetic	ASR					67	6	2	77	6	3			M		•	•	↑	↑	Ⓢ	↑	
	ASRA										47	1	1	A		•	•	↑	↑	Ⓢ	↑	
	ASRB										57	1	1	B		•	•	↑	↑	Ⓢ	↑	
Shift Right Logical	LSR					64	6	2	74	6	3			M		•	•	R	↑	Ⓢ	↑	
	LSRA										44	1	1	A		•	•	R	↑	Ⓢ	↑	
	LSRB										54	1	1	B		•	•	R	↑	Ⓢ	↑	
Double Shift Right Logical	LSRD										04	1	1		•	•	R	↑	Ⓢ	↑		
Store Accumulator	STAA			97	3	2	A7	4	2	B7	4	3		A → M	•	•	↑	↑	R	•		
	STAB			D7	3	2	E7	4	2	F7	4	3		B → M	•	•	↑	↑	R	•		
Store Double Accumulator	STD			DD	4	2	ED	5	2	FD	5	3		A → M B → M + 1	•	•	↑	↑	R	•		
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3		A - M → A	•	•	↑	↑	↑	↑	
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3		B - M → B	•	•	↑	↑	↑	↑	
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	B3	5	3		A - B - M M + 1 → A - B	•	•	↑	↑	↑	↑	
Subtract Accumulators	SBA											10	1	1		A - B → A	•	•	↑	↑	↑	↑
Subtract With Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3		A - M - C → A	•	•	↑	↑	↑	↑	
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3		B - M - C → B	•	•	↑	↑	↑	↑	
Transfer Accumulators	TAB											16	1	1		A → B	•	•	↑	↑	R	•
	TBA											17	1	1		B → A	•	•	↑	↑	R	•
Test Zero or Minus	TST					6D	4	2	7D	4	3			M - 00		•	•	↑	↑	R	R	
	TSTA										4D	1	1		A - 00	•	•	↑	↑	R	R	
	TSTB										5D	1	1		B - 00	•	•	↑	↑	R	R	
And Immediate	AIM			71	6	3	61	7	3						M IMM - M	•	•	↑	↑	R	•	
OR Immediate	OIM			72	6	3	62	7	3						M + IMM - M	•	•	↑	↑	R	•	
EOR Immediate	EIM			75	6	3	65	7	3						M + IMM - M	•	•	↑	↑	R	•	
Test Immediate	TIM			7B	4	3	6B	5	3						M IMM	•	•	↑	↑	R	•	

(Note) Condition Code Register will be explained in Note of Table 13



# HD6303X, HD63A03X, HD63B03X

## • Additional Instruction

In addition to the HD6801 instruction set, the HD6303X prepares the following new instructions.

AIM . . . . . (M)·(IMM) → (M)

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

OIM . . . . . (M) + (IMM) → (M)

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

EIM . . . . . (M) ⊕ (IMM) → (M)

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

TIM . . . . . (M) · (IMM)

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These are 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

XGDX . . . . . (ACCD) ↔ (IX)

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DISPATION MODE" for more details of the sleep mode.

Table 11 Index Register, Stack Manipulation Instructions

Pointer Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register										
		IMMED		DIRECT		INDEX		EXTEND		IMPLIED			5	4	3	2	1	0					
		OP	#	OP	#	OP	#	OP	#	OP	#		H	I	N	Z	V	C					
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	BC	5	3			X - M M + 1	•	•	:	:	:	:	
Decrement Index Reg	DEX													09	1	1	X - 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES													34	1	1	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													08	1	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pntr	INS													31	1	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3			M → X <sub>H</sub> , (M + 1) → X <sub>L</sub>	•	•	Ⓣ	1	R	•	
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3			M → SP <sub>H</sub> , (M + 1) → SP <sub>L</sub>	•	•	Ⓣ	1	R	•	
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3			X <sub>H</sub> → M, X <sub>L</sub> → (M + 1)	•	•	Ⓣ	1	R	•	
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3			SP <sub>H</sub> → M, SP <sub>L</sub> → (M + 1)	•	•	Ⓣ	1	R	•	
Index Reg → Stack Pntr	TXS													35	1	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX													30	1	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX													3A	1	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX													3C	5	1	X <sub>L</sub> → M <sub>sp</sub> , SP - 1 → SP X <sub>H</sub> → M <sub>sp</sub> , SP - 1 → SP	•	•	•	•	•	•
Pull Data	PULX													38	4	1	SP + 1 → SP, M <sub>sp</sub> → X <sub>H</sub> SP + 1 → SP, M <sub>sp</sub> → X <sub>L</sub>	•	•	•	•	•	•
Exchange	XGDX													18	2	1	ACCD ← IX	•	•	•	•	•	•

(Note) Condition Code Register will be explained in Note of Table 13



Table 12 Jump, Branch Instructions

Operations	Mnemonic	Addressing Modes										Branch Test	Condition Code Register											
		RELATIVE		DIRECT		INDEX		EXTEND		IMPLIED			5	4	3	2	1	0						
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #								H	I	N	Z	V	C
Branch Always	BRA	20	3 2															•	•	•	•	•	•	
Branch Never	BRN	21	3 2															•	•	•	•	•	•	
Branch If Carry Clear	BCC	24	3 2															C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3 2															C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3 2															Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3 2															$N \oplus V = 0$	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3 2															$Z + (N \oplus V) = 0$	•	•	•	•	•	•
Branch If Higher	BH <sup>1</sup>	22	3 2															C + Z = 0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3 2															$Z + (N \oplus V) = 1$	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3 2															C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3 2															$N \oplus V = 1$	•	•	•	•	•	•
Branch If Minus	BMI	2B	3 2															N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3 2															Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3 2															V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3 2															V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3 2															N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5 2																•	•	•	•	•	•
Jump	JMP					6E	3 2	7E	3 3										•	•	•	•	•	•
Jump To Subroutine	JSR			9D	5 2	AD	5 2	BD	6 3										•	•	•	•	•	•
No Operation	NOP									01	1 1	1						Advances Prog Cntr Only	•	•	•	•	•	•
Return From Interrupt	RTI									3B	10 1								•	•	•	•	•	•
Return From Subroutine	RTS									39	5 1								•	•	•	•	•	•
Software Interrupt	SWI									3F	12 1								•	•	•	•	•	•
Wait for Interrupt*	WAI									3E	9 1								•	•	•	•	•	•
Sleep	SLP									1A	4 1								•	•	•	•	•	•

(Note) \* WAI puts R/W high, Address Bus goes to FFFF, Data Bus goes to the three state Condition Code Register will be explained in Note of Table 13



Table 13 Condition Code Register Manipulation Instructions

Operations	Mnemonic	Addressing Modes			Boolean Operation	Condition Code Register					
		IMPLIED				5	4	3	2	1	0
		OP	~	#		H	I	N	Z	V	C
Clear Carry	CLC	0C	1	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 → I	•	R	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	1	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	0B	1	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A → CCR	⑩					
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•

**LEGEND**

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles
- M<sub>SP</sub> Contents of memory location pointed to by Stack Pointer
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- + Boolean Inclusive OR
- ⊕ Boolean Exclusive OR
- M Complement of M
- Transfer into
- 0 Bit = Zero
- 00 Byte = Zero

**CONDITION CODE SYMBOLS**

- H Half-carry from bit 3 to bit 4
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from/to bit 7
- R Reset Always
- S Set Always
- ↓ Set if true after test or clear
- Not Affected

(Note) Condition Code Register Notes (Bit set if test is true and cleared otherwise)

- 1) (Bit V) Test Result = 10000000?
- 2) (Bit C) Test Result ≠ 00000000?
- 3) (Bit C) Test BCD Character of high-order byte greater than 10? (Not cleared if previously set)
- 4) (Bit V) Test Operand = 10000000 prior to execution?
- 5) (Bit V) Test Operand = 01111111 prior to execution?
- 6) (Bit V) Test Set equal to N⊕ C = 1 after the execution of instructions
- 7) (Bit N) Test Result less than zero? (Bit 15=1)
- 8) (All Bit) Load Condition Code Register from Stack
- 9) (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state
- 10) (All Bit) Set according to the contents of Accumulator A
- 11) (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 14 OP-Code Map

OP CODE					ACC				EXT				ACCA or SP				ACCB or X			
	HI	0000	0001	0010	0011	A	B	IND	DIR*	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT			
0000	0	SBA	BRA	TSX	NEG				SUB											
0001	1	NOP	CBA	BRN	INS					AIM				CMP						
0010	2	/		BHI	PULA	/				OIM				SBC						
0011	3	/		BLS	PULB	COM				SUBD				ADDD						
0100	4	LSRD	/		BCC	DES	LSR								AND					
0101	5	ASLD	/		BCS	TXS	/				EIM				BIT					
0110	6	TAP	TAB	BNE	PSHA	ROR								LDA						
0111	7	TPA	TBA	BEQ	PSHB	ASR				STA				STA						
1000	8	INX	XGDX	BVC	PULX	ASL								EOR						
1001	9	DEX	DAA	BVS	RTS	ROL								ADC						
1010	A	CLV	SLP	BPL	ABX	DEC								ORA						
1011	B	SEV	ABA	BMI	RTI	/				TIM				ADD						
1100	C	CLC	/		BGE	PSHX	INC				CPX				LDD					
1101	D	SEC	/		BLT	MUL	TST				BSR				JSR					
1110	E	CLI	/		BGT	WAI	/				JMP				LDS					
1111	F	SEI	/		BLE	SWI	CLR				/				STS					
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F			

UNDEFINED OP CODE \* Only each instructions of AIM, OIM, EIM, TIM



**■ CPU OPERATION**  
**● CPU Instruction Flow**

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with RES cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions change this operation, while NMI,  $\overline{IRQ}_1$ ,  $\overline{IRQ}_2$ ,  $\overline{IRQ}_3$ ,  $\overline{HALT}$  and  $\overline{STBY}$  control it. Fig. 24 gives the CPU mode transition and Fig. 25 the CPU system flow chart. Table 15 shows CPU operating states and port states.

**● Operation at Each Instruction Cycle**

Table 16 shows the operation at each instruction cycle. By the pipeline control of the HD6303X, MULT, PUL, DAA and XGD<sub>X</sub> instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one ----- op code fetch to the next instruction op code.

Table 15 CPU Operation State and Port State

Port	Reset	STBY***	HALT	Sleep
A <sub>0</sub> ~ A <sub>7</sub>	H	T	T	H
Port 2	T	T	Keep	Keep
D <sub>0</sub> ~ D <sub>7</sub>	T	T	T	T
A <sub>8</sub> ~ A <sub>15</sub>	H	T	T	H
Port 5	T	T	T	T
Port 6	T	T	Keep	Keep
Control Signal	*	T	**	*

H : High, L , Low, T , High Impedance  
 \*  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{R/W}$ ,  $\overline{LIR}$  = H, BA = L  
 \*\*  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{R/W}$  = T,  $\overline{LIR}$ , BA = H  
 \*\*\* E pin goes to high impedance state





Figure 24 CPU Operation Mode Transition





(Note) 1 The program sequence will come to the  $\overline{RES}$  start from any place of the flow during RES. When STBY=0, the sequence will go into the standby mode regardless of the CPU condition.

2 Refer to "FUNCTIONAL PIN DESCRIPTION" for more details of interrupts

Figure 25 HD6303X System Flow Chart



Table 16 Cycle-by-Cycle Operation

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus
<b>IMMEDIATE</b>									
ADC	ADD	2	1	Op Code Address + 1	1	0	1	1	Operand Data
AND	BIT		2	Op Code Address + 2	1	0	1	0	Next Op Code
CMP	EOR								
LDA	ORA	3	1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
SBC	SUB		2	Op Code Address + 2	1	0	1	1	Operand Data (LSB)
ADDD	CPX		3	Op Code Address + 3	1	0	1	0	Next Op Code
LDD	LDS	3	1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
LDX	SUBD		2	Op Code Address + 2	1	0	1	1	Operand Data (LSB)
			3	Op Code Address + 3	1	0	1	0	Next Op Code
<b>DIRECT</b>									
ADC	ADD	3	1	Op Code Address + 1	1	0	1	1	Address of Operand (LSB)
AND	BIT		2	Address of Operand	1	0	1	1	Operand Data
CMP	EOR		3	Op Code Address + 2	1	0	1	0	Next Op Code
LDA	ORA	3	1	Op Code Address + 1	1	0	1	1	Destination Address
SBC	SUB		2	Destination Address	0	1	0	1	Accumulator Data
STA			3	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD	CPX	4	1	Op Code Address + 1	1	0	1	1	Address of Operand (LSB)
LDD	LDS		2	Address of Operand	1	0	1	1	Operand Data (MSB)
LDX	SUBD		3	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
		4	Op Code Address + 2	1	0	1	0	Next Op Code	
STD	ST $\overline{S}$	4	1	Op Code Address + 1	1	0	1	1	Destination Address (LSB)
STX			2	Destination Address	0	1	0	1	Register Data (MSB)
			3	Destination Address + 1	0	1	0	1	Register Data (LSB)
		4	Op Code Address + 2	1	0	1	0	Next Op Code	
JSR		5	1	Op Code Address + 1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)	
		5	Jump Address	1	0	1	0	First Subroutine Op Code	
TIM		4	1	Op Code Address + 1	1	0	1	1	Immediate Data
			2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
			3	Address of Operand	1	0	1	1	Operand Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code	
AIM	EIM	6	1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM			2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
			3	Address of Operand	1	0	1	1	Operand Data
		4	FFFF	1	1	1	1	Restart Address (LSB)	
		5	Address of Operand	0	1	0	1	New Operand Data	
		6	Op Code Address + 3	1	0	1	0	Next Op Code	

(Continued)



# HD6303X, HD63A03X, HD63B03X

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>INDEXED</b>									
JMP		3	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC ADD AND BIT CMP EOR LDA ORA SBC SUB		4	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	1	0	1	1	Operand Data
			4	Op Code Address + 2	1	0	1	0	Next Op Code
STA		4	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	0	1	0	1	Accumulator Data
			4	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD CPX LDD LDS LDX SUBD		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	1	0	1	1	Operand Data (MSB)
			4	IX + Offset + 1	1	0	1	1	Operand Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
STD STS STX		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	0	1	0	1	Register Data (MSB)
			4	IX + Offset + 1	0	1	0	1	Register Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
JSR		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	IX + Offset	1	0	1	0	First Subroutine Op Code
ASL ASR COM DEC INC LSR NEG ROL ROR		6	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	1	0	1	1	Operand Data
			4	FFFF	1	1	1	1	Restart Address (LSB)
			5	IX + Offset	0	1	0	1	New Operand Data
			6	Op Code Address + 2	1	0	1	0	Next Op Code
TIM		5	1	Op Code Address + 1	1	0	1	1	Immediate Data
			2	Op Code Address + 2	1	0	1	1	Offset
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX + Offset	1	0	1	1	Operand Data
			5	Op Code Address + 3	1	0	1	0	Next Op Code
CLR		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	1	0	1	1	Operand Data
			4	IX + Offset	0	1	0	1	00
			5	Op Code Address + 2	1	0	1	0	Next Op Code
AIM EIM OIM		7	1	Op Code Address + 1	1	0	1	1	Immediate Data
			2	Op Code Address + 2	1	0	1	1	Offset
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX + Offset	1	0	1	1	Operand Data
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	IX + Offset	0	1	0	1	New Operand Data
			7	Op Code Address + 3	1	0	1	0	Next Op Code

(Continued)



# HD6303X, HD63A03X, HD63B03X

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>EXTEND</b>								
JMP	3	1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
		3	Jump Address	1	0	1	0	Next Op Code
ADC ADD TST AND BIT CMP EOR LDA ORA SBC SUB	4	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	Op Code Address+3	1	0	1	0	Next Op Code
STA	4	1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address+3	1	0	1	0	Next Op Code
ADDD CPX LDD LDS LDX SUBD	5	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data (MSB)
		4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
STD STS STX	5	1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		3	Destination Address	0	1	0	1	Register Data (MSB)
		4	Destination Address + 1	0	1	0	1	Register Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
JSR	6	1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR COM DEC INC LSR NEG ROL ROR	6	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	FFFF	1	1	1	1	Restart Address (LSB)
		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address+3	1	0	1	0	Next Op Code
CLR	5	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	Address of Operand	0	1	0	1	00
		5	Op Code Address+3	1	0	1	0	Next Op Code

(Continued)

# HD6303X, HD63A03X, HD63B03X

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus
<b>IMPLIED</b>									
ABA	ABX		1	Op Code Address + 1	1	0	1	0	Next Op Code
ASL	ASLD								
ASR	CBA								
CLC	CLI								
CLR	CLV								
COM	DEC								
DES	DEX								
INC	INS	1							
INX	LSR								
LSRD	R0L								
ROR	NOP								
SBA	SEC								
SEI	SEV								
TAB	TAP								
TBA	TPA								
TST	TSX								
TXS									
DAA	XGDX	2	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
PULA	PULB		1	Op Code Address + 1	1	0	1	0	Next Op Code
		3	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Data from Stack
PSHA	PSHB		1	Op Code Address + 1	1	0	1	1	Next Op Code
		4	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Accumulator Data
			4	Op Code Address + 1	1	0	1	0	Next Op Code
PULX			1	Op Code Address + 1	1	0	1	0	Next Op Code
		4	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Data from Stack (MSB)
			4	Stack Pointer + 2	1	0	1	1	Data from Stack (LSB)
PSHX			1	Op Code Address + 1	1	0	1	1	Next Op Code
		5	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Index Register (LSB)
			4	Stack Pointer - 1	0	1	0	1	Index Register (MSB)
			5	Op Code Address + 1	1	0	1	0	Next Op Code
RTS			1	Op Code Address + 1	1	0	1	1	Next Op Code
		5	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Return Address (MSB)
			4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)
			5	Return Address	1	0	1	0	First Op Code of Return Routine
MUL			1	Op Code Address + 1	1	0	1	0	Next Op Code
		7	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	FFFF	1	1	1	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	FFFF	1	1	1	1	Restart Address (LSB)
			7	FFFF	1	1	1	1	Restart Address (LSB)

(Continued)



# HD6303X, HD63A03X, HD63B03X

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>IMPLIED</b>								
WAI	9	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
RTI	10	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	0	1	1	Conditional Code Register
		4	Stack Pointer + 2	1	0	1	1	Accumulator B
		5	Stack Pointer + 3	1	0	1	1	Accumulator A
		6	Stack Pointer + 4	1	0	1	1	Index Register (MSB)
		7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)
		8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)
		9	Stack Pointer + 7	1	0	1	1	Return Address (LSB)
		10	Return Address	1	0	1	0	First Op Code of Return Routine
SWI	12	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
		10	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	0	1	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP	4	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	Op Code Address + 1	1	0	1	0	Next Op Code

<b>RELATIVE</b>									
BCC	BCS	3	1	Op Code Address + 1	1	0	1	1	Branch Offset
BEQ	BGE		2	FFFF	1	1	1	1	Restart Address (LSB)
BGT	BHI		3	Branch Address Test = 1   Op Code Address + 1 Test = 0	1	0	1	0	First Op Code of Branch Routine Next Op Code
BLE	BLS								
BLT	BMT								
BNE	BPL								
BRA	BRN								
BVC	BVS								
BSR	5	1	Op Code Address + 1	1	0	1	1	Offset	
		2	FFFF	1	1	1	1	Restart Address (LSB)	
		3	Stack Pointer	0	1	0	1	Return Address (LSB)	
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)	
		5	Branch Address	1	0	1	0	First Op Code of Subroutine	


2



# HD6303X, HD63A03X, HD63B03X

## ■ WARNING CONCERNING THE BOARD DESIGN OF OSCILLATION CIRCUIT

When designing a board, note that crosstalk may disturb the normal oscillation if signal lines are placed near the oscillation circuit as shown in Figure 26. Place the crystal and  $C_L$  as close to the HD6303X as possible.



Do not use this kind of printed-circuit board design.

Figure 26 Warning concerning board design of oscillation circuit





Figure 27 Example of Oscillation Circuits in Board Design

## ■ RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD6303X is shown in Table 17.

Note: SCI = Serial Communication Interface

	Bit distortion tolerance (t-to) / to	Character distortion tolerance (T-To) / To
HD6303X	±43.7%	±4.37%



## ■ WARNING CONCERNING WAI INSTRUCTION

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction, and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 28.




Figure 28 MAC function during WAI




Figure 29 Program to wait for interrupt

■ **WRITE-ONLY REGISTER**

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particular, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

■ **WARNING CONCERNING POWER START-UP**

$\overline{\text{RES}}$  must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The  $\overline{\text{RES}}$  signal is input to the LSI in synchronism with the internal clock  $\phi$  (shown in Figure 30.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 30  $\overline{\text{RES}}$  circuit



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y CMOS MPU (Micro Processing Unit)

The HD6303Y is a CMOS 8-bit single-chip microprocessing unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 256 bytes of RAM, 24 parallel I/O pins, Serial Communication Interface (SCI) and two timers

## ■ FEATURES

- Instruction Set Compatible with the HD6301V1
- 256 Bytes of RAM
- 24 Parallel I/O Pins
- Parallel Handshake Interface (Port 6)
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer
  - Input Capture Register × 1
  - Free Running Counter × 1
  - Output Compare Register × 2
- 8-Bit Reloadable Timer
  - External Event Counter
  - Square Wave Generation
- Serial Communication Interface (SCI)
  - Asynchronous Mode (8 Transmit Formats, Hardware Parity)
  - Clocked Synchronous Mode
- Memory Ready
  - 3 Kinds of Memory Ready
- Halt
- Error Detection (Address Error, Op-code Error)
- Interrupt — External 3, Internal 7
- Maximum 65k Bytes Address Space
- Low Power Dissipation Mode
  - Sleep Mode
  - Standby Mode (Hardware Standby, Software Standby)
- Minimum Instruction Execution Time —  $0.5\mu s$  ( $f = 2\text{MHz}$ )
- Wide Range of Operation


$$V_{CC} = 3 \text{ to } 5.5\text{V} \quad (f = 0.1 \text{ to } 0.5\text{MHz})$$

$$V_{CC} = 5\text{V} \pm 10\% \left\{ \begin{array}{l} f = 0.1 \text{ to } 1.0\text{MHz} : \text{HD6303Y} \\ f = 0.1 \text{ to } 1.5\text{MHz} : \text{HD63A03Y} \\ f = 0.1 \text{ to } 2.0\text{MHz} : \text{HD63B03Y} \\ f = 0.1 \text{ to } 3.0\text{MHz} : \text{HD63C03Y} \end{array} \right.$$

## ■ PROGRAM DEVELOPMENT SUPPORT TOOLS


- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles

HD6303YP, HD63A03YP,  
HD63B03YP, HD63C03YP



(DP-64S)

HD6303YF, HD63A03YF,  
HD63B03YF, HD63C03YF




(FP-64)

HD6303YH, HD63A03YH,  
HD63B03YH, HD63C03YH



(FP-64A)

HD6303YCP, HD63A03YCP,  
HD63B03YCP, HD63C03YCP




(CP-68)



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y


## PIN ARRANGEMENT

- HD6303YP, HD63A03YP, HD63B03YP, HD63C03YP




(Top View)

- HD6303YF, HD63A03YF, HD63B03YF, HD63C03YF




(Top View)

- HD6303YCP, HD63A03YCP, HD63B03YCP, HD63C03YCP



(Top View)


- HD6303YH, HD63A03YH, HD63B03YH, HD63C03YH



(Top View)

# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	$-0.3 \sim +7.0$	V
Input Voltage	$V_{in}$	$-0.3 \sim V_{CC} + 0.3$	V
Operating Temperature	$T_{opr}$	$-20 \sim +75$	°C
Storage Temperature	$T_{stg}$	$-55 \sim +150$	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}, V_{out}, V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

## ■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20^\circ C \sim +75^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES, STBY		$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V	
	EXTAL		$V_{CC} \times 0.7$	—			
	Other Inputs		2.0	—			
Input "Low" Voltage	All Inputs	$V_{IL}$	-0.3	—	0.8***	V	
Input Leakage Current	NMI, RES, STBY, MP <sub>0</sub> , MP <sub>1</sub>	$ I_{in} $	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	—	—	1.0	μA
Three State Leakage Current	A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , RD, WR, R/W, Ports 2, 5, 6	$ I_{TSI} $	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	—	—	1.0	μA
Output "High" Voltage	All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$	2.4	—	—	V
			$I_{OH} = -10\mu A$	$V_{CC} - 0.7$	—	—	V
Output "Low" Voltage	All Outputs	$V_{OL}$	$I_{OL} = 1.6mA$	—	—	0.4	V
Darlington Drive Current	Ports 2, 6	$-I_{OH}$	$V_{out} = 1.5V$	1.0	—	10.0	mA
Input Capacitance	All Inputs	$C_{in}$	$V_{in} = 0V, f = 1MHz, T_a = 25^\circ C$	—	—	12.5	pF
Standby Current	Non Operation	$I_{STB}$		—	3.0	15.0	μA
Current Dissipation*	$I_{SLP}$	Sleeping (f=1MHz**)	—	1.5	3.0	mA	
		Sleeping (f=1.5MHz**)	—	2.3	4.5	mA	
		Sleeping (f=2MHz**)**	—	3.0	6.0	mA	
		Sleeping (f=3 MHz)	—	4.5	9.0	mA	
	$I_{CC}$	Operating (f=1MHz**)	—	7.0	10.0	mA	
		Operating (f=1.5MHz**)	—	10.5	15.0	mA	
		Operating (f=2MHz**)**	—	14.0	20.0	mA	
		Operating (f=3 MHz)	—	21.0	30.0	mA	
RAM Standby Voltage	$V_{RAM}$		2.0	—	—	V	

\*  $V_{in, min} = V_{CC} - 1.0V, V_{IL, max} = 0.8V$  (All output terminals are at no load)

\*\* Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ or max values about Current Dissipations at X MHz operation are decided according to the following formula

typ. value (f = X MHz) = typ. value (f = 1MHz) × X  
 max. value (f = X MHz) = max. value (f = 1MHz) × X

(both the sleeping and operating)

\*\*\* SCLK 0.6V (-20°C~0°C)

2

# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

● AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20 \sim +75^\circ C$ , unless otherwise noted.)

## BUS TIMING

Item	Symbol	Test Condition	HD6301Y0			HD63A01Y0			HD63B01Y0			HD63C01Y0			Unit
			min.	typ	max	min	typ	max	min	typ	max	min	typ	max	
Cycle Time	$t_{cyc}$	Fig 1	1	—	10	0.666	—	10	0.5	—	10	0.333	—	10	$\mu s$
Enable Rise Time	$t_{Er}$		—	—	25	—	—	25	—	—	25	—	—	20	ns
Enable Fall Time	$t_{Ef}$		—	—	25	—	—	25	—	—	25	—	—	20	ns
Enable Pulse Width "High" Level*	$PW_{EH}$		450	—	—	300	—	—	220	—	—	140	—	—	ns
Enable Pulse Width "Low" Level*	$PW_{EL}$		450	—	—	300	—	—	220	—	—	140	—	—	ns
Address, R/W Delay Time*	$t_{AD}$		—	—	250	—	—	190	—	—	160	—	—	120	ns
Data Delay Time	Write $t_{PDW}$		—	—	200	—	—	160	—	—	120	—	—	100	ns
Data Set-up Time	Read $t_{DSR}$		80	—	—	70	—	—	60	—	—	50	—	—	ns
Address, R/W Hold Time*	$t_{AH1}$		80	—	—	50	—	—	40	—	—	20	—	—	ns
Data Hold Time	Write* $t_{HW1}$		80	—	—	50	—	—	40	—	—	20	—	—	ns
$\overline{RD}$ , $\overline{WR}$ Address Hold Time*	$t_{AH2}$		70	—	—	50	—	—	40	—	—	20	—	—	ns
$\overline{RD}$ , $\overline{WR}$ Data Hold Time*	$t_{HW2}$		70	—	—	50	—	—	40	—	—	20	—	—	ns
Data Hold Time	Read $t_{HR}$		0	—	—	0	—	—	0	—	—	0	—	—	ns
$\overline{RD}$ , $\overline{WR}$ Pulse Width*	$PW_{RW}$		450	—	—	300	—	—	220	—	—	140	—	—	ns
$\overline{RD}$ , $\overline{WR}$ Delay Time	$t_{PWD}$		—	—	40	—	—	40	—	—	40	—	—	40	ns
$\overline{RD}$ , $\overline{WR}$ Hold Time	$t_{HRW}$		—	—	20	—	—	20	—	—	20	—	—	20	ns
$\overline{LIR}$ Delay Time	$t_{DLR}$		—	—	200	—	—	160	—	—	120	—	—	80	ns
$\overline{LIR}$ Hold Time	$t_{HLR}$		10	—	—	10	—	—	10	—	—	5	—	—	ns
Peripheral Read Access Time	$t_{ACC}$		—	—	—	—	—	—	—	—	—	180	—	—	ns
MR Set-up Time*	$t_{SLR}$		Fig 2	400	—	—	280	—	—	230	—	—	170	—	—
MR Hold Time*	$t_{HMR}$	—		—	100	—	—	70	—	—	50	—	—	25	ns
E Clock Pulse Width at MR	$PW_{EMR}$	—		—	9	—	—	9	—	—	9	—	—	9	$\mu s$
Processor Control Set-up Time	$t_{PCS}$	Fig 3, 13, 14	200	—	—	200	—	—	200	—	—	100	—	—	ns
Processor Control Rise Time	$t_{PCr}$	Fig. 2, 3	—	—	100	—	—	100	—	—	100	—	—	50	ns
Processor Control Fall Time	$t_{PCf}$		—	—	100	—	—	100	—	—	100	—	—	50	ns
BA Delay Time	$t_{BA}$	Fig. 3	—	—	250	—	—	190	—	—	160	—	—	120	ns
Oscillator Stabilization Time	$t_{RC}$	Fig. 14	20	—	—	20	—	—	20	—	—	20	—	—	ms
Reset Pulse Width	$PW_{RST}$		3	—	—	3	—	—	3	—	—	3	—	—	$t_{cyc}$

\*These timings change in approximate proportion to  $t_{cyc}$ . The figures in this characteristics represent those when  $t_{cyc}$  is minimum (= in the highest speed operation)

## Peripheral Port Timing

Item	Symbol	Test condition	HD6303Y			HD63A03Y			HD63B03Y			HD63C03Y			Unit
			min	typ	max	min	typ	max	min	typ	max	min	typ	max	
Peripheral Data Set Up Time	Port 2,5,6 $t_{PDSU}$	Fig. 5	200	—	—	200	—	—	200	—	—	200	—	—	ns
Peripheral Data Hold Time	Port 2,5,6 $t_{PDH}$		200	—	—	200	—	—	200	—	—	200	—	—	ns
Delay Time (From Enable Fall Edge to Peripheral Output)	Port 2,5,6 $t_{PWD}$	Fig. 6	—	—	300	—	—	300	—	—	300	—	—	300	ns
Input Strobe Pulse Width	$t_{PWIS}$	Fig.10	200	—	—	200	—	—	200	—	—	200	—	—	ns
Input Data Hold Time	Port 6 $t_{IH}$		150	—	—	150	—	—	150	—	—	150	—	—	ns
Input Data Set-Up Time	Port 6 $t_{IS}$		100	—	—	100	—	—	100	—	—	100	—	—	ns
Output Strobe Delay Time	$t_{DSD1}$ $t_{DSD2}$	Fig.11	—	—	200	—	—	200	—	—	200	—	—	200	ns



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

## TIMER, SCI TIMING

Item	Symbol	Test Condition	HD6303Y			HD63A03Y			HD63B03Y			HD63C03Y			Unit
			min	typ	max	min	typ	max	min	typ	max	min	typ	max	
Timer 1 Input Pulse Width	t <sub>PWT</sub>	Fig 9	20	—	—	20	—	—	20	—	—	20	—	—	t <sub>cyc</sub>
Delay Time (Enable Positive Transition to Timer Output)	t <sub>TOD</sub>	Fig 7, 8	—	—	400	—	—	400	—	—	400	—	—	400	ns
SCI Input Clock Cycle	Async Mode	Fig 9	10	—	—	10	—	—	10	—	—	10	—	—	t <sub>cyc</sub>
	Clock Sync	Fig 4	20	—	—	20	—	—	20	—	—	20	—	—	t <sub>cyc</sub>
SCI Transmit Data Delay Time (Clock Sync Mode)	t <sub>TXD</sub>		—	—	220	—	—	220	—	—	220	—	—	220	ns
SCI Receive Data Set-up Time (Clock Sync Mode)	t <sub>SRX</sub>	Fig 4	260	—	—	260	—	—	260	—	—	260	—	—	ns
SCI Receive Data Hold Time (Clock Sync Mode)	t <sub>HDX</sub>		100	—	—	100	—	—	100	—	—	100	—	—	ns
SCI Input Clock Pulse Width	t <sub>PWSCK</sub>	Fig 9	0.4	—	0.6	0.4	—	0.6	0.4	—	0.6	0.4	—	0.6	t <sub>Scyc</sub>
Timer 2 Input Clock Cycle	t <sub>cyc</sub>		20	—	—	20	—	—	20	—	—	20	—	—	t <sub>cyc</sub>
Timer 2 Input Clock Pulse Width	t <sub>PWTCK</sub>		200	—	—	200	—	—	200	—	—	200	—	—	ns
Timer 1-2, SCI Input Clock Rise Time	t <sub>CKr</sub>		—	—	100	—	—	100	—	—	100	—	—	50	ns
Timer 1-2, SCI Input Clock Fall Time	t <sub>CKf</sub>		—	—	100	—	—	100	—	—	100	—	—	50	ns






Figure 1 Bus Timing




Figure 2 Memory Ready and E Clock Timing






Figure 3  $\overline{\text{HALT}}$  and BA Timing




Figure 4 SCI Clocked Synchronous Timing




Figure 5 Port Data Set-up and Hold Times (MPU Read)




Figure 6 Port Data Delay Times (MPU Write)






Figure 7 Timer 1 Output Timing




Figure 8 Timer 2 Output Timing




Figure 9 Timer 1-2, SCI Input Clock Timing




Figure 10 Port 6 Input Latch Timing




Figure 11 Output Strobe Timing




Figure 12 Bus Timing Test Loads (TTL Load)




Figure 13 Interrupt Sequence




Figure 14 Reset Timing

FUNCTIONAL PIN DESCRIPTION

V<sub>CC</sub>, V<sub>SS</sub>

V<sub>CC</sub> and V<sub>SS</sub> provide power to the MPU with 5V±10% supply. In the case of low speed operation (f<sub>max</sub>=500kHz), the MPU can operate with 3 to 5.5 volts. Two V<sub>SS</sub> pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

EXTAL pin can be driven by the external clock with 45% to 55% duty. The system clock which is one fourth frequency of the external clock is generated in the LSI. The external clock frequency should be less than four times of the maximum operating frequency. When using the external clock, XTAL pin should be open. Fig. 15 shows examples of connection circuit. The crystal and C<sub>L1</sub>, C<sub>L2</sub> should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.




Figure 15 Connection Circuit

STBY

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

Reset (RES)

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of ports are not initialized during reset, so their contents are undefined in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

- (1) Latch the value of the mode program pins; MP<sub>0</sub> and MP<sub>1</sub>.
- (2) Initialize each internal register (Refer to Table 4).
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ<sub>1</sub>, IRQ<sub>2</sub> and IRQ<sub>3</sub>, this bit should be cleared in advance.
- (4) Put the contents (=start address) of the last two addresses (\$FFF<sub>E</sub>, \$FFF<sub>F</sub>) into the program counter and start the program from this address. (Refer to Table 1).

Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As

2

well as the  $\overline{IRQ}$  mentioned below, the instruction being executed at  $\overline{NMI}$  signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

In response to an  $\overline{NMI}$  interrupt, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine.

(Note) At reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge be input to  $\overline{NMI}$  pin.

● **Interrupt Request ( $\overline{IRQ}_1$ ,  $\overline{IRQ}_2$ )**

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete

the current instruction before the acceptance of the request. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins ( $\overline{IRQ}_1$  and  $\overline{IRQ}_2$ ) also as port pins  $P_{50}$  and  $P_{51}$ , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal ( $\overline{IRQ}_3$ ).  $\overline{IRQ}_3$  functions just the same as  $\overline{IRQ}_1$  or  $\overline{IRQ}_2$  except for its vector address. Fig. 16 shows the block diagram of the interrupt circuit.




Figure 16 Interrupt Circuit Block Diagram

Table 1 Interrupt Vector Memory Map

Priority	Vector		Interrupt
	MSB	LSB	
Highest ↑             ↓ Lowest	FFFE	FFFF	RES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	TRQ <sub>1</sub> , ISF (port 6 Input Strobe)
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
	FFEA	FFEB	TRQ <sub>2</sub>
	FFFO	FFF1	SIO (RDRF+ORFE+TDRE+PER)

- **Mode Program (MP<sub>0</sub>, MP<sub>1</sub>)**  
Set MP<sub>0</sub> "High" and MP<sub>1</sub> "Low"

- **Read/Write (R/W)**  
This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

- **RD, WR**  
These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

- **Load Instruction Register (LIR)**  
This signal shows the instruction opcode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

- **Memory Ready (MR; P<sub>52</sub>)**  
This is the input control signal which stretches the system clock's "High" period to access low-speed memories. HD6303Y can select three kinds of low-speed memory access method by RAM/Port 5 Control Register's MRE bit and AMRE bit. In the case that CPU accesses low-speed memories by the external MR signal (MRE="1", AMRE="0"), the system clock operates in normal sequence when this signal is in "High".

But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (See Fig. 2). Up to 9μs can be stretched.

During internal address space access or nonvalid memory access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memo-

ries. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

- **Halt (HALT; P<sub>63</sub>)**  
This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA "High" and also an address bus, data bus, RD, WR, R/W high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled. When halted during the sleep state, the CPU keeps the sleep state, while BA is "High" and releases the buses. Then the CPU returns to the previous sleep state when the HALT signal becomes "High".  
(Note) Please don't switch the HALT signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.

- **Bus Available (BA)**  
This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303Y doesn't make BA "High" under the same condition.

- **PORT**  
The HD6303Y provides three 8-bit I/O ports. Each port provides Data Direction Register (DDR) which controls the I/O state by the bit.


Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 2	\$0003	\$0001
Port 5	\$0015	\$0020
Port 6	\$0017	\$0016

- **Port 2**  
An 8-bit I/O port. Port 2 DDR (P2DDR) controls the I/O state. This port provides DDR corresponding to each bit and can define input or output by the bit ("0" for input, "1" for output).  
As Port 2 DDR is cleared during reset, it will be an input port. Port 2 is also used as an I/O pin for timer 1, Timer 2 and the SCI. Pins for Timers and the SCI set or reset each DDR depending on their functions and become I/O pins. When port 2 functions as an I/O port after used as I/O pins of the timers or the SCI, the I/O direction of the pins remain as it is used as the I/O pin of timer and SCI.  
Port 2 can drive one TTL load and 30pF capacitance. This port can produce 1mA when V<sub>out</sub>=1.5V to drive directly the base of Darlingtion transistor.

- **P<sub>20</sub> (Tin)**  
P<sub>20</sub> is also used as an external input pin for the input-capture. This pin is an I/O port which is an input or output as defined by the Data Direction Register (P<sub>20</sub>DDR) ("0" for an input and "1" for an output) Then either a signal to or from P<sub>20</sub> ("to" for an output port, "from" for an input port) is always input to the Timer 1 input capture.






**P<sub>21</sub> (Tout 1), P<sub>24</sub> (Tx), P<sub>25</sub> (Tout 2), P<sub>26</sub> (Tout 3)**

These four pins can also be used as output pins for Timer 1, Timer 2 and a transmit output of the SCI. Timer 1, and the SCI

have a register which enables output. By setting these registers, they automatically will be output pins of timer or the SCI.




# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

## P<sub>22</sub> (SCLK)

P<sub>22</sub> is also used as a clock I/O pin for the SCI. It is selected as a clock input or output pin by the operating mode of the SCI. It is used


as an I/O port when the SCI has no clock input or output (as an output port if P<sub>22</sub> DDR=1, as an input port if P<sub>22</sub> DDR=0).



## P<sub>23</sub> (Rx), P<sub>27</sub> (TCLK)

P<sub>23</sub> and P<sub>27</sub> are also used as received data input pins for the SCI and external clock input pins for Timer 2. The SCI and Timer 2 have registers which enable input. If the registers are set, the DDR (P<sub>23</sub> DDR, P<sub>27</sub> DDR) are cleared and P<sub>23</sub> and P<sub>27</sub> will be input pins for Rx and TCLK

Since the SCI will be a clocked synchronous mode by an external clock-input during reset, the DDR of P<sub>22</sub> is cleared automatically and P<sub>22</sub> is an input port. Set the SCI to a mode where P<sub>22</sub> is not used (CC0 or CC1 of the RMC Register is '0' or '1' respectively) and write '1' to the P<sub>22</sub> DDR to make P<sub>22</sub> an output port



MSB							LSB		
P <sub>27</sub>	P <sub>26</sub>	P <sub>25</sub>	P <sub>24</sub>	P <sub>23</sub>	P <sub>22</sub>	P <sub>21</sub>	P <sub>20</sub>	PORT2 DDR (\$0001)	
DDR	DDR	DDR	DDR	DDR	DDR	DDR	DDR	(Write only, \$00 during reset)	
P <sub>27</sub>	P <sub>26</sub>	P <sub>25</sub>	P <sub>24</sub>	P <sub>23</sub>	P <sub>22</sub>	P <sub>21</sub>	P <sub>20</sub>	PORT2 (\$0003)	
								(R/W, not initialized during reset)	



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

## • Port 5

An 8-bit I/O port. The DDR of port 5 controls I/O state. Each bit of port 5 has a DDR which defines I/O state ("0" for input and "1" for output).

During reset, the DDR of port 5 is cleared and port 5 becomes an input port.


Port 5 is also usable as  $\overline{IRQ}_1$ ,  $\overline{IRQ}_2$ ,  $\overline{HALT}$ , MR and the strobed signal of port 6 for handshake ( $\overline{IS}$ ,  $\overline{OS}$ ). It is set to input or output automatically if it is used as these control signal pins (except  $P_{54}$ ,  $\overline{IS}$ ). Since the DDR of port 5, as is port 2, is set or reset by the control signal, I/O directions of the I/O ports are retained after the control signal is disabled. Port 5 can drive one TTL load and 90pF capacitance.

## $P_{50}$ ( $\overline{IRQ}_1$ ), $P_{51}$ ( $\overline{IRQ}_2$ )

$P_{50}$  and  $P_{51}$  are also usable as interrupt pins. The RAM/port 5 control registers of  $\overline{IRQ}_1$  and  $\overline{IRQ}_2$  have enable bits (IQ1E, IQ2E). When these bits are set to "1",  $P_{50}$  and  $P_{51}$  will automatically be interrupt input pins.

## $P_{52}$ (MR), $P_{53}$ ( $\overline{HALT}$ )

$P_{52}$  and  $P_{53}$  are also usable as MR and  $\overline{HALT}$  inputs. MR and  $\overline{HALT}$  have enable bits (MRE, HLTE) in the RAM/Port 5 Control Register as  $\overline{IRQ}_1$  and  $\overline{IRQ}_2$ . Since MRE is cleared during reset,  $P_{52}$  is usable as an I/O port, and HLTE is set during reset, the DDR of  $P_{53}$  will be automatically reset to be a  $\overline{HALT}$  input pin. HLTE of the RAM/Port 5 Control Register has to be cleared to use  $P_{53}$  as an I/O port.




\* Initializing value during reset;  
 IRQ1E = "0", IRQ2E = "0", MRE = "0", HLTE = "1"

## $P_{54}$ ( $\overline{IS}$ )

$P_{54}$  is also usable as the input strobe ( $\overline{IS}$ ) for port 6 handshake interface. This pin, as is  $P_{20}$ , is always an I/O port. If  $P_{54}$  is used as an

output port (set the DDR of  $P_{54}$  to "1"), an output signal from  $P_{54}$  will be the input to  $\overline{IS}$ .




# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y


## P<sub>55</sub> ( $\overline{OS}$ )

P<sub>55</sub> is also usable as the output strobe ( $\overline{OS}$ ) for port 6 handshake interface. It will be an I/O port during reset, and an  $\overline{OS}$  output pin

by setting the  $\overline{OS}$  enable register (OSE) of the port 6 Control Status Register (P6CSR).



P<sub>56</sub>, P<sub>57</sub>  
P<sub>56</sub> and P<sub>57</sub> are I/O ports.



MSB							LSB	
P <sub>57</sub>	P <sub>56</sub>	P <sub>55</sub>	P <sub>54</sub>	P <sub>53</sub>	P <sub>52</sub>	P <sub>51</sub>	P <sub>50</sub>	PORT5 DDR (\$0020) (Write only, \$00 during reset)
DDR	DDR	DDR	DDR	DDR	DDR	DDR	DDR	
P <sub>57</sub>	P <sub>56</sub>	P <sub>55</sub>	P <sub>54</sub>	P <sub>53</sub>	P <sub>52</sub>	P <sub>51</sub>	P <sub>50</sub>	PORT5 (\$0015) (R/W, not initialized during reset)

2






# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

## ● Port 6

8-bit I/O port. Port 6 DDR controls I/O state. Each bit of port 6 has a DDR and designates input or output ("0" for input, "1" for output). During reset, Port 6 DDR is cleared and port 6 becomes an input port.

Port 6 controls parallel handshake interface besides functions as an I/O port. Therefore, it provides DDRs to control and IS LATCH to latch the input data.

Port 6 can drive one TTL load and 30pF capacitance. It can drive directly the base of Darlington transistor as port 2.



## ■ BUS

### ● Address Bus (A<sub>0</sub> ~ A<sub>15</sub>)

Address Bus (A<sub>0</sub> ~ A<sub>15</sub>) is used for addressing the memory and peripheral LSI.

This bus can interface with the bus of HMCS 6800 and drive one TTL load and 90pF capacitance.

### ● Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)

8-bit parallel data bus for data transmit between the memory or peripheral LSI. This bus can drive one TTL load and 90pF capacitance.

## ■ RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register (RP5CR)

7	6	5	4	3	2	1	0	
STBY PWR	RAME	STBY FLAG	AMR E	HLTE	MRE	IRQ <sub>2</sub> E	IRQ <sub>1</sub> E	\$0014

### Bit 0, Bit 1 $\overline{IRQ_1}$ , $\overline{IRQ_2}$ Enable Bit (IRQ<sub>1</sub>E, IRQ<sub>2</sub>E)

When using P<sub>50</sub> and P<sub>51</sub> as interrupt pins, write "1" in these bits. When the bit is set to "1", the DDRs corresponding to P<sub>50</sub> and

P<sub>51</sub> are cleared and become  $\overline{IRQ_1}$  input pin and  $\overline{IRQ_2}$  input pin. When IRQ<sub>1</sub>E and IRQ<sub>2</sub>E are set, P<sub>50</sub> and P<sub>51</sub> cannot be used as an output ports. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits are cleared during reset.

### Bit 2 Memory Ready Enable Bit (MRE)

When using P<sub>52</sub> as an input pin of the "memory ready" signal, write "1" in this bit. When set, P<sub>52</sub> DDR is automatically cleared and becomes the MR input pin. The bit is cleared during reset.

### Bit 3 Halt Enable Bit (HLTE)

When using P<sub>53</sub> as an input pin of the  $\overline{HALT}$  signal, write "1" in this bit. When this bit is set, P<sub>53</sub> DDR is automatically cleared and becomes the Halt input pin. If the bit is "0", the Halt function is inhibited and P<sub>53</sub> is used as an I/O port. The bit is set to "1" during reset.

### Bit 4 Auto Memory Ready Enable Bit (AMRE)

When the bit is set and the CPU accesses the external address, "memory ready" operates automatically and stretches the E clock's "High" duration for one system clock. When MRE bit of bit 2 is cleared and when the CPU accesses the external address space, the function operates. When MRE bit is set and then the CPU accesses the external address space with P<sub>52</sub>(MR) pin in "low", "memory ready" operates automatically. This bit is set to "1" during reset.



Table 3 "Memory Ready" Function

MRE	AMRE	Function
0	0	"Memory ready" inhibited.
0	1	When the CPU accesses the external address, "High" duration of E clock automatically becomes one-cycle longer. This state is retained during reset.
1	0	"Memory ready" operates by P <sub>52</sub> (MR) pin. The function is the same as that of the HD6301X0.
1	1	When the CPU accesses the external address space with the P <sub>52</sub> (MR) pin in "low", the "auto memory ready" operates. This function is effective if it has both "high-speed memory" and "slow memory" outside. Input CS signal of "slow memory" to MR pin.

**Bit 5 Standby Flag (STBY FLAG)**

By clearing this flag, HD6303Y gets into the standby mode by software. This flag is set to "1" during reset, so the standby mode is canceled with RES pin in "low". The RES pin should be in "low" until oscillation becomes stable (min 20ms.). If the STBY pin in is in "low", the standby mode can not be canceled with the RES pin in "low".

**Bit 6 RAM Enable (RAME)**


On-chip RAM can be disabled by this control bit. By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. When

this bit is cleared (=logic "0") on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.


**Bit 7 Standby Power Bit (STBY PWR)**

When V<sub>CC</sub> is not provided in standby mode, this bit is cleared. This is a flag for read/write and can be read by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V<sub>CC</sub> voltage is provided during standby mode and the on-chip RAM data is valid.

(a) MRE=0, AMRE=1



(b) MRE=1, AMRE=1



(c) MRE=1, AMRE=0 (HD6301X0 Compatible Mode)




Figure 17 Memory Ready Timing

**Port 6 Control/Status Register**

This is the Control/Status Register for parallel handshake interface using Port 6. The functions are as follows.

- 1) Latches input data to Port 6 at the IS (P<sub>34</sub>) falling edge
- 2) Outputs a strobe signal OS (P<sub>33</sub>) outward by reading or writing to port 6.
- 3) When IS FLAG is set at the IS falling edge, an interrupt occurs.

The following shows Port 6 Control/Status Register (P6CSR).

7	6	5	4	3	2	1	0	
IS* FLAG	IS IRQ <sub>1</sub> ENABLE	OSE	OSS	LATCH ENABLE	-	-	-	\$0021

\*Bit 7 is Read-Only bit



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

**Bit 0**  
**Bit 1** Not used.  
**Bit 2**

**Bit 3: Latch Enable**  
 This register controls the input latch for Port 6 (ISLATCH). When this bit is set to "1", the input data to port 6 will be latched inward at the  $\overline{IS}$  ( $P_{64}$ ) falling edge. An input latch will be canceled by reading Port 6, which enables to latch the next data. If cleared, the input latch remains canceled and this bit functions as a usual input port. This bit is cleared during reset.

**Bit 4: OSS Output Strobe Select**  
 This register initiates an output strobe ( $\overline{OS}$ ) from  $P_{55}$  by reading or writing to port 6. When cleared,  $\overline{OS}$  occurs by reading Port 6. When set,  $\overline{OS}$  occurs by writing to Port 6. This bit is cleared during reset.

**Bit 5: OSE Output Strobe Enable**  
 This register decides the enabling or disabling of the output

strobe. When cleared,  $P_{55}$  functions as an I/O port. When set,  $P_{55}$  functions as an  $\overline{OS}$  output pin. ( $P_{55}$  DDR is set by OSE.) This bit is cleared during reset.

**Bit 6: IS IRQ<sub>1</sub> Enable Input Strobe Interrupt Enable**  
 When set, an  $\overline{IRQ_1}$  interrupt to the CPU occurs by setting IS FLAG of bit 7. When cleared, the interrupt does not occur. This bit is cleared during reset.

**Bit 7: IS Flag Input Strobe Flag**  
 This flag is set at the  $\overline{IS}$  ( $P_{64}$ ) falling edge. This flag is for read-only. When set, the flag is cleared by reading or writing to Port 6 after reading the Port 6 Control Status Register. This bit is cleared during reset.

■ **MEMORY MAP**  
 The MPU can address up to 65k bytes. Memory map is shown in Fig. 20. 40 addresses (\$0000 ~ \$0027 except \$00, \$02, \$04, \$05, \$06, \$07, \$18) are the internal registers as shown in Table 4.




Figure 18 Input Strobe Interrupt block Diagram




Figure 19 HD6303Y Operating Function




Table 4 Internal Register

Address	Register	Abbreviation	R/W**	Initialized value during reset***
00*	Port 1 DDR (Data Direction Register)	P1DDR	W	\$FE
01	Port 2 DDR	P2DDR	W	\$00
02*	Port 1	PORT1	R/W	indefinite
03	Port 2	PORT2	R/W	indefinite
04*	Port 3 DDR	P3DDR	W	\$FE
05*	Port 4 DDR	P4DDR	W	\$00
06*	Port 3	PORT3	R/W	indefinite
07*	Port 4	PORT4	R/W	indefinite
08	Timer Control/Status Register 1	TCSR1	R/W	\$00
09	Free Running Counter (MSB)	FRCH	R/W	\$00
0A	Free Running Counter (LSB)	FRCL	R/W	\$00
0B	Output Compare Register 1 (MSB)	OCR1H	R/W	\$FF
0C	Output Compare Register 1 (LSB)	OCR1L	R/W	\$FF
0D	Input Capture Register (MSB)	ICRH	R	\$00
0E	Input Capture Register (LSB)	ICRL	R	\$00
0F	Timer Control/Status Register 2	TCSR2	R/W	\$10
10	Rate/Mode Control Register	RMCR	R/W	\$C0
11	Tx/Rx Control Status Register 1	TRCSR1	R/W	\$20
12	Receive Data Register	RDR	R	\$00
13	Transmit Data Register	TDR	W	indefinite
14	RAM/Port 5 Control Register	RP5CR	R/W	\$F8 or \$78
15	Port 5	PORT5	R/W	indefinite
16	Port 6 DDR	P6DDR	W	\$00
17	Port 6	PORT6	R/W	indefinite
18	Port 7	PORT7	R/W	indefinite
19	Output Compare Register 2 (MSB)	OCR2H	R/W	\$FF
1A	Output Compare Register 2 (LSB)	OCR2L	R/W	\$FF
1B	Timer Control/Status Register 3	TCSR3	R/W	\$20
1C	Time Constant Register	TCOFR	W	\$FF
1D	Timer 2 Up Counter	T2CNT	R/W	\$00
1E	Tx/Rx Control Status Register 2	TRCSR2	R/W	\$28
1F****	Test Register*	TSTREG	—	—
20	PORT 5 DDR	P5DDR	W	\$00
21	PORT 6 Control/Status Register	P6CSR	R/W	\$07
22	—	—	—	—
23	—	—	—	—
24	—	—	—	—
25	—	—	—	—
26	—	—	—	—
27	—	—	—	—

\* External address  
 \*\* R Read-only register, W Write-only register, R/W Read/Write register  
 \*\*\* When empty bit is in the register, it is set to "1"  
 \*\*\*\* Register for test Don't access this register





\*This mode does not include the addresses. \$00, \$02, \$04, \$05, \$06, \$07 or \$18 which can be used externally.

Figure 20 HD6303Y Memory Map

## ■ TIMER 1

The HD6303Y provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configured as follows (refer to Fig. 22).

- Control/Status Register 1 (8 bit)
- Control/Status Register 2 (7 bit)
- Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit)
- Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)

## ● Free-Running Counter (FRC)(\$0009:000A)

The key timer element is a 16-bit free-running counter driven and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared during reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only lower byte data into lower 8 bit, but also upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX, etc.)




Figure 21 Counter Write Timing

## ● Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A: OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (OCR 1) and bit 5 (OCR 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the upper byte of the OCR or FRC. This is to set the 16-bit value valid in the counter register for compare. In addition, it is because counter is to set \$FFF8 at the next cycle of the CPU's upper byte write to the FRC.

\* For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX, etc.) should be used.

## ● Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read-only register which stores the FRC's value when external input signal transition generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detector, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

## ● Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read-only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).
- Bit 6 A match has occurred between the FRC and the OCR 1 (OCF1).
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are the each bit descriptions.

Timer Control/Status Register 1

7	6	5	4	3	2	1	0	
ICF	OCF1	TOF	EIC1	EOCI1	ETOI	IEDG	OLVL1	\$0008

### Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1), is set to "1", OLVL1 will appear at bit 1 of port 2.

### Bit 1 IEDG Input Edge

This bit determines which edge, rising or falling, of input signal of bit 0 of port 2 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge ("High" to "Low")

IEDG=1, triggered on a rising edge ("Low" to "High")

### Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

### Bit 3 EOIC1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by OC11 interrupt is enabled. When cleared, the interrupt is inhibited.

**Bit 4 EICI Enable Input Capture Interrupt**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by ICI interrupt is enabled. When cleared, the interrupt is inhibited

**Bit 5 TOF Timer Overflow Flag**

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's MSB byte (\$0009) is read by the CPU after the TCSR1 read at TOF=1.

**Bit 6 OCF1 Output Compare Flag 1**

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read at OCF=1

**Bit 7 ICF Input Capture Flag**

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR after the TCSR1 or TCSR2 read at ICF=1.

• **Timer Control/Status Register 2 (TCSR2) (\$000F)**

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

**Bit 5** A match has occurred between the FRC and the OCR2 (OCF2).

**Bit 6**

**Bit 7** The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions

**Bit 0 OE1 Output Enable 1**

This bit enables the OLV1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLV1 automatically.

**Bit 1 OE2 Output Enable 2**

This bit enables the OLV2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLV2 automatically.

**Bit 2 OLV2 Output Level 2**

OLV2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2), is set to "1", OLV2 will appear at port 2, bit 5.

**Bit 3 EOC12 Enable Output Compare Interrupt 2**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited

**Bit 4** Not used

**Bit 5 OCF2 Output Compare Flag 2**

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2 read at OCF2=1

**Bit 6 OCF1 Output Compare Flag 1**

**Bit 7 ICF Input Capture Flag**

OCF1 and ICF are dual addressed. If which register, TCSR1 or TCSR2, CPU reads, it can read OCF1 and ICF to bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset. (Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.





Figure 22 Timer 1 Block Diagram





Table 5 Input Clock Select

CKS1	CKS0	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
1	0	E clock/128*
1	1	External clock

\* These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1

**Bit 2 TOS0 Timer Output Select 0**

**Bit 3 TOS1 Timer Output Select 1**

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 6 will appear at port 2, bit 6 depending on these two bits. When both TOS0 and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 6 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

\* When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support

**Bit 4 T2E Timer 2 Enable Bit**

When this bit is cleared, a clock input to the up counter is inhibited and the up counter stops. When set to "1", a clock

selected by CKS1 and CKS0 (Table 5) is input to the up counter. (Note) P<sub>26</sub> outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

**Bit 5 Not Used.**

**Bit 6 ECMI Enable Counter Match Interrupt**

When this bit is set, an internal interrupt (IRQ<sub>6</sub>) by CMI is enabled. When cleared, the interrupt is inhibited.

**Bit 7 CMF Counter Match Flag**

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" at CMF=1 by software (unable to write "1" by software). Each bit of the TCSR3 is cleared during reset.

■ **SERIAL COMMUNICATION INTERFACE (SCI)**

The Serial Communication Interface (SCI) in the HD6303Y contains the following two operating modes: asynchronous mode by the NRZ format, and clocked synchronous mode which transfers data synchronously with the clock. In the asynchronous mode, data length, parity bits and number of stop bits can be selected, and eight transfer formats are provided.

The SCI consists of the following registers as shown in Fig. 24 Block Diagram.

- Transmit/Receive Control Status Register 1 (TRCSR1)
- Rate/Mode Control Register (RMCR)
- Transmit/Receive Control Status Register 2 (TRCSR2)
- Receive Data Register (RDR)
- Receive Shift Register
- Transmit Data Register (TDR)
- Transmit Shift Register

To operate the SCI, initialize the RMCR and TRCSR2, after selecting the desirable operating mode and transfer format. Next, set the enable bit (TE or RE) of the TRCSR1. Operating mode and transfer format should be changed when the enable bit (TE, RE) is cleared. When setting the TE or RE again after changing the operating mode or transfer format, interval of more than a 1-bit cycle of the baud rate or bit rate is necessary. If a 1-bit cycle or more is not allowed, the SCI block may not be initialized.




Figure 24 SCI Block Diagram





## • Asynchronous Mode

Asynchronous mode contains 8 transfer formats as shown in Fig. 25.

Data transmission is enabled by setting TE bit of the TRCSR1, then port 2, bit 4 will unconditionally become a serial output independently of the corresponding DDR.

To transmit data, set the desirable transmit format with RMCR and TRCSR2. When the TE bit is set, the data can be transmitted after transmitting the one frame of preamble ("1").

The conditions at this stage are as follows.

1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.

2) If the TDR contains data (TDRE=0), data is sent to the Transmit Shift Register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 7-bit or 8-bit data (starts from bit 0) is transmitted. With PEN=1, the parity bit, even or odd, selected by EOP bit is added, lastly the stop bit (1 bit or 2 bit) is sent.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit shift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 a serial input. The operation mode of data receive is decided by

the contents of the TRCSR2 and RMCR at first, and set RE bit of TRCSR1. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set.

When a framing error occurs, receive data is transferred to the Receive Data Register and the CPU can read the error-generating data. This makes it possible to detect a line break.

When PEN bit is set, the parity check is done. If the parity bit does not match the EOP bit, a parity error occurs and the PER bit is set, not the RDRF bit. Also, when the parity error occurs the receive data can be read just like in the case of the framing error.

The RDRF flag is set when the data is received without a framing error and a parity error.

If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate the overrun generation. CPU can get the receive data by reading RDR. When 7 bit data format is selected, the 8th bit of RDR is "0".

When the CPU read the receive Data Register as a response to RDRF flag or ORFE flag after having read TRCSR, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1:CC0=10, the internal bit rate clock is provided at  $P_{22}$  regardless of the values for TE or RE. Maximum clock rate is  $E \div 16$ .

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to  $P_{22}$  at sixteen times (16x) the desired bit rate, but not greater than E.




Figure 25 Asynchronous Mode Transfer Format

## • Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303Y SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only  $P_{22}$ , so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 26 gives a synchronous clock and a data format in the clocked synchronous mode.

### 1) Data transmit

Data transmit is realized by setting TE bit in the TRCSR1. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected and the TDRE flag is "0", data transmit is performed from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the Transmit Shift Register (TSR) is "empty". More than 9th clock pulse of external are ignored.

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

### 2) Data receive

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR1 and the RMCR.

If the external clock input is selected, 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit

data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared, the MPU starts receiving the next data instantly. So, RDRF should be cleared with P<sub>22</sub> "High".

When data receive is selected with the clock output, 8 synchronous clocks are output to the external by setting RE bit. So re-

ceive data should be input from external synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed by sending the synchronous clock to the external after clearing the RDRF bit.




Figure 26 Clocked Synchronous Mode Format

• **Transmit/Receive Control Status Register (TRCSR1) (\$0011)**

The TRCSR1 is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions are as follows.

Transmit/Receive Control Status Register

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$0011

**Bit 0 WU Wake-up**

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length. The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit by hardware and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

**Bit 1 TE Transmit Enable**

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

**Bit 2 TIE Transmit Interrupt Enable**

When this bit is set, an internal interrupt (IRQ<sub>i</sub>) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

**Bit 3 RE Receive Enable**

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

**Bit 4 RIE Receive Interrupt Enable**

When this bit is set, an internal interrupt (IRQ<sub>i</sub>) is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

**Bit 5 TDRE Transmit Data Register Empty**

TDRE is set by hardware when the TDR is transferred to the Transmit Shift Register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is cleared by reading the TRCSR1 or TRCSR2 and writing new transmit data to the TDR when TDRE=1. TDRE is set to "1" during reset.

**Bit 6 ORFE Overrun Framing Error**

ORFE is set by hardware when an overrun or a framing error is generated (during data-receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared by reading the TRCSR1 or TRCSR2, and the RDR, when RDRF=1. ORFE is cleared during reset.

**Bit 7 RDRF Receive Data Register Full**

RDRF is set by hardware when data is received normally and transferred from the Receive Shift Register (RSR) to the RDR. This bit is cleared by reading TRCSR1 or TRCSR2, and the RDR, when RDRF=1. This bit is cleared during reset.

• **Transmit Rate/Mode Control Register (RMCR)**

The RMCR controls the following serial I/O

- Baud Rate
- Data Format
- Clock source
- Port 2, Bit 2 Function
- Operation Mode

All bits are readable/writable. Bit 0 to 5 of the RMCR are cleared during reset.

Transfer Rate/Mode Control Register

7	6	5	4	3	2	1	0	
-	-	SS2	CC2	CC1	CC0	SS1	SS0	\$0010

**Bit 0 SS0**

**Bit 1 SS1** Speed Select

**Bit 5 SS2**

These bits control the baud rate used for the SCI. Table 7 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate clock source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 8 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the



**Table 7 SCI Bit Times and Transfer Rates**

(1) Asynchronous Mode

SS2	SS1	SS0	XTAL	2.4576MHz	4.0MHz	4.9152MHz
			E	614.4kHz	1.0MHz	1.2288MHz
0	0	0	E-16	26 μs/38400Baud	16 μs/62500Baud	13 μs/76800Baud
0	0	1	E-128	208 μs/4800Baud	128 μs/7812.5Baud	104 μs/9600Baud
0	1	0	E-1024	1.67ms/600Baud	1.024ms/976.6Baud	833 μs/1200Baud
0	1	1	E-4096	6.67ms/150Baud	4.096ms/244.1Baud	3.333ms/300Baud
1	—	—	—	*	*	*

\* When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N

$$\text{Baud Rate} = \frac{f}{32(N+1)} \quad \left( \begin{array}{l} f \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array} \right)$$

(2) Clocked Synchronous Mode\*

SS2	SS1	SS0	XTAL	4.0 MHz	6.0 MHz	8.0 MHz	12.0 MHz
			E	1.0 MHz	1.5 MHz	2.0 MHz	3.0 MHz
0	0	0	E-2	2 μs/bit	1.33 μs/bit	1 μs/bit	0.667 μs/bit
0	0	1	E-16	16 μs/bit	10.7 μs/bit	8 μs/bit	5.33 μs/bit
0	1	0	E-128	128 μs/bit	85.3 μs/bit	64 μs/bit	42.7 μs/bit
0	1	1	E-512	512 μs/bit	341 μs/bit	256 μs/bit	171 μs/bit
1	—	—	—	**	**	**	**

\* Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC ~ 1/2 system clock

\*\* The bit rate is shown as follows with the TCONR as N

$$\text{Bit Rate } (\mu\text{s/bit}) = \frac{4(N+1)}{f} \quad \left( \begin{array}{l} f \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array} \right)$$

**Table 8 Baud Rate and Time Constant Register Example**

Baud Rate (Baud)	XTAL	2.4576MHz	3.6864MHz	4.0MHz	4.9152MHz	8.0MHz
110		21*	32*	35*	43*	70*
150		127	191	207	255	51*
300		63	95	103	127	207
600		31	47	51	63	103
1200		15	23	25	31	51
2400		7	11	12	15	25
4800		3	5	—	7	12
9600		1	2	—	3	—
19200		0	—	—	1	—
38400		—	—	—	0	—

\* E/8 clock is input to the timer 2 up counter and E clock otherwise

**Table 9 SCI Format and Clock Source Control**

CC2	CC1	CC0	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	When the TRCSR1, RE bit is "1", bit 3 is used as a serial input	
0	0	1	8-bit data	Asynchronous	Internal	Not Used**		
0	1	0	8-bit data	Asynchronous	Internal	Output*		
0	1	1	8-bit data	Asynchronous	External	Input		
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	When the TRCSR1, TE bit is "1", bit 4 is used as a serial output	
1	0	1	7-bit data	Asynchronous	Internal	Not Used**		
1	1	0	7-bit data	Asynchronous	Internal	Output*		
1	1	1	7-bit data	Asynchronous	External	Input		

\* Clock output regardless of the TRCSR1, bit RE and TE

\*\* Not used for the SCI



clock source of the SCI.

- Bit 2 CC0
- Bit 3 CC1 Clock Control/Format Select\*
- Bit 4 CC2

These bits control the data format and the clock source (refer to Table 9).

- \* CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU automatically set port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

- Bit 6 Not Used
- Bit 7 Not Used

• **Transmit/Receive Control Status Register 2 (TRCSR2)**

The TRCSR2 is a 7-bit register which can select a data format in the asynchronous mode. The upper 3 bits are the same address as the TRCSR1. Therefore, the RDRF, ORFE and TDRE can be read by either the TRCSR1 or TRCSR2. Bits 0 to 2 of the TRCSR2 are used for read/write. Bits 4 to 7 are used only for read.

Transmit/Receive Control Status Register 2

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	PER	—	PEN	EOP	SBL	\$001E

Bit 0 SBL Stop Bit Length

This bit selects the stop bit length in the asynchronous mode.

■ **PRECAUTION 1**

In the synchronous clocked receive operation with clock-output, there are three cases for clock pulse timing after RDRF clear as shown below.

Please consider above in designing system, since transmitting receiving time is not uniform.

If this bit is "0", the stop bit is 1-bit. If "1", the stop bit is 2-bit. This bit is cleared during reset.

Bit 1 EOP Even/Odd Parity

This bit selects the parity generated and checked when the PEN is "1". If this bit is "0", the parity is even. If "1", it is odd. This bit is cleared during reset.

Bit 2 PEN Parity Enable

This bit decides whether the parity bit should be generated and checked in the asynchronous mode or not. If this bit is "0", the parity bit is neither generated nor checked. If "1", it is generated and checked. This bit is cleared during reset.

The 3 bits above do not affect the SCI operation in the clocked synchronous mode.

Bit 3 Not Used

Bit 4 PER Parity Error

This bit is set when the PEN is "1" and a parity error occurs. It is cleared by reading the RDR after reading the TRCSR2, when PER=1.

Bit 5 TDRE

Transmit Data Register Empty

Bit 6 ORFE


Overrun/Framing Error

Bit 7 RDRF

Receive Data Register Full


- \* Each flag of the TDRE, ORFE, and RDRF can be read from either the TRCSR1 or TRCSR2

The clock-output of case 1 or case 2 is determined by "1" or "0" of SCI internal operation clock of RDRF clearing cycle. In addition, in the case of low voltage operation ( $V_{CC} < 4.5V$ ), the clock-output of case 1 may transfer to case 3.



(note) When bit rate is  $E/2$ ,  $t_1 = E$ , and  $t_2 = 2E$ .  
 $E/16$ ,  $t_1 = 8E$ ,  $t_2 = 16E$ .  
 $E/128$ ,  $t_1 = 64E$ ,  $t_2 = 128E$ .  
 $E/512$ ,  $t_1 = 256E$ ,  $t_2 = 512E$ .

Diagram for Precaution 1



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

## ■ PRECAUTION 2

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$11) is "0".

The TDRE set and clear conditions of SCI are shown as follows.

	Set condition	Clear condition
TDRE	<ol style="list-style-type: none"> <li>1. TDR → transmit shift register (asynchronous)</li> <li>2. Transmit shift register is empty. (clock-synchronous)</li> <li>3. <math>\overline{RES} = 0</math></li> </ol>	When writing to TDR after TRCSR read, with TDRE = 1, TDRE is cleared.

If transmit data is written to TDR, and then TE bit is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)

## ■ TIMER, SCI STATUS FLAG

Table 10 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 10 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Clear Condition
P6CSR	IS FLAG	Falling edge input to P <sub>54</sub> ( $\overline{IS}$ )	<ol style="list-style-type: none"> <li>1 Read the P6CSR then read or write the PORT6, when IS FLAG = 1</li> <li>2 <math>\overline{RES} = 0</math></li> </ol>
Timer 1	ICF	FRC → ICR by Rising or Falling edge input to P <sub>20</sub> (Selecting with the IEDG bit)	<ol style="list-style-type: none"> <li>1 Read the TCSR1 or TCSR2 then ICRH, when ICF = 1</li> <li>2 <math>\overline{RES} = 0</math></li> </ol>
	OCF1	OCR1 = FRC	<ol style="list-style-type: none"> <li>1 Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1 = 1</li> <li>2 <math>\overline{RES} = 0</math></li> </ol>
	OCF2	OCR2 = FRC	<ol style="list-style-type: none"> <li>1 Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2 = 1</li> <li>2 <math>\overline{RES} = 0</math></li> </ol>
	TOF	FRC = \$FFFF + 1 cycle	<ol style="list-style-type: none"> <li>1. Read the TCSR1 then FRCH, when TOF = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
Timer 2	CMF	T2CNT = TCONR	<ol style="list-style-type: none"> <li>1. Write "0" to CMF, when CMF = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
SCI	RDRF	Receive Shift Register → RDR	<ol style="list-style-type: none"> <li>1. Read the TRCSR1 or TRCSR2 then RDR, when RDRF = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
	ORFE	<ol style="list-style-type: none"> <li>1 Framing Error (Asynchronous Mode) Stop Bit = 0</li> <li>2 Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF = 1</li> </ol>	<ol style="list-style-type: none"> <li>1 Read the TRCSR1 or TRCSR2 then RDR, when ORFE = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
	TDRE	<ol style="list-style-type: none"> <li>1 Asynchronous Mode TDR → Transmit Shift Register</li> <li>2 Clocked Synchronous Mode Transmit Shift Register is "empty"</li> <li>3. <math>\overline{RES} = 0</math></li> </ol>	Read the TRCSR1 or TRCSR2 then write to the TDR, when TDRE = 1
	PER	Parity when PEN = 1	<ol style="list-style-type: none"> <li>1. Read the TRCSR2 then RDR, when PER = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>

(Note) →, Transfer =, equal

ICRH, Upper byte of ICR  
OCR1H, Upper byte of OCR1  
OCR2H, Upper byte of OCR2

OCR1L, Lower byte of OCR1  
OCR2L, Lower byte of OCR2  
FRCH, Upper byte of FRC



■ **LOW POWER DISSIPATION MODE**

The HD6303Y provides two low power dissipation modes; sleep and standby.

● **Sleep Mode**

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI, etc. continue their functions. The power dissipation of sleep-condition is one fourth that of operating condition.

The MPU returns from this mode by an interrupt, RES or STBY; it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example, if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation for a system with no need of the HD6303Y's consecutive operation.

● **Standby Mode**

The MPU goes to the standby mode with the STBY "Low" or by clearing the STBY flag. In this mode, the HD6303Y stops all the clocks and goes to the reset state. In this mode, the power dissipation is reduced to several  $\mu\text{A}$ . During standby, all pins, except the power supply ( $V_{CC}$ ,  $V_{SS}$ ), the STBY, RES and XTAL (which outputs "0"), go to the high impedance state. In this mode, power ( $V_{CC}$ ) is supplied to the HD6303Y, and the contents of RAM is retained. The MPU returns from this mode during reset. When the MPU goes to the standby mode with STBY "Low", it will restart at the timing shown in Fig. 27(a). When the MPU goes to the standby mode by clearing the STBY flag, it will restart only by keeping the RES "Low" for longer than the oscillating stabilization time. (Fig. 27(b))




Figure 27 Standby Mode Timing



## ■ TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the system-burst caused by noise or a program error.

### ● Op Code Error

When fetching an undefined op code, the CPU saves registers as well as a normal interrupt and branches to the TRAP (\$FEE, \$FEF). This has the priority next to reset.

### ● Address Error

When an instruction fetch is made from the address of internal register, the MPU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area. Addresses where an address error occurs are from \$0000 to \$0027.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write.

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise, etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

## ■ INSTRUCTION SET

The HD6303Y provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- CPU Programming Model (refer to Fig. 28)
- Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 11)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 12)
- Jump and Branch Instruction (refer to Table 13)
- Condition Code Register Manipulation (refer to Table 14)
- Op Code Map (refer to Table 15)

### ● Programming Model

Fig 28 depicts the HD6303Y programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.

### ● CPU Addressing Mode

The HD6303Y provides 7 addressing modes. The addressing mode is determined by an instruction type and code. Tables 11 through 15 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4MHz, the machine cycle time becomes microseconds directly.

#### Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

#### Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

#### Direct Addressing

In this addressing mode, the second byte of an instruction shows




Figure 28 CPU Programming Model

the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configuring a system. This is a 2-byte instruction, while 3 byte with regard to AIM, OIM, EIM and TIM.

### Extended Addressing

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

### Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

### Implied Addressing


An instruction itself specifies the address. This is, the instruction addresses a stack pointer, index register, etc. This is a one-byte instruction.

### Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

(Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a)(b) don't accept the IRQ but (c) accepts it.



The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.







# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

Table 11 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register																		
		IMMED		DIRECT		INDEX		EXTEND		IMPLIED			H	I	N	Z	V	C													
		OP	#	OP	#	OP	#	OP	#	OP	#																				
Shift Left Arithmetic	ASL					68	6	2	78	6	3							M		•	•	•	•	⑥	↑						
	ASLA											48	1	1							A		•	•	•	•	⑥	↑			
	ASLB											58	1	1							B		•	•	•	•	⑥	↑			
Double Shift Left, Arithmetic	ASLD														05	1	1							C		•	•	•	•	⑥	↑
Shift Right Arithmetic	ASR					67	6	2	77	6	3							M		•	•	•	•	⑥	↑						
	ASRA											47	1	1							A		•	•	•	•	⑥	↑			
	ASRB											57	1	1							B		•	•	•	•	⑥	↑			
Shift Right Logical	LSR					64	6	2	74	6	3							M		•	•	R	•	⑥	↑						
	LSRA											44	1	1							A		•	•	R	•	⑥	↑			
	LSRB											54	1	1							B		•	•	R	•	⑥	↑			
Double Shift Right Logical	LSRD													04	1	1							C		•	•	R	•	⑥	↑	
Store Accumulator	STAA			97	3	2	A7	4	2	B7	4	3								A → M	•	•	•	•	R	•					
	STAB			D7	3	2	E7	4	2	F7	4	3								B → M	•	•	•	•	R	•					
Store Double Accumulator	STD			DD	4	2	ED	5	2	FD	5	3								A → M B → M + 1	•	•	•	•	R	•					
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3								A - M → A	•	•	•	•	↑	↑				
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3								B - M → B	•	•	•	•	↑	↑				
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	B3	5	3								A - B - M + 1 → A B	•	•	•	•	↑	↑				
Subtract Accumulators	SBA												10	1	1					A - B → A	•	•	•	•	↑	↑					
Subtract With Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3								A - M - C → A	•	•	•	•	↑	↑				
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3								B - M - C → B	•	•	•	•	↑	↑				
Transfer Accumulators	TAB												16	1	1					A → B	•	•	•	•	↑	↑					
	TBA												17	1	1					B → A	•	•	•	•	↑	↑					
Test Zero or Minus	TST					6D	4	2	7D	4	3								M - 00	•	•	•	•	R	R						
	TSTA												4D	1	1					A - 00	•	•	•	•	R	R					
	TSTB												5D	1	1					B - 00	•	•	•	•	R	R					
And Immediate	AIM			71	6	3	61	7	3											M IMM → M	•	•	•	•	R	•					
OR Immediate	OIM			72	6	3	62	7	3											M ← IMM - M	•	•	•	•	R	•					
EOR Immediate	EIM			75	6	3	65	7	3											M ⊕ IMM → M	•	•	•	•	R	•					
Test Immediate	TIM			7B	4	3	6B	5	3											M IMM	•	•	•	•	R	•					

(Note) Condition Code Register will be explained in Note of Table 14.



• **Additional Instruction**

In addition to the HD6801 instruction set, the HD6303Y prepares the following new instructions

AIM ..... (M)·(IMM) → (M)

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory

OIM ..... (M)+(IMM) → (M)

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

EIM ..... (M) ⊕ (IMM) → (M)

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory

TIM ..... (M)·(IMM)

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These are the 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

XGDX ..... (ACCD)←(IX)

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DISSIPATION MODE" for more details of the sleep mode.

Table 12 Index Register, Stack Manipulation Instructions

Pointer Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register					
		IMMED		DIRECT		INDEX		EXTEND		IMPLIED			H	I	N	Z	V	C
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #							
Compare Index Reg	CPX	8C	3 3	9C	4 2	AC	5 2	BC	5 3			X - M M + 1	•	•	•	•	•	•
Decrement Index Reg	DEX										09	1 1	X - 1 - X	•	•	•	•	•
Decrement Stack Pntr	DES										34	1 1	SP - 1 - SP	•	•	•	•	•
Increment Index Reg	INX										08	1 1	X + 1 - X	•	•	•	•	•
Increment Stack Pntr	INS										31	1 1	SP + 1 - SP	•	•	•	•	•
Load Index Reg	LDX	CE	3 3	DE	4 2	EE	5 2	FE	5 3			M → X <sub>H</sub> , (M + 1) → X <sub>L</sub>	•	•	•	•	•	
Load Stack Pntr	LDS	BE	3 3	9E	4 2	AE	5 2	BE	5 3			M → SP <sub>H</sub> , (M + 1) → SP <sub>L</sub>	•	•	•	•	•	
Store Index Reg	STX			DF	4 2	EF	5 2	FF	5 3			X <sub>H</sub> → M, X <sub>L</sub> → (M + 1)	•	•	•	•	•	
Store Stack Pntr	STS			9F	4 2	AF	5 2	BF	5 3			SP <sub>H</sub> → M, SP <sub>L</sub> → (M + 1)	•	•	•	•	•	
Index Reg → Stack Pntr	TXS										35	1 1	X - 1 - SP	•	•	•	•	•
Stack Pntr → Index Reg	TSX										30	1 1	SP + 1 - X	•	•	•	•	•
Add	ABX										3A	1 1	B + X - X	•	•	•	•	•
Push Data	PSHX										3C	5 1	X <sub>L</sub> → M <sub>sp</sub> , SP - 1 → SP X <sub>H</sub> → M <sub>sp</sub> , SP - 1 → SP	•	•	•	•	•
Pull Data	PULX										38	4 1	SP + 1 → SP, M <sub>sp</sub> → X <sub>H</sub> SP + 1 → SP, M <sub>sp</sub> → X <sub>L</sub>	•	•	•	•	•
Exchange	X GDX										18	2 1	ACCD ← IX	•	•	•	•	•

(Note) Condition Code Register will be explained in Note of Table 14.



Table 13 Jump, Branch Instruction

Operations	Mnemonic	Addressing Modes										Branch Test	Condition Code Register						
		RELATIVE		DIRECT		INDEX		EXTEND		IMPLIED			5	4	3	2	1	0	
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #								
Branch Always	BRA	20	3 2										None	•	•	•	•	•	•
Branch Never	BRN	21	3 2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3 2										C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3 2										C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3 2										Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3 2										$N \oplus V = 0$	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3 2										$Z + (N \oplus V) = 0$	•	•	•	•	•	•
Branch If Higher	BHI	22	3 2										$C + Z = 0$	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3 2										$Z + (N \oplus V) = 1$	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3 2										$C + Z = 1$	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3 2										$N \oplus V = 1$	•	•	•	•	•	•
Branch If Minus	BMI	2B	3 2										N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3 2										Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3 2										V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3 2										V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3 2										N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5 2											•	•	•	•	•	•
Jump	JMP					6E	3 2	7E	3 3					•	•	•	•	•	•
Jump To Subroutine	JSR			9D	5 2	AD	5 2	BD	6 3					•	•	•	•	•	•
No Operation	NOP											01	1 1	Advances Prog Cntr Only	•	•	•	•	•
Return From Interrupt	RTI											3B	10 1		•	•	•	•	•
Return From Subroutine	RTS											39	5 1		•	•	•	•	•
Software Interrupt	SWI											3F	12 1		•	S	•	•	•
Wait for Interrupt*	WAI											3E	9 1		•	Ⓜ	•	•	•
Sleep	SLP											1A	4 1		•	•	•	•	•

(Note) \* WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 14



Table 14 Condition Code Register Manipulation Instructions

Operations	Mnemonic	Addressing Modes			Boolean Operation	Condition Code Register							
		IMPLIED				5	4	3	2	1	0		
		OP	~	#		H	I	N	Z	V	C		
Clear Carry	CLC	0C	1	1	0 → C	•	•	•	•	•	•	•	•
Clear Interrupt Mask	CLI	0E	1	1	0 → I	•	R	•	•	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	R	•	•	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	1	1	1 → I	•	S	•	•	•	•	•	•
Set Overflow	SEV	0B	1	1	1 → V	•	•	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A → CCR	⑩							
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•	•	•

**LEGEND**

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles
- M<sub>SP</sub> Contents of memory location pointed by Stack Pointer
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- + Boolean Inclusive OR
- ⊕ Boolean Exclusive OR
- M Complement of M
- Transfer into
- 0 Bit = Zero
- 00 Byte = Zero

**CONDITION CODE SYMBOLS**

- H Half-carry from bit 3 to bit 4
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from/to bit 7
- R Reset Always
- S Set Always
- ↑ Set if true after test or clear
- Not Affected

(Note) Condition Code Register Notes. (Bit set if test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result ≠ 00000000?
- ③ (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
- ④ (Bit V) Test: Operand = 10000000 prior to execution?
- ⑤ (Bit V) Test: Operand = 01111111 prior to execution?
- ⑥ (Bit V) Test: Set equal to N ⊗ C = 1 after the execution of instructions
- ⑦ (Bit N) Test: Result less than zero? (Bit 15=1)
- ⑧ (All Bit) Load Condition Code Register from Stack
- ⑨ (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state
- ⑩ (All Bit) Set according to the contents of Accumulator A
- ⑪ (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 15 OP-Code Map

OP CODE					ACC A	ACC B	IND	EXT DIR <sup>1</sup>	ACCA or SP				ACCB or X					
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0000	0	SBA	BRA	TSX	NEG				SUB				0					
0001	1	NOP	CBA	BRN	INS	AIM				CMP				1				
0010	2	/		BHI	PULA	OIM				SBC				2				
0011	3	/		BLS	PULB	COM				SUBD				ADD				
0100	4	LSRD	/		BCC	DES	LSR				AND				4			
0101	5	ASLD	/		BCS	TXS	EIM				BIT				5			
0110	6	TAP	TAB	BNE	PSHA	ROR				LDA				6				
0111	7	TPA	TBA	BEQ	PSHB	ASR				STA				STA				
1000	8	INX	XGDX	BVC	PULX	ASL				EOR				8				
1001	9	DEX	DAA	BVS	RTS	ROL				ADC				9				
1010	A	CLV	SLP	BPL	ABX	DEC				ORA				A				
1011	B	SEV	ABA	BMI	RTI	TIM				ADD				B				
1100	C	CLC	/		BGE	PSHX	INC				CPX				LDD			
1101	D	SEC	/		BLT	MUL	TST				BSR	JSR		STD				
1110	E	CLI	/		BGT	WAI	JMP				LDS				LOX			
1111	F	SEI	/		BLE	SWI	CLR				STS				STX			
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

UNDEFINED OP CODE    
<sup>1</sup> Only each instructions of AIM, OIM, EIM, TIM



## ■ CPU OPERATION

### ● CPU Instruction Flow

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with  $\overline{RES}$  cancel and repeats itself limitlessly if not affected by a special instruction or a control signal.  $\overline{SWI}$ ,  $\overline{RTI}$ ,  $\overline{WAI}$  and  $\overline{SLP}$  instructions change this operation, while  $\overline{NMI}$ ,  $\overline{IRQ_1}$ ,  $\overline{IRQ_2}$ ,  $\overline{IRQ_3}$ ,  $\overline{HALT}$  and  $\overline{STBY}$  control it. Fig. 29 gives the CPU mode transition and Fig. 30 the CPU system flow chart. Table 16 shows CPU operating states

and port states.

### ● Operation at Each Instruction Cycle

Table 17 shows the operation at each instruction cycle. By the pipeline control of the HD6303Y,  $\overline{MULT}$ ,  $\overline{PUL}$ ,  $\overline{DAA}$  and  $\overline{XGDX}$  instructions, etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one—from op code fetch to the next instruction op code.




Figure 29 CPU Operation Mode Transition

Table 16 CPU Operation State and Port, Bus, Control Signal State

Port	Reset	STBY <sup>3</sup>	HALT	Sleep
A <sub>0</sub> ~ A <sub>7</sub>	H	T	T	H
Port 2	T	T	Keep	Keep
D <sub>0</sub> ~ D <sub>7</sub>	T	T	T	T
A <sub>8</sub> ~ A <sub>15</sub>	H	T	T	H
Port 5	T	T	Keep	Keep
Port 6	T	T	Keep	Keep
Control Signal	*1	T	*2	*1

\*1  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$ ,  $\overline{LIR}$  = H, BA = L

\*2  $\overline{RD}$ ,  $\overline{WR}$ ,  $R/\overline{W}$  = T,  $\overline{LIR}$ , BA = H

\*3 E pin goes to high impedance state




Figure 30 HD6303Y System Flow Chart



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

Table 17 Cycle-by-Cycle Operation

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>IMMEDIATE</b>									
ADC	ADD	2	1	Op Code Address+1	1	0	1	1	Operand Data
AND	BIT		2	Op Code Address+2	1	0	1	0	Next Op Code
CMP	EOR								
LDA	ORA								
SBC	SUB								
ADDD	CPX	3	1	Op Code Address+1	1	0	1	1	Operand Data (MSB)
LDD	LDS		2	Op Code Address+2	1	0	1	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	0	1	0	Next Op Code
<b>DIRECT</b>									
ADC	ADD	3	1	Op Code Address+1	1	0	1	1	Address of Operand (LSB)
AND	BIT		2	Address of Operand	1	0	1	1	Operand Data
CMP	EOR		3	Op Code Address+2	1	0	1	0	Next Op Code
LDA	ORA								
SBC	SUB								
STA		3	1	Op Code Address+1	1	0	1	1	Destination Address
			2	Destination Address	0	1	0	1	Accumulator Data
			3	Op Code Address+2	1	0	1	0	Next Op Code
ADDD	CPX	4	1	Op Code Address+1	1	0	1	1	Address of Operand (LSB)
LDD	LDS		2	Address of Operand	1	0	1	1	Operand Data (MSB)
LDX	SUBD		3	Address of Operand+1	1	0	1	1	Operand Data (LSB)
			4	Op Code Address+2	1	0	1	0	Next Op Code
STD	STS	4	1	Op Code Address+1	1	0	1	1	Destination Address (LSB)
STX			2	Destination Address	0	1	0	1	Register Data (MSB)
			3	Destination Address+1	0	1	0	1	Register Data (LSB)
			4	Op Code Address+2	1	0	1	0	Next Op Code
JSR		5	1	Op Code Address+1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer-1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM		4	1	Op Code Address+1	1	0	1	1	Immediate Data
			2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
			3	Address of Operand	1	0	1	1	Operand Data
			4	Op Code Address+3	1	0	1	0	Next Op Code
AIM	EIM	6	1	Op Code Address+1	1	0	1	1	Immediate Data
OIM			2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
			3	Address of Operand	1	0	1	1	Operand Data
			4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
			6	Op Code Address+3	1	0	1	0	Next Op Code

(Continued)



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>INDEXED</b>								
JMP	3	1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC ADD AND BIT CMP EOR LDA ORA SBC SUB TST	4	1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	IX+Offset	1	0	1	1	Operand Data
		4	Op Code Address+2	1	0	1	0	Next Op Code
STA	4	1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	IX+Offset	0	1	0	1	Accumulator Data
		4	Op Code Address+2	1	0	1	0	Next Op Code
ADD LDD CPX LDX LDS LDX SUBD	5	1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	IX+Offset	1	0	1	1	Operand Data (MSB)
		4	IX+Offset+1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address+2	1	0	1	0	Next Op Code
STD STS STX	5	1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	IX+Offset	0	1	0	1	Register Data (MSB)
		4	IX+Offset+1	0	1	0	1	Register Data (LSB)
		5	Op Code Address+2	1	0	1	0	Next Op Code
JSR	5	1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	IX+Offset	1	0	1	0	First Subroutine Op Code
ASL ASR COM DEC INC LSR NEG ROL ROR	6	1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	IX+Offset	1	0	1	1	Operand Data
		4	FFFF	1	1	1	1	Restart Address (LSB)
		5	IX+Offset	0	1	0	1	New Operand Data
		6	Op Code Address+2	1	0	1	0	Next Op Code
TIM	5	1	Op Code Address+1	1	0	1	1	Immediate Data
		2	Op Code Address+2	1	0	1	1	Offset
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	IX+Offset	1	0	1	1	Operand Data
		5	Op Code Address+3	1	0	1	0	Next Op Code
CLR	5	1	Op Code Address+1	1	0	1	1	Offset
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	IX+Offset	1	0	1	1	Operand Data
		4	IX+Offset	0	1	0	1	00
		5	Op Code Address+2	1	0	1	0	Next Op Code
AIM EIM OIM	7	1	Op Code Address+1	1	0	1	1	Immediate Data
		2	Op Code Address+2	1	0	1	1	Offset
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	IX+Offset	1	0	1	1	Operand Data
		5	FFFF	1	1	1	1	Restart Address (LSB)
		6	IX+Offset	0	1	0	1	New Operand Data
		7	Op Code Address+3	1	0	1	0	Next Op Code

(Continued)

2





# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus
<b>EXTEND</b>								
JMP	3	1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
		3	Jump Address	1	0	1	0	Next Op Code
ADC ADD TST AND BIT CMP EOR LDA ORA SBC SUB	4	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code
STA	4	1	Op Code Address + 1	1	0	1	1	Destination Address (MSB)
		2	Op Code Address + 2	1	0	1	1	Destination Address (LSB)
		3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code
ADDD CPX LDD LDS LDX SUBD	5	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data (MSB)
		4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address + 3	1	0	1	0	Next Op Code
STD STS STX	5	1	Op Code Address + 1	1	0	1	1	Destination Address (MSB)
		2	Op Code Address + 2	1	0	1	1	Destination Address (LSB)
		3	Destination Address	0	1	0	1	Register Data (MSB)
		4	Destination Address + 1	0	1	0	1	Register Data (LSB)
		5	Op Code Address + 3	1	0	1	0	Next Op Code
JSR	6	1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR COM DEC INC LSR NEG ROL ROR	6	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	FFFF	1	1	1	1	Restart Address (LSB)
		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address + 3	1	0	1	0	Next Op Code
CLR	5	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	Address of Operand	0	1	0	1	00
		5	Op Code Address + 3	1	0	1	0	Next Op Code

(Continued)



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus
<b>IMPLIED</b>								
ABA ABX ASL ASLD ASR CBA CLC CLI CLR CLV COM DEC DES DEX INC INS INX LSR LSRD ROL ROR NOP SBA SEC SEI SEV TAB TAP TBA TPA TST TSX TXS	1	1	Op Code Address + 1	1	0	1	0	Next Op Code
DAA XGDX	2	1 2	Op Code Address + 1 FFFF	1 1	0 1	1 1	0 1	Next Op Code Restart Address (LSB)
PULA PULB	3	1 2 3	Op Code Address + 1 FFFF Stack Pointer + 1	1 1 1	0 1 0	1 1 1	0 1 1	Next Op Code Restart Address (LSB) Data from Stack
PSHA PS HB	4	1 2 3 4	Op Code Address + 1 FFFF Stack Pointer Op Code Address + 1	1 1 0 1	0 1 1 0	1 1 0 1	1 1 1 0	Next Op Code Restart Address (LSB) Accumulator Data Next Op Code
PULX	4	1 2 3 4	Op Code Address + 1 FFFF Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	0 1 0 0	1 1 1 1	0 1 1 1	Next Op Code Restart Address (LSB) Data from Stack (MSB) Data from Stack (LSB)
PSHX	5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer Stack Pointer - 1 Op Code Address + 1	1 1 0 0 1	0 1 1 1 0	1 1 0 1 1	1 1 1 0 0	Next Op Code Restart Address (LSB) Index Register (LSB) Index Register (MSB) Next Op Code
RTS	5	1 2 3 4 5	Op Code Address + 1 FFFF Stack Pointer + 1 Stack Pointer + 2 Return Address	1 1 1 1 1	0 1 0 0 0	1 1 1 1 1	1 1 1 1 0	Next Op Code Restart Address (LSB) Return Address (MSB) Return Address (LSB) First Op Code of Return Routine
MUL	7	1 2 3 4 5 6 7	Op Code Address + 1 FFFF FFFF FFFF FFFF FFFF FFFF	1 1 1 1 1 1 1	0 1 1 1 1 1 1	1 1 1 1 1 1 1	0 1 1 1 1 1 1	Next Op Code Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB) Restart Address (LSB)

(Continued)



# HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>IMPLIED</b>								
WAI	9	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
RTI	10	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	0	1	1	Conditional Code Register
		4	Stack Pointer + 2	1	0	1	1	Accumulator B
		5	Stack Pointer + 3	1	0	1	1	Accumulator A
		6	Stack Pointer + 4	1	0	1	1	Index Register (MSB)
		7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)
		8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)
		9	Stack Pointer + 7	1	0	1	1	Return Address (LSB)
		10	Return Address	1	0	1	0	First Op Code of Return Routine
SWI	12	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
		10	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	0	1	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP	4	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Sleep					
		4	FFFF	1	1	1	1	Restart Address (LSB)
		4	Op Code Address + 1	1	0	1	0	Next Op Code


## RELATIVE

BCC	BCS	3	1	Op Code Address + 1	1	0	1	1	Branch Offset
BEQ	BGE		2	FFFF	1	1	1	1	Restart Address (LSB)
BGT	BHI		3	Branch Address Test = '1'	1	0	1	0	First Op Code of Branch Routine
BLE	BLS			Op Code Address + 1 Test = '0'					Next Op Code
BLT	BMT								
BNE	BPL								
BRA	BRN								
BVC	BVS								
BSR		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	Branch Address	1	0	1	0	First Op Code of Subroutine



**WARNING CONCERNING THE BOARD DESIGN OF OSCILLATION CIRCUIT**

When designing a board, note that crosstalk may disturb the normal oscillation if signal lines are placed near the oscillation circuit as shown in Figure 31. Place the crystal and  $C_L$  as close to the HD6303Y as possible.



Do not use this kind of printed-circuit board design.

Figure 31 Warning concerning board design of oscillation circuit




Figure 32 Example of Oscillation Circuits in Board Design


**RECEIVE MARGIN OF THE SCI**

Receive margin of the SCI contained in the HD6303Y is shown in Table 18

Note: SCI = Serial Communication Interface

Table 18

	Bit distortion tolerance ( $t-t_0$ ) / $t_0$	Character distortion tolerance ( $T-T_0$ ) / $T_0$
HD6303Y	±43.7%	±4.37%



■ **WARNING CONCERNING WAI INSTRUCTION**

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction, and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 33.





Figure 33 MAC function during WAI

■ **WRITE-ONLY REGISTER**

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL. is executed, because the arithmetic or logical operation is always done with the data \$FF. In particulars, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.



i) MAL function      ii) Recommended method

Figure 34 Program to wait for interrupt

■ **WARNING CONCERNING POWER START-UP**

$\overline{RES}$  must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The  $\overline{RES}$  signal is input to the LSI in synchronism with the internal clock  $\phi$  (shown in Figure 35.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 35  $\overline{RES}$  circuit

# HD6305X2, HD63A05X2, HD63B05X2

## CMOS MCU (Microcomputer Unit)


The HD6305X2 is memory expandable versions of the HD6305X0, which is CMOS 8-bit single chip microcomputer. A CPU, a clock generator, a 128-byte RAM, I/O terminals, two timers and a serial communication interface (SCI) are built in the HD6305X2.

The HD6305X2 has the same functions as the HD6305X0's except for the number of I/O terminals. The HD6305X2 is a microcomputer unit which includes no ROM and its memory space is expandable to 16k bytes externally.

### ■ HARDWARE FEATURES


- 8-bit based MCU
- 128-bytes of RAM
- A total of 31 terminals, including 24 I/O's, 7 inputs
- Two timers
  - 8-bit timer with a 7-bit prescaler (programmable prescaler, event counter)
  - 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
  - Wait . . . . . In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operable.
  - Stop . . . . . In this mode, the clock stops but the RAM data, I/O status and registers are held.
  - Standby . . . . . In this mode, the clock stops, the RAM data is held, and the other internal condition is reset.
- Minimum instruction cycle time
  - HD6305X2 . . . 1  $\mu$ s ( $f = 1$  MHz)
  - HD63A05X2 . . . 0.67  $\mu$ s ( $f = 1.5$  MHz)
  - HD63B05X2 . . . 0.5  $\mu$ s ( $f = 2$  MHz)
- Wide operating range
  - $V_{CC} = 3$  to 6V ( $f = 0.1$  to 0.5 MHz)
  - HD6305X2 . . .  $f = 0.1$  to 1 MHz ( $V_{CC} = 5V \pm 10\%$ )
  - HD63A05X2 . . .  $f = 0.1$  to 1.5 MHz ( $V_{CC} = 5V \pm 10\%$ )
  - HD63B05X2 . . .  $f = 0.1$  to 2 MHz ( $V_{CC} = 5V \pm 10\%$ )

HD6305X2P, HD63A05X2P,  
HD63B05X2P



(DP-64S)

HD6305X2F, HD63A05X2F,  
HD63B05X2F



(FP-64)

### ■ SOFTWARE FEATURES

- Similar to HD6800
- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for all RAM bits and all I/O terminals)
- A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set

### ■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles

2




# HD6305X2, HD63A05X2, HD63B05X2


## ■ PIN ARRANGEMENT

• HD6305X2P, HD63A05X2P, HD63B05X2P


• HD6305X2F, HD63A05X2F, HD63B05X2F



(Top View)



■ BLOCK DIAGRAM





# HD6305X2, HD63A05X2, HD63B05X2

## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}$	-0.3 ~ $V_{CC} + 0.3$	V
Operating Temperature	$T_{opr}$	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommend  $V_{in}, V_{out}, V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$

## ■ ELECTRICAL CHARACTERISTICS

### ● DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ , $V_{SS} = GND$ , $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES, STBY		$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V	
	EXTAL		$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$		
	Other Inputs		2.0	—	$V_{CC} + 0.3$		
Input "Low" Voltage	All Inputs		-0.3	—	0.8	V	
Output "High" Voltage	All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$	2.4	—	—	V
			$I_{OH} = -10\mu A$	$V_{CC} - 0.7$	—	—	
Output "Low" Voltage	All Outputs	$V_{OL}$	$I_{OL} = 1.6mA$	—	—	0.55	V
Input Leakage Current	TIMER, INT, $D_1 \sim D_7, \overline{STBY}$	$ I_{IL} $		—	—	1.0	$\mu A$
Three-state Current	$A_0 \sim A_7, B_0 \sim B_7,$ $C_0 \sim C_7, \overline{ADR}_0 \sim \overline{ADR}_{13}^*,$ $\overline{DATA}_0 \sim \overline{DATA}_7, E^*, R/\overline{W}^*$	$ I_{TS} $	$V_{in} = 0.5 \sim V_{CC} - 0.5$	—	—	1.0	$\mu A$
Current Dissipation**	Operating	$I_{CC}$	$f = 1MHz^{***}$	—	5	10	mA
	Wait			—	2	5	mA
	Stop			—	2	10	$\mu A$
	Standby			—	2	10	$\mu A$
Input Capacitance	All Terminals	$C_{in}$	$f = 1MHz, V_{in} = 0V$	—	—	12	pF

- \* Only at standby
- \*\*  $V_{IH} \text{ min} = V_{CC} - 1.0V, V_{IL} \text{ max} = 0.8V$
- \*\*\* The value at  $f = xMHz$  is given by using  
 $I_{CC}(f = xMHz) = I_{CC}(f = 1MHz) \times x$

### ● AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ , $V_{SS} = GND$ , $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305X2			HD63A05X2			HD63B05X2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Cycle Time	$t_{cyc}$	Fig 1	1	—	10	0.666	—	10	0.5	—	10	$\mu s$
Enable Rise Time	$t_{Er}$		—	—	20	—	—	20	—	—	20	ns
Enable Fall Time	$t_{Ef}$		—	—	20	—	—	20	—	—	20	ns
Enable Pulse Width ("High" Level)	$PW_{EH}$		450	—	—	300	—	—	220	—	—	ns
Enable Pulse Width ("Low" Level)	$PW_{EL}$		450	—	—	300	—	—	220	—	—	ns
Address Delay Time	$t_{AD}$		—	—	250	—	—	190	—	—	180	ns
Address Hold Time	$t_{AH}$		40	—	—	30	—	—	20	—	—	ns
Data Delay Time	$t_{DW}$		—	—	200	—	—	160	—	—	120	ns
Data Hold Time (Write)	$t_{HW}$		40	—	—	30	—	—	20	—	—	ns
Data Set-up Time (Read)	$t_{DSR}$		80	—	—	60	—	—	50	—	—	ns
Data Hold Time (Read)	$t_{HR}$		0	—	—	0	—	—	0	—	—	ns



● PORT TIMING ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = GND$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305X2			HD63A05X2			HD63B05X2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Port Data Set-up Time (Port A, B, C, D)	$t_{PDS}$	Fig. 2	200	—	—	200	—	—	200	—	—	ns
Port Data Hold Time (Port A, B, C, D)	$t_{PDH}$		200	—	—	200	—	—	200	—	—	ns
Port Data Delay Time (Port A, B, C)	$t_{PDW}$	Fig. 3	—	—	300	—	—	300	—	—	300	ns

● CONTROL SIGNAL TIMING ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = GND$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305X2			HD63A05X2			HD63B05X2			Unit
			min	typ	max	min	typ	max	min	typ	max	
INT Pulse Width	$t_{IWL}$	Fig. 5	$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
INT <sub>2</sub> Pulse Width	$t_{IWL2}$		$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
RES Pulse Width	$t_{RWL}$		5	—	—	5	—	—	5	—	—	$t_{cyc}$
Control Set-up Time	$t_{CS}$	Fig. 5	250	—	—	250	—	—	250	—	—	ns
Timer Pulse Width	$t_{TWL}$		$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
Oscillation Start Time (Crystal)	$t_{OSC}$	Fig. 5, Fig. 20*	—	—	20	—	—	20	—	—	20	ms
Reset Delay Time	$t_{RHL}$	Fig. 19	80	—	—	80	—	—	80	—	—	ms

\*  $C_L = 22pF \pm 20\%$ ,  $R_s = 60\Omega$  max.

● SCI TIMING ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = GND$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305X2			HD63A05X2			HD63B05X2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Clock Cycle	$t_{Scyc}$	Fig. 6, Fig. 7	1	—	32768	0.67	—	21845	0.5	—	16384	$\mu s$
Data Output Delay Time	$t_{TXD}$		—	—	250	—	—	250	—	—	250	ns
Data Set-up Time	$t_{SRX}$		200	—	—	200	—	—	200	—	—	ns
Data Hold Time	$t_{HRX}$		100	—	—	100	—	—	100	—	—	ns




Figure 1 Bus Timing




Figure 2 Port Data Set-up and Hold Times (MCU Read)




Figure 3 Port Data Delay Time (MCU Write)




Figure 4 Interrupt Sequence






Figure 5 Reset Timing




Figure 6 SCI Timing (Internal Clock)





Figure 7 SCI Timing (External Clock)

2





- [NOTES] 1. The load capacitance includes stray capacitance caused by the probe, etc  
 2. All diodes are 1S2074 (H)

Figure 8 Test Load

## DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the MCU are described here.

### • V<sub>CC</sub>, V<sub>SS</sub>

Voltage is applied to the MCU through these two terminals. V<sub>CC</sub> is 5.0V ± 10%, while V<sub>SS</sub> is grounded.

### • $\overline{INT}$ , $\overline{INT}_2$

External interrupt request inputs to the MCU. For details, refer to "INTERRUPT". The  $\overline{INT}_2$  terminal is also used as the port D<sub>6</sub> terminal

### • XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

### • TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

### • $\overline{RES}$

Used to reset the MCU. Refer to "RESET" for details.

### • NUM

This terminal is not for user application. In case of the HD6305X1, this terminal should be connected to V<sub>CC</sub> through 10kΩ resistance. In case of the HD6305X2, this terminal should be connected to V<sub>SS</sub>.

### • Enable (E)

This output terminal supplies E clock. Output is a single-phase, TTL compatible and 1/4 crystal oscillation frequency or 1/4 external clock frequency. It can drive one TTL load and a 90pF condenser.

### • Read/Write ( $\overline{R/\overline{W}}$ )

This TTL compatible output signal indicates to peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low") The normal standby state is Read ("High") Its output can drive one TTL load and a 90pF condenser.

### • Data Bus (DATA<sub>0</sub> ~ DATA<sub>7</sub>)

This TTL compatible three-state buffer can drive one TTL load and 90pF.

### • Address Bus (ADR<sub>0</sub> ~ ADR<sub>13</sub>)

Each terminal is TTL compatible and can drive one TTL load and 90pF.

### • Input/Output Terminals (A<sub>0</sub> ~ A<sub>7</sub>, B<sub>0</sub> ~ B<sub>7</sub>, C<sub>0</sub> ~ C<sub>7</sub>)

These 24 terminals consist of three 8-bit I/O ports (A, B, C). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

### • Input Terminals (D<sub>1</sub> ~ D<sub>7</sub>)

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, D<sub>6</sub> is also used as  $\overline{INT}_2$ . If D<sub>6</sub> is used as a port, the  $\overline{INT}_2$  interrupt mask bit of the miscellaneous register must be set to "1" to prevent an  $\overline{INT}_2$  interrupt from being accidentally accepted.

### • $\overline{STBY}$

This terminal is used to place the MCU into the standby mode. With  $\overline{STBY}$  at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C<sub>5</sub>, C<sub>6</sub> and C<sub>7</sub>. For details, refer to "SERIAL COMMUNICATION INTERFACE."

### • $\overline{CK}$ (C<sub>5</sub>)

Used to input or output clocks for serial operation.

### • Rx (C<sub>6</sub>)


Used to receive serial data.

### • Tx (C<sub>7</sub>)

Used to transmit serial data.


## MEMORY MAP

The memory map of the MCU is shown in Fig. 9. \$1000 ~ \$1FFF of the HD6305X2 are external addresses. However, care should be taken to assign vector addresses to \$1FF6 ~ \$1FFF. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 10. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.



\* ROM area (\$1000 ~ \$1FFF) in the HD6305X2 is changed into External Memory Space

Figure 9 Memory Map of MCU



\* In a subroutine call, only PCL and PCH are stacked.

Figure 10 Sequence of Interrupt Stacking

REGISTERS

There are five registers which the programmer can operate.




Figure 11 Programming Model

Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data processing.

Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-



tions. The CC bits are as follows.

- Half Carry (H):** Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic operation (ADD, ADC).
- Interrupt (I):** Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the CLI has been executed.)
- Negative (N):** Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").
- Zero (Z):** Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.
- Carry/Borrow (C):** Represents a carry or borrow that occurred in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction

■ INTERRUPT

There are six different types of interrupt. external interrupts (INT, INT<sub>2</sub>), internal timer interrupts (TIMER, TIMER<sub>2</sub>), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the INT<sub>2</sub> and TIMER or the SCI and TIMER<sub>2</sub> generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
INT	3	\$1FFA, \$1FFB
TIMER/INT <sub>2</sub>	4	\$1FF8, \$1FF9
SCI/TIMER <sub>2</sub>	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 12. A block diagram of the interrupt request source is shown in Fig. 13




Figure 12 Interrupt Flow Chart



In the block diagram, both the external interrupts  $\overline{\text{INT}}$  and  $\overline{\text{INT}}_2$  are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The  $\overline{\text{INT}}$  interrupt request is automatically cleared if jumping is made to the  $\overline{\text{INT}}$  processing routine. Meanwhile, the  $\overline{\text{INT}}_2$  request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts ( $\overline{\text{INT}}$ ,  $\overline{\text{INT}}_2$ ), internal timer interrupts (TIMER,  $\text{TIMER}_2$ ) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The  $\overline{\text{INT}}_2$  interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the  $\text{TIMER}_2$  interrupt by setting bit 4 of the serial status register.

The status of the  $\overline{\text{INT}}$  terminal can be tested by a BIL or BIH instruction. The  $\overline{\text{INT}}$  falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the  $\overline{\text{INT}}_2$  terminal.

• **Miscellaneous Register (MR; \$000A)**

The interrupt vector address for the external interrupt  $\overline{\text{INT}}_2$  is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the  $\overline{\text{INT}}_2$  interrupts.

Bit 7 of this register is the  $\overline{\text{INT}}_2$  interrupt request flag. When the falling edge is detected at the  $\overline{\text{INT}}_2$  terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is  $\overline{\text{INT}}_2$  interrupt. Bit 7 can be reset by software.



Miscellaneous Register (MR; \$000A)

Bit 6 is the  $\overline{\text{INT}}_2$  interrupt mask bit. If this bit is set to "1", then the  $\overline{\text{INT}}_2$  interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1"

■ **TIMER**

Figure 14 shows a MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data





Figure 13 Interrupt Request Generation Circuitry





register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the CPU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (1) in the condition code register, can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.


When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.

• **Timer Control Register (TCR; \$0009)**

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection

TCR		Clock input source
Bit 5	Bit 4	
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal

TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled




Figure 14 Timer Block Diagram



A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: ÷1, ÷2, ÷4, ÷8, ÷16, ÷32, ÷64 and ÷128. After reset, the TCR is set to the ÷1 mode.

Table 3 Prescaler Division Ratio Selection

TCR			Prescaler division ratio
Bit 2	Bit 1	Bit 0	
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128

A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

■ SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μs to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one octal counter and one prescaler. (See Fig. 15.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

● SCI Control Register (SCR; \$0010)





Figure 15 SCI Block Diagram



2

# HD6305X2, HD63A05X2, HD63B05X2

SCR7	C <sub>7</sub> terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C <sub>6</sub> terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C <sub>5</sub> terminal
0	0	—	Used as I/O terminal (by DDR).
0	1	—	
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

### Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C<sub>7</sub> becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0"

### Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C<sub>6</sub> becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

### Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0"

### Bits 3 ~ 0 (SCR3 ~ SCR0)


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

SCR3	SCR2	SCR1	SCR0	Transfer clock rate	
				4.00 MHz	4.194 MHz
0	0	0	0	1 μs	0.95 μs
0	0	0	1	2 μs	1.91 μs
0	0	1	0	4 μs	3.82 μs
0	0	1	1	8 μs	7.64 μs
?	?	?	?	?	?
1	1	1	1	32768 μs	1/32 s

### •SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

### •SCI Status Register (SSR; \$0011)



### Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

### Bit 6 (SSR6)

Bit 6 is the TIMER<sub>2</sub> interrupt request bit. TIMER<sub>2</sub> is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER<sub>2</sub>.)

### Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

### Bit 4 (SSR4)

Bit 4 is the TIMER<sub>2</sub> interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER<sub>2</sub> interrupt (SSR6) is masked. When reset, it is set to "1".

### Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

### Bits 2 ~ 0

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present

SSR6	TIMER <sub>2</sub> interrupt request
0	Absent
1	Present

SSR5	SCI interrupt mask
0	Enabled
1	Disabled

SSR4	TIMER <sub>2</sub> interrupt mask
0	Enabled
1	Disabled

### •Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C<sub>7</sub>/Tx terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 16.) When 8 bit of



data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C<sub>7</sub>/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits 0 ~ 3 of the SCI control register is ignored, and the C<sub>5</sub>/CK terminal is set as input. If the internal clock has been selected, the C<sub>5</sub>/CK terminal is set as output and clocks are output at the transfer rate selected by bits 0 ~ 3 of the SCI control register.




Figure 16 SCI Timing Chart


• Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.

The data from the C<sub>6</sub>/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 16). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source has been selected, the transfer rate determined by bits 0 ~ 3 of the SCI control register is ignored and the data is received synchronously with the clock from the C<sub>5</sub>/CK terminal. If the internal clock has been selected, the C<sub>5</sub>/CK terminal is set as output and clocks are output at the transfer rate selected by bits 0 ~ 3 of the SCI control register.

• TIMER<sub>2</sub>

The SCI transfer clock generator can be used as a timer. The clock selected by bits 3 ~ 0 of the SCI control register (4 μs ~ approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER<sub>2</sub> interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER<sub>2</sub> can be used as a reload counter or clock.



- ① : Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- ②, ④ : TIMER<sub>2</sub> interrupt request
- ③, ⑤ : TIMER<sub>2</sub> interrupt request bit cleared


TIMER<sub>2</sub> is commonly used with the SCI transfer clock generator. If wanting to use TIMER<sub>2</sub> independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■ I/O PORTS

There are 24 input/output terminals (ports A, B, C). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 17.)

When reset, the data direction register and data register go to "0" and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	X	3-state	Pin

Figure 17 Input/Output Port Diagram

Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V<sub>SS</sub> via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

■ RESET

The MCU can be reset either by external reset input (RES) or power-on reset. (See Fig. 18.) On power up, the reset input must be held "Low" for at least t<sub>OSC</sub> to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the RES input as shown in Fig. 19.






Figure 18 Power On and Reset Timing




Figure 19 Input Reset Delay Circuit

■ INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the




Figure 20 Internal Oscillator Circuit

requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut 2.0 ~ 8.0MHz) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 20. Figs. 21 and 22 illustrate the specifications and typical arrangement of the crystal, respectively.





Figure 21 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 22 Typical Crystal Arrangement

■ LOW POWER DISSIPATION MODE

The HD6305X has three low power dissipation modes: wait, stop and standby.

• Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions – the timer and the serial communication interface – stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt (INT, TIMER/INT<sub>2</sub> or SCI/TIMER<sub>2</sub>), RES or STBY. The RES resets the MCU and the STBY brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the INT (i.e., TIMER/INT<sub>2</sub> or SCI/TIMER<sub>2</sub>) is masked by the timer control

register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 23 shows a flowchart for the wait function.

#### • Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt ( $\overline{\text{INT}}$  or  $\overline{\text{INT}}_2$ ), RES or  $\overline{\text{STBY}}$ . The RES resets the MCU and the  $\overline{\text{STBY}}$  brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the  $\overline{\text{INT}}_2$  interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 24 shows a flowchart for the stop function. Fig. 25 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by RES, oscillation starts when the RES goes "0" and the CPU restarts when the RES goes "1". The duration of RES="0" must exceed  $t_{\text{osc}}$  to assure stabilized oscillation.

#### • Standby Mode

The MCU enters into the standby mode when the  $\overline{\text{STBY}}$  terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing  $\overline{\text{STBY}}$  "High". The CPU must be restarted by reset. The timing of input signals at the RES and  $\overline{\text{STBY}}$  terminals is shown in Fig. 26.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 27.

(Note)

When I bit of condition code register is "1" and interrupt ( $\overline{\text{INT}}$ ,  $\overline{\text{TIMER}}/\overline{\text{INT}}_2$ ,  $\overline{\text{SCI}}/\overline{\text{TIMER}}_2$ ) is held, MCU does not enter WAIT mode by the execution of WAIT instruction.

In that case, after the 4 dummy cycles MCU executes the next instruction.

In the same way, when external interrupts ( $\overline{\text{INT}}$ ,  $\overline{\text{INT}}_2$ ) are held at the bit I set, MCU does not enter STOP mode by the execution of STOP instruction. In that case, also, MCU executes the next instruction after the 4 dummy cycles.




Figure 23 Wait Mode Flow Chart






Figure 24 Stop Mode Flow Chart

2






Figure 25 Timing Chart of Releasing from Stop Mode




Figure 26 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

Mode	Start		Condition						Escape
			Oscillator	CPU	Timer, Serial	Register	RAM	I/O terminal	
WAIT	Software	WAIT instruction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT <sub>2</sub> , each interrupt request of TIMER, TIMER <sub>2</sub> , SCI
STOP		STOP instruction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT <sub>2</sub>
Standby	Hardware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High impedance	STBY="High"






Figure 27 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

■ BIT MANIPULATION

The MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 ~ \$FF) can be tested by the BRSET or BRCLR instruction, depending on the result of the test, the program can branch to required destinations. Since bits in the RAM, or I/O can be manipulated, the user may use a bit within the RAM as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 28 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of 10µs from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

```

SELF 1  BRLR 0, PORT A, SELF 1
        BSET 1, PORT A
        BCLR 1, PORT A
    
```

Figure 28 Example of Bit Manipulation

■ ADDRESSING MODES

Ten different addressing modes are available to the MCU

• Immediate

See Fig. 29. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The effective address (EA) is PC and the operand is fetched from

the byte that follows the operation code

• Direct

See Fig. 30. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. All RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

• Extended

See Fig. 31. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

• Relative

See Fig. 32. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code.  $EA = (PC) + 2 + Rel.$ , where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

• Indexed (No Offset)

See Fig. 33. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.

• Indexed (8-bit Offset)

See Fig. 34. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

• Indexed (16-bit Offset)

See Fig. 35. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

• Bit Set/Clear

See Fig. 36. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

• Bit Test and Branch

See Fig. 37. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

• Implied

See Fig. 38. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 29 Example of Immediate Addressing




Figure 30 Example of Direct Addressing




Figure 31 Example of Extended Addressing




Figure 32 Example of Relative Addressing




Figure 33 Example of Indexed (No Offset) Addressing

2




Figure 34 Example of Index (8-bit Offset) Addressing




Figure 35 Example of Index (16-bit Offset) Addressing




Figure 36 Example of Bit Set/Clear Addressing




Figure 37 Example of Bit Test and Branch Addressing




Figure 38 Example of Implied Addressing

■ INSTRUCTION SET

There are 62 basic instructions available to the HD6305X MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

● Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305X MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

● Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

● Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

● Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

● Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

● List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305X MCU in the alphabetical order.

● Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.








Table 5 Register/Memory Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code										
		Immediate		Direct		Extended		Indexed (No Offset)		Indexed (8-Bit Offset)		Indexed (16-Bit Offset)			H	I	N	Z	C						
		OP #	~	OP #	~	OP #	~	OP #	~	OP #	~	OP #	~												
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	●	●	^	^	●
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	●	●	^	^	●
Store A in Memory	STA	—	—	—	B7	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	●	●	^	^	●
Store X in Memory	STX	—	—	—	BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	●	●	^	^	●
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5	A+M→A	^	●	^	^	^
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C→A	^	●	^	^	^
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5	A-M→A	●	●	^	^	^
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C→A	●	●	^	^	^
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A & M→A	●	●	^	^	●
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A   M→A	●	●	^	^	●
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5	A ⊕ M→A	●	●	^	^	●
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	A-M	●	●	^	^	^
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5	X-M	●	●	^	^	^
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A M	●	●	^	^	●
Jump Unconditional	JMP				BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4		●	●	●	●	●
Jump to Subroutine	JSR				BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		●	●	●	●	●

Symbols Op = Operation  
# = Number of bytes  
~ = Number of cycles

Table 6 Read/Modify/Write Instructions

Operations	Mnemonic	Addressing Modes										Boolean/Arithmetic Operation	Condition Code									
		Implied(A)		Implied(X)		Direct		Indexed (No Offset)		Indexed (8 Bit Offset)			H	I	N	Z	C					
		OP #	~	OP #	~	OP #	~	OP #	~	OP #	~											
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1→A or X+1→X or M+1→M	●	●	^	^	●
Decrement	DEC	4A	1	2	5A	1	2	3A	2	5	7A	1	5	6A	2	6	A-1→A or X-1→X or M-1→M	●	●	^	^	●
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M	●	●	0	1	●
Complement	COM	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	$\bar{A}$ →A or $\bar{X}$ →X or $\bar{M}$ →M	●	●	^	^	1
Negate (2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	00→A→A or 00→X→X or 00→M→M	●	●	^	^	^
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6		●	●	^	^	^
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6		●	●	^	^	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6		●	●	^	^	^
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6		●	●	0	^	^
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6		●	●	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	●	●	^	^	^
Test for Negative or Zero	TST	4D	1	2	5D	1	2	3D	2	4	7D	1	4	6D	2	5	A-00 or X-00 or M-00	●	●	^	^	●

Symbols Op = Operation  
# = Number of bytes  
~ = Number of cycles



Table 7 Branch Instructions

Operations	Mnemonic	Addressing Modes			Branch Test	Condition Code				
		Relative				H	I	N	Z	C
		OP	#	~						
Branch Always	BRA	20	2	3	None	●	●	●	●	●
Branch Never	BRN	21	2	3	None	●	●	●	●	●
Branch IF Higher	BHI	22	2	3	C+Z=0	●	●	●	●	●
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	●	●	●	●	●
Branch IF Carry Clear	BCC	24	2	3	C=0	●	●	●	●	●
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	●	●	●	●	●
Branch IF Carry Set	BCS	25	2	3	C=1	●	●	●	●	●
(Branch IF Lower)	(BLO)	25	2	3	C=1	●	●	●	●	●
Branch IF Not Equal	BNE	26	2	3	Z=0	●	●	●	●	●
Branch IF Equal	BEQ	27	2	3	Z=1	●	●	●	●	●
Branch IF Half Carry Clear	BHCC	28	2	3	H=0	●	●	●	●	●
Branch IF Half Carry Set	BHCS	29	2	3	H=1	●	●	●	●	●
Branch IF Plus	BPL	2A	2	3	N=0	●	●	●	●	●
Branch IF Minus	BMI	2B	2	3	N=1	●	●	●	●	●
Branch IF Interrupt Mask Bit is Clear	BMC	2C	2	3	I=0	●	●	●	●	●
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	3	I=1	●	●	●	●	●
Branch IF Interrupt Line is Low	BIL	2E	2	3	INT=0	●	●	●	●	●
Branch IF Interrupt Line is High	BIH	2F	2	3	INT=1	●	●	●	●	●
Branch to Subroutine	BSR	AD	2	5	—	●	●	●	●	●

Symbols. Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles



Table 8 Bit Manipulation Instructions

Operations	Mnemonic	Addressing Modes						Boolean/Arithmetic Operation	Branch Test	Condition Code				
		Bit Set/Clear			Bit Test and Branch					H	I	N	Z	C
		OP	#	~	OP	#	~							
Branch IF Bit n is set	BRSET n(n=0..7)	—	—	—	2·n	3	5	—	Mn=1	●	●	●	●	△
Branch IF Bit n is clear	BRCLR n(n=0..7)	—	—	—	01+2·n	3	5	—	Mn=0	●	●	●	●	△
Set Bit n	BSET n(n=0..7)	10+2·n	2	5	—	—	—	1→Mn	—	●	●	●	●	●
Clear Bit n	BCLR n(n=0..7)	11+2·n	2	5	—	—	—	0→Mn	—	●	●	●	●	●

Symbols Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles





Table 9 Control Instructions

Operations	Mnemonic	Addressing Modes			Boolean Operation	Condition Code				
		OP	#	~		H	I	N	Z	C
Transfer A to X	TAX	97	1	2	A→X	●	●	●	●	●
Transfer X to A	TXA	9F	1	2	X→A	●	●	●	●	●
Set Carry Bit	SEC	99	1	1	1→C	●	●	●	●	1
Clear Carry Bit	CLC	98	1	1	0→C	●	●	●	●	0
Set Interrupt Mask Bit	SEI	9B	1	2	1→I	●	1	●	●	●
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	●	0	●	●	●
Software Interrupt	SWI	83	1	10		●	1	●	●	●
Return from Subroutine	RTS	81	1	5		●	●	●	●	●
Return from Interrupt	RTI	80	1	8		?	?	?	?	?
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	●	●	●	●	●
No-Operation	NOP	9D	1	1	Advance Prog Cntr Only	●	●	●	●	●
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD charcters into BCD format	●	●	^	^	^*
Stop	STOP	8E	1	4		●	●	●	●	●
Wait	WAIT	8F	1	4		●	●	●	●	●

Symbols. Op = Operation \* Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance)  
 # = Number of bytes  
 ~ = Number of cycles

Table 10 Instruction Set (in Alphabetical Order)

Mnemonic	Addressing Modes										Condition Code				
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/Clear	Bit Test & Branch	H	I	N	Z	C
ADC		x	x	x		x	x	x			^	●	^	^	^
ADD		x	x	x		x	x	x			^	●	^	^	^
AND		x	x	x		x	x	x			●	●	^	^	●
ASL	x		x			x	x				●	●	^	^	^
ASR	x		x			x	x				●	●	^	^	^
BCC					x						●	●	●	●	●
BCLR									x		●	●	●	●	●
BCS					x						●	●	●	●	●
BEQ					x						●	●	●	●	●
BHCC					x						●	●	●	●	●
BHCS					x						●	●	●	●	●
BHI					x						●	●	●	●	●
(BHS)					x						●	●	●	●	●
BIH					x						●	●	●	●	●
BIL					x						●	●	●	●	●
BIT		x	x	x		x	x	x			●	●	^	^	^
(BLO)					x						●	●	●	●	●
BLS					x						●	●	●	●	●
BMC					x						●	●	●	●	●
BMI					x						●	●	●	●	●
BMS					x						●	●	●	●	●
BNE					x						●	●	●	●	●
BPL					x						●	●	●	●	●
BRA					x						●	●	●	●	●

Condition Code Symbols (to be continued)  
 H Half Carry (From Bit 3) C Carry/Borrow  
 I Interrupt Mask ^ Test and Set if True, Cleared Otherwise  
 N Negative (Sign Bit) ● Not Affected  
 Z Zero ? Load CC Register From Stack



Table 10 Instruction Set (in Alphabetical Order)

Mnemonic	Addressing Modes										Condition Code				
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set, Clear	Bit Test & Branch	H	I	N	Z	C
BRN					x						●	●	●	●	●
BRCLR										x	●	●	●	●	△
BRSET										x	●	●	●	●	△
BSET									x		●	●	●	●	●
BSR					x						●	●	●	●	●
CLC	x										●	●	●	●	0
CLI	x										●	0	●	●	●
CLR	x		x			x	x				●	●	0	1	●
CMP		x	x	x		x	x	x			●	●	△	△	△
COM	x		x			x	x				●	●	△	△	1
CPX		x	x	x		x	x	x			●	●	△	△	△
DAA	x										●	●	△	△	△
DEC	x		x			x	x				●	●	△	△	●
EOR		x	x	x		x	x	x			●	●	△	△	●
INC	x		x			x	x				●	●	△	△	●
JMP			x	x		x	x	x			●	●	●	●	●
JSR			x	x		x	x	x			●	●	●	●	●
LDA		x	x	x		x	x	x			●	●	△	△	●
LDX		x	x	x		x	x	x			●	●	△	△	●
LSL	x		x			x	x				●	●	△	△	△
LSR	x		x			x	x				●	0	△	△	△
NEG	x		x			x	x				●	●	△	△	△
NOP	x										●	●	●	●	●
ORA		x	x	x		x	x	x			●	●	△	△	●
ROL	x		x			x	x				●	●	△	△	△
ROR	x		x			x	x				●	●	△	△	△
RSP	x										●	●	●	●	●
RTI	x										?	?	?	?	?
RTS	x										●	●	●	●	●
SBC		x	x	x		x	x	x			●	●	△	△	△
SEC	x										●	●	●	●	1
SEI	x										●	1	●	●	●
STA			x	x		x	x	x			●	●	△	△	●
STOP	x										●	●	●	●	●
STX			x	x		x	x	x			●	●	△	△	●
SUB		x	x	x		x	x	x			●	●	△	△	△
SWI	x										●	1	●	●	●
TAX	x										●	●	●	●	●
TST	x		x			x	x				●	●	△	△	●
TXA	x										●	●	●	●	●
WAIT	x										●	●	●	●	●

Condition Code Symbols

- |   |                         |   |   |
|---|-------------------------|---|---|
| H | Half Carry (From Bit 3) | C | Carry Borrow                            |
| I | Interrupt Mask          | △ | Test and Set if True, Cleared Otherwise |
| N | Negative (Sign Bit)     | ● | Not Affected                            |
| Z | Zero                    | ? | Load CC Register From Stack             |

2



Table 11 Operation Code Map

Bit Manipulation		Branch	Read/Modify/Write					Control		Register/Memory							
Test & Branch	Set/Clear	Rel	DIR	A	X	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,X0		
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	← HIGH	
0	BRSET0	BSET0	BRA	NEG				RTI*	—	SUB						0	
1	BRCLR0	BCLR0	BRN	—				RTS*	—	CMP						1	
2	BRSET1	BSET1	BHI	—				—	—	SBC						2	
3	BRCLR1	BCLR1	BLS	COM				SWI*	—	CPX						3	
4	BRSET2	BSET2	BCC	LSR				—	—	AND						4	
5	BRCLR2	BCLR2	BCS	—				—	—	BIT						5	
6	BRSET3	BSET3	BNE	ROR				—	—	LDA						6	
7	BRCLR3	BCLR3	BEQ	ASR				—	TAX*	—	STA				STA(+1)	7	
8	BRSET4	BSET4	BHCC	LSL/ASL				—	CLC	EOR						8	
9	BRCLR4	BCLR4	BHCS	ROL				—	SEC	ADC						9	
A	BRSET5	BSET5	BPL	DEC				—	CLI*	ORA						A	
B	BRCLR5	BCLR5	BMI	—				—	SEI*	ADD						B	
C	BRSET6	BSET6	BMC	INC				—	RSP*	—	JMP(-1)				C		
D	BRCLR6	BCLR6	BMS	TST(-1)	TST	TST(-1)	DAA*	NOP	BSR*	JSR(+2)	JSR(+1)	JSR(+2)	D				
E	BRSET7	BSET7	BIL	—				STOP*	—	LDX						E	
F	BRCLR7	BCLR7	BIH	CLR				WAIT*	TXA*	—	STX				STX(+1)	F	
	3/5	2/5	2/3	2 5	1 2	1/2	2/6	1/5	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/3	

- (NOTES) 1. "—" is an undefined operation code  
 2. The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles)  
 The number of cycles for the mnemonics asterisked (\*) is as follows  
 RTI = 8                      DAA = 2                      TAX = 2                      BSR = 5  
 RTS = 5                      STOP = 4                      RSP = 2                      CLI = 2  
 SWI = 10                      WAIT = 4                      TXA = 2                      SEI = 2  
 3. The parenthesized numbers must be added to the cycle count of the particular instruction

• Additional Instructions

The following new instructions are used on the HD6305X.

- DAA** Converts the contents of the accumulator into BCD code.  
**WAIT** Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.  
**STOP** Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

■ PRECAUTION 1—BOARD DESIGN OF OSCILLATION CIRCUIT

When connecting crystal and ceramic resonator with the XTAL and EXTAL pins to oscillate, observe the following in designing the board.

- Locate crystal, ceramic resonator, and load capacity C<sub>1</sub> and C<sub>2</sub> as near the LSI as possible. (Induction of noise from outside to the XTAL and EXTAL pins may cause trouble in oscillation.)
- Wire the signal lines to the neighbouring XTAL and EXTAL pins as far apart as possible.
- Board design of situating signal lines or power supply lines near the oscillator circuit as shown in Fig. 40, should not be used because of trouble in oscillation in induction. The resistor between the XTAL and EXTAL, and pins close to them should be 10M Ω or more.

■ PRECAUTION 2—PROGRAM OF WRITE ONLY REGISTER

Read/Modify/Write instructions are unavailable for changing the contents of Write Only Register (e.g. DDR; Data Direction Register of I/O port) of HD6305X, HD6305Y and HD63P05Y.

- Data cannot be read from write only register. (e.g. DDR of I/O port)

While read/modify/write instructions are executed in the following sequence.

- Reads the contents from appointed address.
- Changes the data which has been read.
- Turn the data back to the original address.

Thus, read/modify/write instructions cannot be applied to write only register such as DDR.

- For the same reason, do not set DDR of I/O port using BSET and BCLR instructions.
- Stored instructions (e.g. STA and STX, etc.) are available for writing into the write only register.

■ PRECAUTION 3—SENDING/RECEIVING PROGRAM OF SERIAL DATA

Be careful that malfunction may occur if SDR (SERIAL DATA REGISTER: \$0012) is read or written during transmitting or receiving serial data.

■ PRECAUTION 4—WAIT/STOP INSTRUCTIONS PROGRAM

When I bit of condition code register is "1" and an interrupt ( $\overline{INT}_2$ ,  $\overline{TIMER}/\overline{INT}_2$ ) is held, the MCU does not enter into WAIT mode by executing the WAIT instruction.

In that case, after the 4 dummy cycles, the MCU executes the next instruction.

In the same way, when external interrupts ( $\overline{INT}$ ,  $\overline{INT}_2$ ) are held at the bit I set, the MCU does not enter into the STOP mode by executing STOP instruction. In that case the MCU executes the next instruction after the 4 dummy cycles.






Figure 39 Design of Oscillation Circuit Board





Figure 40 Example of Circuit Causing Trouble in Oscillation

**PRECAUTION TO USE BSR**


If there is 2nd BSR programmed on the address which is directed by first BSR, 2nd BSR may not be executed correctly. For this reason, BSR should not be programmed on the address which is directed by first BSR.

If necessary, please program as following.


- (1) On the address which first BSR directed, NOP instruction should be inserted before second BSR.
- (2) On the address which first BSR directed, JSR instruction should be programmed instead of 2nd BSR.



example of malfunction of 2nd BSR execution



example of counter measure (NOP is inserted)




example of counter measure (JSR is used instead of BSR)

**PRECAUTION WHEN USING BIL/BIH INSTRUCTION**

- (1) Execute Instruction after the  $\overline{INT}$  Voltage level has stabilized above  $V_{IH}$  or below  $V_{IL}$ .
- (2)  $\overline{INT}$  voltage level needs to be stabilized while BIL/BIH Instruction Execution.

There may be a malfunction by glitch on control signal if BIL/BIH Instruction Execution has exercised in unstabilized  $\overline{INT}$  signal level.



# HD6305Y2, HD63A05Y2, HD63B05Y2 — CMOS MCU (Microcomputer Unit)


The HD6305Y2 is a CMOS 8-bit single chip microcomputer. A CPU, a clock generator, a 256 byte RAM, I/O terminals, two timers and a serial communication interface (SCI) are built in the HD6305Y2. Its memory space is expandable to 16k bytes externally.

The HD6305Y2 has the same function as the HD6305Y2's except for the number of I/O terminals. The HD6305Y2 is a microcomputer unit which includes no ROM and its memory space is expandable to 16k bytes externally

## ■ HARDWARE FEATURES


- 8-bit based MCU
- 256-bytes of RAM
- A total of 31 terminals, including 24 I/O's, 7 inputs
- Two timers
  - 8-bit timer with a 7-bit prescaler (programmable prescaler, event counter)
  - 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
  - Wait . . . . . In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operable.
  - Stop . . . . . In this mode, the clock stops but the RAM data, I/O status and registers are held.
  - Standby . . . . . In this mode, the clock stops, the RAM data is held, and the other internal condition is reset.
- Minimum instruction cycle time
  - HD6305Y2 . . . 1  $\mu$ s ( $f = 1$  MHz)
  - HD63A05Y2 . . . 0.67  $\mu$ s ( $f = 1.5$  MHz)
  - HD63B05Y2 . . . 0.5  $\mu$ s ( $f = 2$  MHz)
- Wide operating range
  - $V_{CC} = 3$  to 6V ( $f = 0.1$  to 0.5 MHz)
  - HD6305Y2 . . .  $f = 0.1$  to 1 MHz ( $V_{CC} = 5V \pm 10\%$ )
  - HD63A05Y2 . . .  $f = 0.1$  to 1.5 MHz ( $V_{CC} = 5V \pm 10\%$ )
  - HD63B05Y2 . . .  $f = 0.1$  to 2 MHz ( $V_{CC} = 5V \pm 10\%$ )

HD6305Y2P, HD63A05Y2P,  
HD63B05Y2P



(DP-64S)

HD6305Y2F, HD63A05Y2F,  
HD63B05Y2F



(FP-64)

## ■ SOFTWARE FEATURES

- Similar to HD6800
- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for 192 byte RAM bits within page 0 and I/O terminals)
- A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set


## ■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles




■ PIN ARRANGEMENT

• HD6305Y2P, HD63A05Y2P, HD63B05Y2P




(Top View)

• HD6305Y2F, HD63A05Y2F, HD63B05Y2F



(Top View)

■ BLOCK DIAGRAM



# HD6305Y2, HD63A05Y2, HD63B05Y2

## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}$	-0.3 ~ $V_{CC} + 0.3$	V
Operating Temperature	$T_{opr}$	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended  $V_{in}$ ,  $V_{out}$ :  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

## ■ ELECTRICAL CHARACTERISTICS

### ● DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ , $V_{SS} = GND$ , $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES, STBY	$V_{IH}$	$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V	
	EXTAL		$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$		
	Other Inputs		2.0	—	$V_{CC} + 0.3$		
Input "Low" Voltage	All Inputs	$V_{IL}$	-0.3	—	0.8	V	
Output "High" Voltage	All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$	2.4	—	—	V
			$I_{OH} = -10\mu A$	$V_{CC} - 0.7$	—	—	
Output "Low" Voltage	All Outputs	$V_{OL}$	$I_{OL} = 1.6mA$	—	—	0.55	V
Input Leakage Current	TIMER, INT, $D_1 \sim D_7, STBY$	$ I_{IL} $	—	—	1.0	$\mu A$	
Three-state Current	$A_0 \sim A_7, B_0 \sim B_7,$ $C_0 \sim C_7, ADDR_0 \sim ADDR_{13},$ $DATA_0 \sim DATA_7, E^*, R/W^*$	$ I_{TSil} $	$V_{in} = 0.5 \sim V_{CC} - 0.5$	—	—	1.0	$\mu A$
Current Dissipation**	Operating	$I_{CC}$	$f = 1MHz^{***}$	—	5	10	mA
	Wait			—	2	5	mA
	Stop			—	2	10	$\mu A$
	Standby			—	2	10	$\mu A$
Input Capacitance	All Terminals	$C_{in}$	$f = 1MHz, V_{in} = 0V$	—	—	12	pF

\* Only at standby

\*\* All output and RES terminal are open, and ponetrate current of input are not included. ( $V_{IH} \text{ min} = V_{CC} - 1.0V, V_{IL} \text{ max} = 0.8V$ )

\*\*\* The value at  $f = x \text{ MHz}$  is given by using

$$I_{CC} (f = x \text{ MHz}) = I_{CC} (f = 1 \text{ MHz}) \times x$$

### ● AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ , $V_{SS} = GND$ , $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305Y2			HD63A05Y2			HD63B05Y2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Cycle Time	$t_{cyc}$	Fig. 1	1	—	10	0.666	—	10	0.5	—	10	$\mu s$
Enable Rise Time	$t_{Er}$		—	—	20	—	—	20	—	—	20	ns
Enable Fall Time	$t_{Ef}$		—	—	20	—	—	20	—	—	20	ns
Enable Pulse Width ("High" Level)	$PW_{EH}$		450	—	—	300	—	—	220	—	—	ns
Enable Pulse Width ("Low" Level)	$PW_{EL}$		450	—	—	300	—	—	220	—	—	ns
Address Delay Time	$t_{AD}$		—	—	250	—	—	190	—	—	180	ns
Address Hold Time	$t_{AH}$		40	—	—	30	—	—	20	—	—	ns
Data Delay Time	$t_{DW}$		—	—	200	—	—	160	—	—	120	ns
Data Hold Time (Write)	$t_{HW}$		40	—	—	30	—	—	20	—	—	ns
Data Set-up Time (Read)	$t_{DSR}$		80	—	—	60	—	—	50	—	—	ns
Data Hold Time (Read)	$t_{HR}$		0	—	—	0	—	—	0	—	—	ns



● **PORT TIMING** ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = GND$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305Y2			HD63A05Y2			HD63B05Y2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Port Data Set-up Time (Port A, B, C, D)	$t_{PDS}$	Fig. 2	200	—	—	200	—	—	200	—	—	ns
Port Data Hold Time (Port A, B, C, D)	$t_{PDH}$		200	—	—	200	—	—	200	—	—	ns
Port Data Delay Time (Port A, B, C)	$t_{PDW}$	Fig. 3	—	—	300	—	—	300	—	—	300	ns

● **CONTROL SIGNAL TIMING** ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = GND$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305Y2			HD63A05Y2			HD63B05Y2			Unit
			min	typ	max	min	typ	max	min	typ	max	
$\overline{INT}$ Pulse Width	$t_{iWL}$	Fig. 5	$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
$\overline{INT}_2$ Pulse Width	$t_{iWL2}$		$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
$\overline{RES}$ Pulse Width	$t_{rWL}$		5	—	—	5	—	—	5	—	—	$t_{cyc}$
Control Set-up Time	$t_{CS}$	Fig. 5	250	—	—	250	—	—	250	—	—	ns
Timer Pulse Width	$t_{TWL}$		$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
Oscillation Start Time (Crystal)	$t_{CS}$	Fig. 5, Fig. 20*	—	—	20	—	—	20	—	—	20	ms
Reset Delay Time	$t_{RHL}$	Fig. 19	80	—	—	80	—	—	80	—	—	ms

\*  $C_L = 22pF \pm 20\%$ ,  $R_s = 60\Omega$  max.

● **SCI TIMING** ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = GND$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305Y2			HD63A05Y2			HD63B05Y2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Clock Cycle	$t_{Scyc}$	Fig. 6, Fig. 7	1	—	32768	0.67	—	21845	0.5	—	16384	$\mu s$
Data Output Delay Time	$t_{TXD}$		—	—	250	—	—	250	—	—	250	ns
Data Set-up Time	$t_{SRX}$		200	—	—	200	—	—	200	—	—	ns
Data Hold Time	$t_{HRX}$		100	—	—	100	—	—	100	—	—	ns








Figure 1 Bus Timing




Figure 2 Port Data Set-up and Hold Times (MCU Read)




Figure 3 Port Data Delay Time (MCU Write)




Figure 4 Interrupt Sequence






Figure 5 Reset Timing




Figure 6 SCI Timing (Internal Clock)





Figure 7 SCI Timing (External Clock)



2



- (NOTES)
1. The load capacitance includes stray capacitance caused by the probe, etc.
  2. All diodes are 1S2074 (H)

Figure 8 Test Load

## DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the MCU are described here.

### • V<sub>CC</sub>, V<sub>SS</sub>

Voltage is applied to the MCU through these two terminals. V<sub>CC</sub> is 5.0V ± 10%, while V<sub>SS</sub> is grounded.

### • INT<sub>1</sub>, INT<sub>2</sub>

External interrupt request inputs to the MCU. For details, refer to "INTERRUPT". The INT<sub>2</sub> terminal is also used as the port D<sub>6</sub> terminal.

### • XTAL, EXTAL

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

### • TIMER

This is an input terminal for event counter. Refer to "TIMER" for details.

### • RES

Used to reset the MCU. Refer to "RESET" for details.

### • NUM

This terminal is not for user application. In case of the HD6305Y1, this terminal should be connected to V<sub>CC</sub> through 10kΩ resistance. In case of the HD6305Y2, this terminal should be connected to V<sub>SS</sub>.

### • Enable (E)

This output terminal supplies E clock. Output is a single-phase, TTL compatible and 1/4 crystal oscillation frequency or 1/4 external clock frequency. It can drive one TTL load and a 90pF condenser.

### • Read/Write (R/W)

This TTL compatible output signal indicates to peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low"). The normal standby state is Read ("High"). Its output can drive one TTL load and a 90pF condenser.

### • Data Bus (DATA<sub>0</sub> ~ DATA<sub>7</sub>)

This TTL compatible three-state buffer can drive one TTL load and 90pF.

### • Address Bus (ADR<sub>0</sub> ~ ADR<sub>13</sub>)

Each terminal is TTL compatible and can drive one TTL load and 90pF.

### • Input/Output Terminals (A<sub>0</sub> ~ A<sub>7</sub>, B<sub>0</sub> ~ B<sub>7</sub>, C<sub>0</sub> ~ C<sub>7</sub>)

These 24 terminals consist of three 8-bit I/O ports (A, B, C). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

### • Input Terminals (D<sub>1</sub> ~ D<sub>7</sub>)

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, D<sub>6</sub> is also used as INT<sub>2</sub>. If D<sub>6</sub> is used as a port, the INT<sub>2</sub> interrupt mask bit of the miscellaneous register must be set to "1" to prevent an INT<sub>2</sub> interrupt from being accidentally accepted.

### • STBY

This terminal is used to place the MCU into the standby mode. With STBY at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C<sub>5</sub>, C<sub>6</sub> and C<sub>7</sub>. For details, refer to "SERIAL COMMUNICATION INTERFACE."

### • CK (C<sub>5</sub>)

Used to input or output clocks for serial operation.

### • Rx (C<sub>6</sub>)

Used to receive serial data.

### • Tx (C<sub>7</sub>)

Used to transmit serial data.

## MEMORY MAP

The memory map of the MCU is shown in Fig. 9. \$0140 ~ \$1FFF of the HD6305Y2 are external addresses. However, care should be taken to assign vector addresses to \$1FF6 ~ \$1FFF. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 10. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.



tions. The CC bits are as follows:

- Half Carry (H): Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic operation (ADD, ADC).
- Interrupt (I): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the CLI has been executed.)
- Negative (N): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").
- Zero (Z): Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.
- Carry/Borrow (C): Represents a carry or borrow that occurred in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

■ INTERRUPT

There are six different types of interrupt: external interrupts (INT, INT<sub>2</sub>), internal timer interrupts (TIMER, TIMER<sub>2</sub>), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the INT<sub>2</sub> and TIMER or the SCI and TIMER<sub>2</sub> generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
INT	3	\$1FFA, \$1FFB
TIMER/INT <sub>2</sub>	4	\$1FF8, \$1FF9
SCI/TIMER <sub>2</sub>	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 12. A block diagram of the interrupt request source is shown in Fig. 13.




Figure 12 Interrupt Flow Chart



In the block diagram, both the external interrupts  $\overline{\text{INT}}$  and  $\overline{\text{INT}}_2$  are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The  $\overline{\text{INT}}$  interrupt request is automatically cleared if jumping is made to the  $\overline{\text{INT}}$  processing routine. Meanwhile, the  $\overline{\text{INT}}_2$  request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts ( $\overline{\text{INT}}$ ,  $\overline{\text{INT}}_2$ ), internal timer interrupts (TIMER, TIMER<sub>2</sub>) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The  $\overline{\text{INT}}_2$  interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER<sub>2</sub> interrupt by setting bit 4 of the serial status register.

The status of the  $\overline{\text{INT}}$  terminal can be tested by a BIH or BIH instruction. The  $\overline{\text{INT}}$  falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the  $\overline{\text{INT}}_2$  terminal.

• **Miscellaneous Register (MR; \$000A)**

The interrupt vector address for the external interrupt  $\overline{\text{INT}}_2$  is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR, \$000A) is available to control the  $\overline{\text{INT}}_2$  interrupts.

Bit 7 of this register is the  $\overline{\text{INT}}_2$  interrupt request flag. When the falling edge is detected at the  $\overline{\text{INT}}_2$  terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is  $\overline{\text{INT}}_2$  interrupt. Bit 7 can be reset by software.



Bit 6 is the  $\overline{\text{INT}}_2$  interrupt mask bit. If this bit is set to "1", then the  $\overline{\text{INT}}_2$  interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

■ **TIMER**

Figure 14 shows a MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 13 Interrupt Request Generation Circuitry



register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the CPU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.


To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.

TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

• **Timer Control Register (TCR; \$0009)**

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection

TCR		Clock input source
Bit 5	Bit 4	
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal




Figure 14 Timer Block Diagram



A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: ÷1, ÷2, ÷4, ÷8, ÷16, ÷32, ÷64 and ÷128. After reset, the TCR is set to the ÷1 mode.

Table 3 Prescaler Division Ratio Selection

TCR			Prescaler division ratio
Bit 2	Bit 1	Bit 0	
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128

A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

■ SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μs to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one octal counter and one prescaler. (See Fig. 15.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

● SCI Control Register (SCR; \$0010)





Figure 15 SCI Block Diagram





# HD6305Y2, HD63A05Y2, HD63B05Y2

SCR7	C <sub>7</sub> terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C <sub>6</sub> terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C <sub>5</sub> terminal
0	0	—	Used as I/O terminal (by DDR).
0	1	—	
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

### Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the C<sub>7</sub> becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

### Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the C<sub>6</sub> becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

### Bits 5 and 4 (SCR5, SCR4)

These bits are used to select a clock source. After reset, the bits are cleared to "0".

### Bits 3 ~ 0 (SCR3 ~ SCR0)


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

SCR3	SCR2	SCR1	SCR0	Transfer clock rate	
				4.00 MHz	4.194 MHz
0	0	0	0	1 μs	0.95 μs
0	0	0	1	2 μs	1.91 μs
0	0	1	0	4 μs	3.82 μs
0	0	1	1	8 μs	7.64 μs
?	?	?	?	?	?
1	1	1	1	32768 μs	1/32 s

### •SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

### •SCI Status Register (SSR; \$0011)



### Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

### Bit 6 (SSR6)

Bit 6 is the TIMER<sub>2</sub> interrupt request bit. TIMER<sub>2</sub> is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER<sub>2</sub>.)

### Bit 5 (SSR5)

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

### Bit 4 (SSR4)

Bit 4 is the TIMER<sub>2</sub> interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER<sub>2</sub> interrupt (SSR6) is masked. When reset, it is set to "1".

### Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

### Bits 2 ~ 0

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present

SSR6	TIMER <sub>2</sub> interrupt request
0	Absent
1	Present

SSR5	SCI interrupt mask
0	Enabled
1	Disabled

SSR4	TIMER <sub>2</sub> interrupt mask
0	Enabled
1	Disabled

### •Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C<sub>7</sub>/Tx terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 16.) When 8 bit of



data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C<sub>7</sub>/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits 0 ~ 3 of the SCI control register is ignored, and the C<sub>5</sub>/CK terminal is set as input. If the internal clock has been selected, the C<sub>5</sub>/CK terminal is set as output and clocks are output at the transfer rate selected by bits 0 ~ 3 of the SCI control register.




Figure 16 SCI Timing Chart

• Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.)

The data from the C<sub>6</sub>/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 16). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source has been selected, the transfer rate determined by bits 0 ~ 3 of the SCI control register is ignored and the data is received synchronously with the clock from the C<sub>5</sub>/CK terminal. If the internal clock has been selected, the C<sub>5</sub>/CK terminal is set as output and clocks are output at the transfer rate selected by bits 0 ~ 3 of the SCI control register.

• TIMER<sub>2</sub>

The SCI transfer clock generator can be used as a timer. The clock selected by bits 3 ~ 0 of the SCI control register (4 μs ~ approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER<sub>2</sub> interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER<sub>2</sub> can be used as a reload counter or clock.




Figure 17 Input/Output Port Diagram

Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	X	3-state	Pin

Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V<sub>SS</sub> via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

• RESET

The MCU can be reset either by external reset input ( $\overline{RES}$ ) or power-on reset. (See Fig. 18.) On power up, the reset input must be held "Low" for at least t<sub>OSC</sub> to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the  $\overline{RES}$  input as shown in Fig. 19.

- ① : Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- ②, ④ : TIMER<sub>2</sub> interrupt request
- ③, ⑤ : TIMER<sub>2</sub> interrupt request bit cleared




Figure 18 Power On and Reset Timing




Figure 19 Input Reset Delay Circuit

## INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the




Figure 20 Internal Oscillator Circuit

requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut 2.0 ~ 8.0MHz) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 20. Figs. 21 and 22 illustrate the specifications and typical arrangement of the crystal, respectively.





Figure 21 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTERNAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 22 Typical Crystal Arrangement

## LOW POWER DISSIPATION MODE

The HD6305Y has three low power dissipation modes: wait, stop and standby.

### Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions – the timer and the serial communication interface – stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt ( $\overline{INT}$ , TIMER/INT<sub>2</sub> or SCI/TIMER<sub>2</sub>), RES or STBY. The RES resets the MCU and the STBY brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the  $\overline{INT}$  (i.e., TIMER/INT<sub>2</sub> or SCI/TIMER<sub>2</sub>) is masked by the timer control

register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 23 shows a flowchart for the wait function.

• **Stop Mode**

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt ( $\overline{INT}$  or  $\overline{INT}_2$ ),  $\overline{RES}$  or  $\overline{STBY}$ . The  $\overline{RES}$  resets the MCU and the  $\overline{STBY}$  brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the  $\overline{INT}_2$  interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 24 shows a flowchart for the stop function. Fig. 25 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by  $\overline{RES}$ , oscillation starts when the  $\overline{RES}$  goes "0" and the CPU restarts when the  $\overline{RES}$  goes "1". The duration of  $RES="0"$  must exceed 30 ms to assure stabilized oscillation.

• **Standby Mode**

The MCU enters into the standby mode when the  $\overline{STBY}$  terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing  $\overline{STBY}$  "High". The CPU must be restarted by reset. The timing of input signals at the  $\overline{RES}$  and  $\overline{STBY}$  terminals is shown in Fig. 26.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 27.

(Note)

When I bit of condition code register is "1" and interrupt ( $\overline{INT}$ ,  $\overline{TIMER}/\overline{INT}_2$ ,  $\overline{SCI}/\overline{TIMER}_2$ ) is held, MCU does not enter WAIT mode by the execution of WAIT instruction.

In that case, after the 4 dummy cycles MCU executes the next instruction.

In the same way, when external interrupts ( $\overline{INT}$ ,  $\overline{INT}_2$ ) are held at the bit I set, MCU does not enter STOP mode by the execution of STOP instruction. In that case, also, MCU executes the next instruction after the 4 dummy cycles.






Figure 23 Wait Mode Flow Chart






Figure 24 Stop Mode Flow Chart

2




Figure 25 Timing Chart of Releasing from Stop Mode




Figure 26 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

Mode	Start		Condition						Escape
			Oscillator	CPU	Timer, Serial	Register	RAM	I/O terminal	
WAIT	Soft-ware	WAIT instruction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT <sub>2</sub> , each interrupt request of TIMER, TIMER <sub>2</sub> , SCI
STOP		STOP instruction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT <sub>2</sub>
Stand-by	Hard-ware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High impedance	STBY="High"






Figure 27 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

■ BIT MANIPULATION

The MCU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM within page 0 or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 ~ \$FF) can be tested by the BRSET or BRCLR instruction, depending on the result of the test, the program can branch to required destinations. Since bits in the RAM on page 0, or I/O can be manipulated, the user may use a bit within the RAM on page 0 as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 28 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of 10µs from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

```

    SELF 1  BRCLR 0, PORT A, SELF 1
           BSET 1, PORT A
           BCLR 1, PORT A
           ...
  
```

Figure 28 Example of Bit Manipulation

■ ADDRESSING MODES

Ten different addressing modes are available to the MCU.

• Immediate

See Fig. 29. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The

effective address (EA) is PC and the operand is fetched from the byte that follows the operation code.

• Direct

See Fig. 30. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. 192 byte RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

• Extended

See Fig. 31. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

• Relative

See Fig. 32. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

• Indexed (No Offset)

See Fig. 33. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.





• **Indexed (8-bit Offset)**

See Fig. 34. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

• **Indexed (16-bit Offset)**

See Fig. 35. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

• **Bit Set/Clear**

See Fig. 36. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

• **Bit Test and Branch**

See Fig. 37. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

• **Implied**

See Fig. 38. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 29 Example of Immediate Addressing




Figure 30 Example of Direct Addressing






Figure 31 Example of Extended Addressing




Figure 32 Example of Relative Addressing




Figure 33 Example of Indexed (No Offset) Addressing

2




Figure 34 Example of Index (8-bit Offset) Addressing




Figure 35 Example of Index (16-bit Offset) Addressing




Figure 36 Example of Bit Set/Clear Addressing




Figure 37 Example of Bit Test and Branch Addressing




Figure 38 Example of Implied Addressing

■ INSTRUCTION SET

There are 62 basic instructions available to the HD6305Y MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

• Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305Y MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

• Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

• Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

• Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

• Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table 9.

• List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305Y MCU in the alphabetical order.

• Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.








Table 5 Register/Memory Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code										
		Immediate			Direct			Extended			Indexed (No Offset)		Indexed (8-Bit Offset)		Indexed (16-Bit Offset)		H	I	N	Z	C				
		OP #	~	OP #	~	OP #	~	OP #	~	OP #	~	OP #	~		OP #	~									
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	●	●	^	^	●
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	●	●	^	^	●
Store A in Memory	STA	-	-	-	B7	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	●	●	^	^	●
Store X in Memory	STX	-	-	-	BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	●	●	^	^	●
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5	A+M→A	^	●	^	^	^
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C→A	^	●	^	^	^
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5	A-M→A	●	●	^	^	^
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C→A	●	●	^	^	^
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A·M→A	●	●	^	^	●
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	●	●	^	^	●
Exclusive OR Memory with A	EOR	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5	A+M→A	●	●	^	^	●
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	A-M	●	●	^	^	^
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5	X-M	●	●	^	^	^
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A·M	●	●	^	^	●
Jump Unconditional	JMP	-	-	-	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4		●	●	●	●	●
Jump to Subroutine	JSR	-	-	-	BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		●	●	●	●	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles

Table 6 Read/Modify/Write Instructions

Operations	Mnemonic	Addressing Modes												Boolean/Arithmetic Operation	Condition Code							
		Implied(A)			Implied(X)			Direct			Indexed (No Offset)		Indexed (8 Bit Offset)		H	I	N	Z	C			
		OP #	~	OP #	~	OP #	~	OP #	~	OP #	~	OP #	~									
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1→A or X+1→X or M+1→M	●	●	^	^	●
Decrement	DEC	4A	1	2	5A	1	2	3A	2	5	7A	1	5	6A	2	6	A-1→A or X-1→X or M-1→M	●	●	^	^	●
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M	●	●	0	1	●
Complement	COM	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	$\bar{A}$ →A or $\bar{X}$ →X or $\bar{M}$ →M	●	●	^	^	1
Negate (2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	00→A→A or 00→X→X or 00→M→M	●	●	^	^	^
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6		●	●	^	^	^
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6		●	●	^	^	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6		●	●	^	^	^
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6		●	●	0	^	^
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6		●	●	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL	●	●	^	^	^
Test for Negative or Zero	TST	4D	1	2	5D	1	2	3D	2	4	7D	1	4	6D	2	5	A→00 or X→00 or M→00	●	●	^	^	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles



Table 7 Branch Instructions

Operations	Mnemonic	Addressing Modes			Branch Test	Condition Code				
		Relative				H	I	N	Z	C
		OP	#	~						
Branch Always	BRA	20	2	3	None	●	●	●	●	●
Branch Never	BRN	21	2	3	None	●	●	●	●	●
Branch IF Higher	BHI	22	2	3	C+Z=0	●	●	●	●	●
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	●	●	●	●	●
Branch IF Carry Clear	BCC	24	2	3	C=0	●	●	●	●	●
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	●	●	●	●	●
Branch IF Carry Set	BCS	25	2	3	C=1	●	●	●	●	●
(Branch IF Lower)	(BLO)	25	2	3	C=1	●	●	●	●	●
Branch IF Not Equal	BNE	26	2	3	Z=0	●	●	●	●	●
Branch IF Equal	BEQ	27	2	3	Z=1	●	●	●	●	●
Branch IF Half Carry Clear	BHCC	28	2	3	H=0	●	●	●	●	●
Branch IF Half Carry Set	BHCS	29	2	3	H=1	●	●	●	●	●
Branch IF Plus	BPL	2A	2	3	N=0	●	●	●	●	●
Branch IF Minus	BMI	2B	2	3	N=1	●	●	●	●	●
Branch IF Interrupt Mask Bit is Clear	BMC	2C	2	3	I=0	●	●	●	●	●
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	3	I=1	●	●	●	●	●
Branch IF Interrupt Line is Low	BIL	2E	2	3	INT=0	●	●	●	●	●
Branch IF Interrupt Line is High	BIH	2F	2	3	INT=1	●	●	●	●	●
Branch to Subroutine	BSR	AD	2	5	—	●	●	●	●	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles

2

Table 8 Bit Manipulation Instructions

Operations	Mnemonic	Addressing Modes						Boolean/Arithmetic Operation	Branch Test	Condition Code				
		Bit Set/Clear			Bit Test and Branch					H	I	N	Z	C
		OP	#	~	OP	#	~							
Branch IF Bit n is set	BRSET n(n=0..7)	—	—	—	2·n	3	5	—	Mn=1	●	●	●	●	^
Branch IF Bit n is clear	BRCLR n(n=0..7)	—	—	—	01+2·n	3	5	—	Mn=0	●	●	●	●	^
Set Bit n	BSET n(n=0..7)	10+2·n	2	5	—	—	—	1→Mn	—	●	●	●	●	●
Clear Bit n	BCLR n(n=0..7)	11+2·n	2	5	—	—	—	0→Mn	—	●	●	●	●	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles



Table 9 Control Instructions

Operations	Mnemonic	Addressing Modes			Boolean Operation	Condition Code				
		Implied				H	I	N	Z	C
		OP	#	~						
Transfer A to X	TAX	97	1	2	A→X	●	●	●	●	●
Transfer X to A	TXA	9F	1	2	X→A	●	●	●	●	●
Set Carry Bit	SEC	99	1	1	1→C	●	●	●	●	1
Clear Carry Bit	CLC	98	1	1	0→C	●	●	●	●	0
Set Interrupt Mask Bit	SEI	9B	1	2	1→I	●	1	●	●	●
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	●	0	●	●	●
Software Interrupt	SWI	83	1	10		●	1	●	●	●
Return from Subroutine	RTS	81	1	5		●	●	●	●	●
Return from Interrupt	RTI	80	1	8		?	?	?	?	?
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	●	●	●	●	●
No-Operation	NOP	9D	1	1	Advance Prog Cntr Only	●	●	●	●	●
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD characters into BCD format	●	●	^	^	^*
Stop	STOP	8E	1	4		●	●	●	●	●
Wait	WAIT	8F	1	4		●	●	●	●	●

Symbols. Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles  
 \* Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

Table 10 Instruction Set (in Alphabetical Order)

Mnemonic	Addressing Modes										Condition Code				
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/Clear	Bit Test & Branch	H	I	N	Z	C
ADC		x	x	x		x	x	x			^	●	^	^	^
ADD		x	x	x		x	x	x			^	●	^	^	^
AND		x	x	x		x	x	x			●	●	^	^	^
ASL	x		x			x	x				●	●	^	^	^
ASR	x		x			x	x				●	●	^	^	^
BCC					x						●	●	●	●	●
BCLR									x		●	●	●	●	●
BCS					x						●	●	●	●	●
BEQ					x						●	●	●	●	●
BHCC					x						●	●	●	●	●
BHCS					x						●	●	●	●	●
BHI					x						●	●	●	●	●
(BHS)					x						●	I	●	●	●
BIH					x						●	●	●	●	●
BIL					x						●	●	●	●	●
BIT		x	x	x		x	x	x			●	●	^	^	^
(BLO)					x						●	●	●	●	●
BLS					x						●	●	●	●	●
BMC					x						●	●	●	●	●
BMI					x						●	●	●	●	●
BMS					x						●	●	●	●	●
BNE					x						●	●	●	●	●
BPL					x						●	●	●	●	●
BRA					x						●	●	●	●	●

Condition Code Symbols.  
 H Half Carry (From Bit 3)  
 I Interrupt Mask  
 N Negative (Sign Bit)  
 Z Zero  
 C Carry, Borrow  
 ^ Test and Set if True, Cleared Otherwise  
 ● Not Affected  
 ? Load CC Register From Stack

(to be continued)



Table 10 Instruction Set (in Alphabetical Order)

Mnemonic	Addressing Modes										Condition Code				
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set Clear	Bit Test & Branch	H	I	N	Z	C
BRN					x						●	●	●	●	●
BRCLR										x	●	●	●	●	^
BRSET										x	●	●	●	●	^
BSET									x		●	●	●	●	●
BSR					x						●	●	●	●	●
CLC	x										●	●	●	●	0
CLI	x										●	0	●	●	●
CLR	x		x			x	x				●	●	0	1	●
CMP		x	x	x		x	x	x			●	●	^	^	^
COM	x		x			x	x				●	●	^	^	1
CPX		x	x	x		x	x	x			●	●	^	^	^
DAA	x										●	●	^	^	^
DEC	x		x			x	x				●	●	^	^	●
EOR		x	x	x		x	x	x			●	●	^	^	●
INC	x		x			x	x				●	●	^	^	●
JMP			x	x		x	x	x			●	●	●	●	●
JSR			x	x		x	x	x			●	●	●	●	●
LDA		x	x	x		x	x	x			●	●	^	^	●
LDX		x	x	x		x	x	x			●	●	^	^	●
LSL	x		x			x	x				●	●	^	^	^
LSR	x		x			x	x				●	●	0	^	^
NEG	x		x			x	x				●	●	/	^	^
NOP	x										●	●	●	●	●
ORA		x	x	x		^	x	x			●	●	^	^	^
ROL	x		x			x	x				●	●	/	/	/
ROR	x		x			x	x				●	●	/	^	^
RSP	x										●	●	●	●	●
RTI	x										?	?	?	?	?
RTS	x										●	●	●	●	●
SBC		x	x	x		x	x	x			●	●	/	^	^
SEC	x										●	●	●	●	1
SEI	x										●	1	●	●	●
STA			x	x		x	x	x			●	●	^	^	●
STOP	x										●	●	●	●	●
STX			x	x		x	x	x			●	●	^	/	●
SUB		x	x	x		x	x	x			●	●	/	^	/
SWI	x										●	1	●	●	●
TAX	x										●	●	●	●	●
TST	x		x			x	x				●	●	/	^	●
TXA	x										●	●	●	●	●
WAIT	x										●	●	●	●	●

Condition Code Symbols

- |   |                         |   |   |
|---|-------------------------|---|---|
| H | Half Carry (From Bit 3) | C | Carry Borrow                            |
| I | Interrupt Mask          | / | Test and Set if True. Cleared Otherwise |
| N | Negative (Sign Bit)     | ● | Not Affected                            |
| Z | Zero                    | ? | Load CC Register From Stack             |

2





Table 11 Operation Code Map

Bit Manipulation		Branch	Read/Modify/Write					Control		Register/Memory							
Test & Branch	Set/ Clear	Rel	DIR	A	X	.X1	.X0	IMP	IMP	IMM	DIR	EXT	.X2	.X1	.X0		
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	← HIGH	
0	BRSET0	BSET0	BRA	NEG				RTI*	SUB							0	
1	BRCLR0	BCLR0	BRN	---				RTS*	CMP							1	
2	BRSET1	BSET1	BHI	---				SBC							2		
3	BRCLR1	BCLR1	BLS	COM				SWI*	CPX							3	
4	BRSET2	BSET2	BCC	LSR				AND							4		
5	BRCLR2	BCLR2	BCS	---				BIT							5		
6	BRSET3	BSET3	BNE	ROR				LDA							6		
7	BRCLR3	BCLR3	BEQ	ASR				TAX*	STA					STA(+1)	7		
8	BRSET4	BSET4	BHCC	LSL/ASL				CLC	EOR							8	
9	BRCLR4	BCLR4	BHCS	ROL				SEC	ADC							9	
A	BRSET5	BSET5	BPL	DEC				CLI*	ORA							A	
B	BRCLR5	BCLR5	BMI	---				SEI*	ADD							B	
C	BRSET6	BSET6	BMC	INC				RSP*	JMP(-1)							C	
D	BRCLR6	BCLR6	BMS	TST(-1)	TST	TST(-1)	DAA*	NOP	BSR*	JSR(+2)	JSR(+1)	JSR(+2)				D	
E	BRSET7	BSET7	BIL	---				STOP*	LDX							E	
F	BRCLR7	BCLR7	BIH	CLR				WAIT*	TXA*	STX					STX(+1)	F	
	3/5	2/5	2/3	2/5	1/2	1/2	2/6	1/5	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/3	← LOW

- (NOTES) 1. “-” is an undefined operation code  
 2. The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles). The number of cycles for the mnemonics asterisked (\*) is as follows.
- |      |    |     |   |
|------|----|-----|---|
| RTI  | 8  | TAX | 2 |
| RTS  | 5  | RSP | 2 |
| SWI  | 10 | TXA | 2 |
| DAA  | 2  | BSR | 5 |
| STOP | 4  | CLI | 2 |
| WAIT | 4  | SEI | 2 |
3. The parenthesized numbers must be added to the cycle count of the particular instruction

• Additional Instructions

The following new instructions are used on the HD6305Y  
**DAA** Converts the contents of the accumulator into BCD code.  
**WAIT** Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.  
**STOP** Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

■ PRECAUTION 1—BOARD DESIGN OF OSCILLATION CIRCUIT

When connecting crystal and ceramic resonator with the XTAL and EXTAL pins to oscillate, observe the following in designing the board.

- Locate crystal, ceramic resonator, and load capacity C<sub>1</sub> and C<sub>2</sub> as near the LSI as possible. (Induction of noise from outside to the XTAL and EXTAL pins may cause trouble in oscillation.)
- Wire the signal lines to the neighbouring XTAL and EXTAL pins as far apart as possible.
- Board design of siting signal lines or power supply lines near the oscillator circuit as shown in Fig. 40, should not be used because of trouble in oscillation by induction. The resistor between the XTAL and EXTAL, and pins close to them should be 10M Ω or more. The circuit in Fig. 39 is an example of good board design

■ PRECAUTION 2—PROGRAM OF WRITE ONLY REGISTER

Read/Modify/Write instructions are unavailable for changing the contents of Write Only Register (e.g. DDR, Data Direction Register of I/O port) of HD6305X, HD6305Y and HD63P05Y.

(1) Data cannot be read from write only register. (e.g. DDR of I/O port)  
 While read/modify/write instructions are executed in the following sequence.

- Reads the contents from appointed address.
- Changes the data which has been read.




Figure 39 Design of Oscillation Circuit Board



- (iii) Turn the data back to the original address.  
Thus, read/modify/write instructions cannot be applied to write only register such as DDR.
- (2) For the same reason, do not set DDR of I/O port using BSET and BCLR instructions.
- (3) Stored instructions (e.g. STA and STX, etc.) are available for writing into the write only register.

**■ PRECAUTION 3—SENDING/RECEIVING PROGRAM OF SERIAL DATA**

Be careful that malfunction may occur if SDR (SERIAL DATA REGISTER: \$0012) is read or written during transmitting or receiving serial data.

**■ PRECAUTION 4—WAIT/STOP INSTRUCTIONS PROGRAM**

When I bit of condition code register is "1" and an interrupt ( $\overline{INT}_2$ ,  $TIMER/\overline{INT}_2$ ) is held, the MCU does not enter into WAID mode by executing the WAIT instruction.

In that case, after the 4 dummy cycles, the MCU executes the next instruction.

In the same way, when external interrupts ( $\overline{INT}$ ,  $\overline{INT}_2$ ) are held at the bit I set, the MCU does not enter into the STOP mode by executing STOP instruction. In that case the MCU executes the next instruction after the 4 dummy cycles.





Figure 40 Example of Circuit Causing Trouble in Oscillation

**■ PRECAUTION WHEN USING BIL/BIH INSTRUCTION**

- (1) Execute Instruction after the  $\overline{INT}$  Voltage level has stabilized above  $V_{IH}$  or below  $V_{IL}$ .
- (2)  $\overline{INT}$  voltage level needs to be stabilized while BIL/BIH Instruction Execution.


There may be a malfunction by glitch on control signal if BIL/BIH Instruction Execution has exercised in unstabilized  $\overline{INT}$  signal level.




**■ PRECAUTION TO USE BSR**

If there is 2nd BSR programmed on the address which is directed by first BSR, 2nd BSR may not be executed correctly. For this reason, BSR should not be programmed on the address which is directed by first BSR.


- If necessary, please program as following.
- (1) On the address which first BSR directed, NOP instruction should be inserted before second BSR.
- (2) On the address which first BSR directed, JSR instruction should be programmed instead of 2nd BSR.



example of malfunction of 2nd BSR execution



example of counter measure (NOP is inserted)



example of counter measure (JSR is used instead of BSR)



# HD63B09, HD63C09

## CMOS MPU (Micro Processing Unit)

### Description

The HD6309 is the highest 8-bit microprocessor of HMCS6800 family, which is compatible with the conventional HD6809.

The HD6309 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

The HD6309 is complete CMOS device and its power dissipation is extremely low. Moreover, the SYNC and CWAI instruction makes low power application possible.


### Features

- Hardware
  - Interfaces with all HMCS6800 peripherals
  - DMA transfer with no auto-refresh cycle
- Software: object code compatible with the HD6809
- Low power consumption mode (Sleep mode)
  - SYNC state of SYNC Instruction
  - WAIT state of CWAI Instruction
- On chip oscillator
- Wide operation range:  $f = 0.5$  to  $3$  MHz ( $V_{CC} = 5 V \pm 10\%$ )


### Type of Products

Type No.	Bus Timing
HD63B09	2.0 MHz
HD63C09	3.0 MHz


### Pin Arrangement



- PLCC package available



Block Diagram



2

### Programming Model

As shown in figure 1, the HD6309 adds three registers to the set available in the HD6800. The added registers are a direct page register, the user stack pointer and a second index register.

#### Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register. It is formed with the A register as the most significant byte.

#### Direct Page Register (DP)

The direct page register of the HD6309 serves to enhance the direct addressing mode. The contents of this register appears at the higher address outputs (A<sub>8</sub> - A<sub>15</sub>) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during processor reset.

#### Index Registers (X, Y)

The index registers are used in indexed mode addressing. The 16-bit address in this register takes

part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. In some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular data. All four pointer registers (X, Y, U, S) may be used as index registers.

#### Stack Pointer (U, S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6309 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support push and pull instructions. This allows the HD6309 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Note: The stack pointers of the HD6309 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.




Figure 1. Programming Model of The Microprocessing Unit



**Program Counter (PC)**

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used

like an index register in some situations.

**Condition Code Register (CC)**

The condition code register defines the state of the processor at any given time. See figure 2.

**Condition Code Register Description**

**Bit 0 (C)**

Bit 0 is the carry flag. It is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract-like instructions (CMP, NEG, SUB, SBC). Then, it is the complement of the carry from the binary ALU.

**Bit 1 (V)**

Bit 1 is the overflow flag. It is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB minus 1.

**Bit 2 (Z)**

Bit 2 is the zero flag. It is set to one if the result of the previous operation was identically zero.

**Bit 3 (N)**

Bit 3 is the negative flag. It contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to one.

**Bit 4 (I)**

Bit 4 is the  $\overline{\text{IRQ}}$  mask bit. The processor will not

recognize interrupts from the  $\overline{\text{IRQ}}$  line if this bit is set to one. NMI,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ , RES, and SWI all set I to one; SWI2 and SWI3 do not affect I.

**Bit 5 (H)**


Bit 5 is the half-carry bit. It is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

**Bit 6 (F)**

Bit 6 is the  $\overline{\text{FIRQ}}$  mask bit. The processor will not recognize interrupts from the  $\overline{\text{FIRQ}}$  line if this bit is a one. NMI,  $\overline{\text{FIRQ}}$ , SWI, and RES all set F to one.  $\overline{\text{IRQ}}$ , SWI2 and SWI3 do not affect F.

**Bit 7 (E)**

Bit 7 is the entire flag. Set to one, it indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.



**Figure 2. Condition Code Register Format**

2

## Signal Description

### Power ( $V_{SS}$ , $V_{CC}$ )

Two pins supply power to the part:  $V_{SS}$  is ground or 0 volts, while  $V_{CC}$  is  $+5.0\text{ V} \pm 10\%$ .

### Address Bus ( $A_0 - A_{15}$ )

Sixteen pins output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address  $FFFF_{16}$ ,  $R/\overline{W}$ =high, and  $BS$ =low. This is a "dummy access" or  $\overline{VMA}$  cycle (see figures 25 and 26). All address bus drivers are made high impedance when the bus available output ( $BA$ ) is high. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

### Data Bus ( $D_0 - D_7$ )

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

### Read/Write ( $R/\overline{W}$ )

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus.  $R/\overline{W}$  is made high impedance when  $BA$  is high. Refer to figures 25 and 26.

### Reset ( $\overline{RES}$ )

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in figure 3. The reset vectors are fetched from locations  $FFFE_{16}$  and  $FFFF_{16}$  (table 2) when interrupt acknowledge is true, ( $\overline{BA} \cdot BS = 1$ ). During initial power-on, the reset line should be held low until the clock oscillator is fully operational. See figure 4.

Because the HD6309 reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher

Table 1. Pin Description

Symbol	Pin No.	I/O	Function
$V_{SS}$	1		Ground
NMI	2	I	Non maskable interrupt
$\overline{IRQ}$	3	I	Interrupt request
$\overline{FIRQ}$	4	I	Fast interrupt request
$BS, BA$	5, 6	O	Bus status, Bus available
$V_{CC}$	7		+5 V power supply
$A_0 - A_{15}$	8-23	O	Address bus, bits 0-15
$D_7 - D_0$	24-31	I/O	Data bus, bits 0-7
$R/\overline{W}$	32	O	Read / Write output
$\overline{DMA/BREQ}$	33	I	DMA Bus request
$E, Q$	34, 35	O	Clock signal
MRDY	36	I	Memory ready
$\overline{RES}$	37	I	Reset input
EXTAL, XTAL	38, 39	I	Oscillator connection
$\overline{HALT}$	40	I	Halt input



threshold voltage ensures that all peripherals are out of the reset state before the processor.

**Halt ( $\overline{\text{HALT}}$ )**

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt or bus grant state. While halted, the MPU will not respond to external realtime requests ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) although  $\overline{\text{DMA/BREQ}}$  will always be accepted, and  $\overline{\text{NMI}}$  or  $\overline{\text{RES}}$  will be latched for later response. During the halt state, Q and E continue to run normally. If the MPU is not running ( $\overline{\text{RES}}$ ), a halted state ( $\text{BA} \cdot \text{BS} = 1$ ) can be achieved by pulling  $\overline{\text{HALT}}$  low while  $\overline{\text{RES}}$  is still low. See figure 5.

**Bus Available, Bus Status (BA, BS)**

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state.

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch ( $\overline{\text{RES}}$ ,  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ , SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 2.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the HD6309 is in a halt or bus grant condition.

**Non Maskable Interrupt ( $\overline{\text{NMI}}$ )**

A negative edge on  $\overline{\text{NMI}}$  requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$  or software interrupts. During recognition of an  $\overline{\text{NMI}}$ , the entire machine state is saved on the hardware stack. After reset, an  $\overline{\text{NMI}}$  will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of  $\overline{\text{NMI}}$  low must be at least one E cycle. If the  $\overline{\text{NMI}}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle See figure 6.



**Table 2. Memory Map for Interrupt Vectors**

Memory Map for Vector Locations		Interrupt Vector Description
MS	LS	
FFFF	FFFF	$\overline{\text{RES}}$
FFFC	FFFD	$\overline{\text{NMI}}$
FFFA	FFFB	SWI
FFF8	FFF9	$\overline{\text{IRQ}}$
FFF6	FFF7	$\overline{\text{FIRQ}}$
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

**Table 3. MPU State Definition**

BA	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant








Figure 3. RES Timing






Figure 4. Crystal Connections and Oscillator Start Up




Figure 5.  $\overline{\text{HALT}}$  and Single Instruction Execution for System Debug




Figure 6.  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  Interrupt Timing




Figure 7.  $\overline{\text{FIRQ}}$  Interrupt Timing

**Fast Interrupt Request (FIRQ)**

A low level on  $\overline{\text{FIRQ}}$  input will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request ( $\overline{\text{IRQ}}$ ). It is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See figure 7.

**Interrupt Request ( $\overline{\text{IRQ}}$ )**

A low level input on  $\overline{\text{IRQ}}$  will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since  $\overline{\text{IRQ}}$  stacks the entire machine state it provides a slower response to interrupts than  $\overline{\text{FIRQ}}$ .  $\overline{\text{IRQ}}$  also has a lower priority than  $\overline{\text{FIRQ}}$ . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See figure 6.

Note:  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ , and  $\overline{\text{IRQ}}$  requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If  $\overline{\text{FIRQ}}$  and  $\overline{\text{FIRQ}}$  do not remain low until completion of the current


instruction they may not be recognized. However,  $\overline{\text{NMI}}$  is latched and need only remain low for one cycle.

**XTAL, EXTAL**

These two pins are connected with parallel resonant fundamental crystal, AT cut. Alternately, the pin EXTAL may be used as a TTL level input for external timing with XTAL floating. The crystal or external frequency is four times the bus frequency. See figure 4. Proper RF layout techniques should be observed in the layout of printed circuit boards.

**Note for Board Design of the Oscillation Circuit:** In designing the board, the following notes should be taken when the crystal oscillator is used. See figure 8.

1. Crystal oscillator and load capacity  $C_{in}$ ,  $C_{out}$  must be placed near the LSI as much as possible. (Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.)
2. Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel with other lines. (Normal oscillation may be disturbed when E or Q signal feeds back to pin 38 and 39.)



**Figure 8. Board Design of the Oscillation Circuit**



**Designs to be Avoided:** A signal line or a power source line must not cross or go near the oscillation circuit line as shown in figure 9 to prevent induction from these lines. The resistance between XTAL, EXTAL and other pins should be over 10 MΩ.

**E, Q**

E is similar to the HD6800 bus timing signal  $\phi_2$ : Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Data is latched on the falling edge of E. Timing for E and Q is shown in figure 10.

**Memory Ready (MRDY)**

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is high. When MRDY is low, E and Q may be stretched in integral multiples of half (1/2) bus cycles, thus allowing interface to slow memories, as shown in figure 11. The maximum stretch is 5 microseconds.

During nonvalid memory access ( $\overline{VMA}$  cycles) MRDY has no effect on stretching E and Q: this inhibits slowing the processor during "don't care"

bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of  $\overline{HALT}$  and  $\overline{DMA/BREQ}$ ).

MRDY also stretches E and Q during dead cycles.

**DMA Bus Request ( $\overline{DMA/BREQ}$ )**

The  $\overline{DMA/BREQ}$  input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in figure 12. Typical uses include DMA and dynamic memory refresh.

Transition of  $\overline{DMA/BREQ}$  should occur during Q. A low level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge  $\overline{DMA/BREQ}$  by setting BA and BS to high level. The HD6309 does not perform the auto-refresh executed in the HD6809. See figure 13.

Typically, the DMA controller will request to use the bus by asserting  $\overline{DMA/BREQ}$  pin low on the leading edge of E. When the MPU replies by setting BA and BS to one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.




Figure 9. Example of Normal Oscillation may be Disturbed



False memory accesses may be prevented during dead cycles by developing a system  $\overline{\text{DMAVMA}}$  signal which is low in any cycle when BA has changed.

When BA goes low (a result of  $\overline{\text{DMA/BREQ}} =$

high), another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.

The  $\overline{\text{DMA/BREQ}}$  input should be tied high during reset state.




Figure 10. E/Q Relationship





Figure 11. MRDY Clock Stretching

2


**MPU Operation**

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins at RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Soft-

ware instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Figure 14 illustrates the flow chart for the HD6309.




**Figure 12. Typical DMA Timing**



**Figure 13. DMA Timing**





HD6309 Interrupt Structure

Bus State	BA	BS
Running	0	0
Interrupt or Reset Acknowledge	0	1
Sync	1	0
Halt/Bus Grant	1	1

Figure 14. Flowchart for HD6309 Instruction





## Addressing Modes

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6309 has the most complete set of addressing modes available on any micro-computer today. For example, the HD6309 has 59 basic instructions, however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6309:

- Implied (includes accumulator)
- Immediate
- Extended
- Extended indirect
- Direct
- Register
- Indexed
  - Zero-offset
  - Constant offset
  - Accumulator offset
  - Auto increment/decrement
- Indexed indirect
- Relative
- Program counter relative

### Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of implied addressing are: ABX, DAA, SWI, ASRA, and CLR B.

### Immediate Addressing

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6309 uses both 8- and 16-bit immediate values depending on the size of the argument specified by the opcode. Examples of instructions with immediate addressing are:

```
LDA # $20
LDX # $F000
LDY # CAT
```

Note: # signifies immediate addressing, \$ signifies hexadecimal value.

### Extended Addressing

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an

extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```

### Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```

### Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the HD6309 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA $30
SETDP $10 (Assembler directive)
LDB $1030
LDD <CAT
```

Note: < is an assembler directive which forces direct addressing.

### Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

```
TFR X, Y      Transfers X into Y
EXG A, B      Exchanges A with B
PSHS A, B, X, Y Push Y, X, B, and A onto S
PULU X, Y, D  Pull D, X, and Y from U
```

**Indexed Addressing**


In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 4 gives the assembler form and the number of cycles

and bytes added to the basic values for indexed addressing for each variation.

**Zero-Offset Indexed:** In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

```
LDD    0, X
LDA    S
```



**Figure 15. Indexed Addressing Postbyte Register Bit Assignments**



**Constant Offset Indexed:** In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

- 5-bit (-16 to +15)
- 8-bit (-128 to +127)
- 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in

the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

- LDA 23, X
- LDX -2, S
- LDY 300, X
- LDU CAT, Y

**Accumulator Offset Indexed:** This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form

Table 4. Indexed Addressing Mode

Type	Forms	Non Indirect		Indirect	
		Assembler Form	Postbyte OP Code	++ ~ # Assembler Form	Postbyte OP Code ++ ~ #
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100 0 0	[,R]	1RR10100 3 0
	5 Bit Offset	n,R	ORRnnnnn 1 0	defaults to 8-bit	
	8 Bit Offset	n,R	1RR01000 1 1	[n, R]	1RR11000 4 1
	16 Bit Offset	n,R	1RR01001 4 2	[n, R]	1RR11001 7 2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A,R	1RR00110 1 0	[A, R]	1RR10110 4 0
	B Register Offset	B,R	1RR00101 1 0	[B, R]	1RR10101 4 0
	D Register Offset	D,R	1RR01011 4 0	[D, R]	1RR11011 7 0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000 2 0	not allowed	
	Increment By 2	,R++	1RR00001 3 0	[,R ++]	1RR10001 6 0
	Decrement By 1	,-R	1RR00010 2 0	not allowed	
	Decrement By 2	,--R	1RR00011 3 0	[,--R]	1RR10011 6 0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100 1 1	[n, PCR]	1xx11100 4 1
	16 Bit Offset	n, PCR	1xx01101 5 2	[n, PCR]	1xx11101 8 2
Extended Indirect	16 Bit Address			[n]	10011111 5 2

R = X, Y, U or S      RR:  
 x = Don't Care      00=X  
                          01=Y  
                          10=U  
                          11=S

‡ and † indicate the number of additional cycles and bytes for the particular variation.



the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

```
LDA    B, Y
LDX    D, Y
LEAX   B, X
```

**Auto Increment/Decrement Indexed:** In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc, are scanned from high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8-or 16-bit data to be accessed, selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```
LDA    ,X+
STD    ,Y++
LDB    , -Y
LDX    , -S
```

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

```
STX 0, X++ (X initialized to 0)
```

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

```
0→temp    calculate the EA; temp is a
            holding register
X+2→X     perform autoincrement
X→(temp)  do store operation
```

### Indexed Indirect

All of the indexing modes with the exception of

auto increment/decrement by one, or a  $\pm 4$ -bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution:

```
A = × × (don't care)
X = $F000
```

```
$0100    LDA [$10, X]    EA is now $F010
$F010    $F1            $F150 is now the
$F011    $50            new EA

$F150    $AA
```

After Execution:

```
A = $AA (Actual Data Loaded)
X = $F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

```
LDA    [,X ]
LDD    [,10,S]
LDA    [,B,Y]
LDD    [,X++]
```

### Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC. Short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo  $2^{16}$ . Some examples of relative addressing are:

```
BEQ    CAT    (short)
BGT    DOG    (short)
CAT    LBEQ   (long)
DOG    LBGT   (long)
      .
      .
      .
RAT    NOP
RABBIT NOP
```



**Program Counter Relative**

The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced rela-

tive to the program counter. Examples are:

LDA CAT, PCR  
LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR]  
LDU [DOG, PCR]

**HD6309 Instruction Set**

The instruction set of the HD6309 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the instructions and addressing modes are described in detail below:


**PSHU/PSHS**

The push instructions can push onto either the

hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

**PULU/PULS**

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed: each bit defines a unique register to push or pull, as shown in figure 16.



**Figure 16. Push and Pull Order**



**TFR/EXG**

Within the HD6309, any register may be transferred to or exchanged with another of like-size: i. e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of the postbyte define the source register, while bits 0-3 represent the destination register (figure 17). They are denoted as follows:

0000-D	0101-PC
0001-X	1000-A
0010-Y	1001-B
0011-U	1010-CC
0100-S	1011-DP

Note: All other combinations are undefined and invalid.

**LEAX/LEAY/LEAU/LEAS**

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in table 5.

The LEA instruction also allows the user to access data in a position independent manner. For example:

```
LEAX MSG1, PCR
LBSR PDATA(Print message routine)
```

```
MSG1 FCC 'MESSAGE'
```

This sample program prints: 'MESSAGE'. By

writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa ,b+	(any of the 16-bit pointer registers X, Y, U, or S may be substituted for a and b)
1. b→temp	(calculate the EA)
2. b + 1→b	(modify b, postincrement)
3. temp →a	(load a)
LEAa , -b	(calculate EA with predecrement)
1. b - 1 →temp	(calculate EA with predecrement)
2. b - 1 →b	(modify b, predecrement)
3. temp →a	(load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX l, X should be used to increment X by one.

**MUL**

Multiplies the unsigned binary numbers in the A




Figure 17. TFR/EXG Format

Table 5. LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X+10→X	Adds 5-bit constant 10 to X
LEAX 500, X	X+500→X	Adds 16-bit constant 500 to X
LEAY A, Y	Y+A→Y	Adds 8-bit A accumulator to Y
LEAY D, Y	Y+D→Y	Adds 16-bit D accumulator to Y
LEAU -10, U	U-10→U	Subtracts 10 from U
LEAS -10, S	S-10→S	Used to reserve area on stack
LEAS 10, S	S+10→S	Used to 'clean up' stack
LEAX 5, S	S+5→X	Transfers as well as adds



and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

### Long And Short Relative Branches

The HD6309 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8-or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

### SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt

is non-maskable ( $\overline{\text{NMI}}$ ) or maskable ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since  $\overline{\text{FIRQ}}$  and  $\overline{\text{IRQ}}$  are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next inline instruction. Figure 18 depicts sync timing.

### Software Interrupt

A software interrupt instruction will cause an interrupt, and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6309, and are prioritized in the following order: SWI, SWI2, SWI3.




Figure 18. Sync Timing



**16-Bit Operation**


The HD6309 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

**Cycle-by-Cycle Operation**

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6309. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart.  $\overline{VMA}$  is an indication of  $FFFF_{16}$  on the address bus,  $R/\overline{W}$  = high and  $BS$  = low. The following examples illustrate the use of the chart : see figure 19.

**Example 1: LBSR (Branch Taken)**

Before Execution  $SP = F000$



**Cycle-by-Cycle Flow**

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	FFFF	*	1	$\overline{VMA}$ Cycle
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	FFFF	*	1	$\overline{VMA}$ Cycle
8	EFFE	03	0	Stack Low Order Byte of Return Address
9	EFFE	80	0	Stack High Order Byte of Return Address

**Example 2: DEC (Extended)**



**Cycle-by-Cycle Flow**

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	A000	7F	0	Store the Decrement Data

\* The data bus has the data at that particular address.








Figure 19. Cycle-by-Cycle Performance






Figure 19. Cycle-by-Cycle Performance (Cont.)



2




Figure 19. Cycle-by-Cycle Performance (Cont.)






Figure 19. Cycle-by-Cycle Performance (Cont.)




Figure 19. Cycle-by-Cycle Performance (Cont.)

## Sleep Mode

During the interrupt wait period in the SYNC instruction (the sync state) and in the CWAI instruction (the wait state), MPU operation is halted and goes to the sleep mode. However, the state of I/O pins is the same as that of the HD6809 in this mode.

## HD6309 Instruction set Tables

The instructions of the HD6309 have been broken down into five different categories. They are as follows:

- 8-Bit operation (table 6)
- 16-Bit operation (table 7)
- Index register/stack pointer instructions (table 8)
- Relative branches (long or short) (table 9)
- Miscellaneous instructions (table 10)

HD6309 instruction set tables and Hexadecimal Values of instructions are shown in table 11 and table 12.

**Table 6. 8-Bit Accumulator and Memory Instructions**

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	AND memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive OR memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2=A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A×B→D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	OR memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 or R2 (R1, R2=A, B, CC, DP)

Note: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.



**Table 7. 16-Bit Accumulator and Memory Instructions**

<b>Mnemonic(s)</b>	<b>Operation</b>
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

Note: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

**Table 8. Index Register/Stack Pointer Instructions**

<b>Mnemonic(s)</b>	<b>Operation</b>
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 9. Branch Instructions

Mnemonic(s)	Operation
<b>Simple Branches</b>	
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
<b>Signed Branches</b>	
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
<b>Unsigned Branches</b>	
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLs	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
<b>Other Branches</b>	
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 10. Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line





INSTRUCTIONS/ FORMS	IMP ACCM REG			DIRECT			EXTND			IMMED			INDEX①			RELATIVE			DESCRIPTION	7	6	5	4	3	2	1	0			
	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	E	F	H	I	N	Z	V	C
BNE	BNE															26	3	2	Branch Z=0	●	●	●	●	●	●	●	●			
	LBNE															10	5(6)	4	Long Branch Z=0	●	●	●	●	●	●	●	●			
BPL	BPL															2A	3	2	Branch N=0	●	●	●	●	●	●	●	●			
	LBPL															10	5(6)	4	Long Branch N=0	●	●	●	●	●	●	●	●			
BRA	BRA															2A	3	2	Branch Always	●	●	●	●	●	●	●	●			
	LBRA															16	5	3	Long Branch Always	●	●	●	●	●	●	●	●			
BRN	BRN															21	3	2	Branch Never	●	●	●	●	●	●	●	●			
	LBRN															10	5	4	Long Branch Never	●	●	●	●	●	●	●	●			
																21														
BSR	BSR															8D	7	2	Branch to Subroutine	●	●	●	●	●	●	●	●			
	LBSR															17	9	3	Long Branch to Subroutine	●	●	●	●	●	●	●	●			
BVC	BVC															28	3	2	Branch V=0	●	●	●	●	●	●	●	●			
	LBVC															10	5(6)	4	Long Branch V=0	●	●	●	●	●	●	●	●			
																28														
BVS	BVS															29	3	2	Branch V=1	●	●	●	●	●	●	●	●			
	LBVS															10	5(6)	4	Long Branch V=1	●	●	●	●	●	●	●	●			
																29														
CLR	CLRA	4F	2	1															0→A	●	●	●	●	R	S	R	R			
	CLRB	5F	2	1															0→B	●	●	●	●	R	S	R	R			
	CLR				OF	6	2	7F	7	3					6F	6+	2+	0→M	●	●	●	●	R	S	R	R				
CMP	CMPA				91	4	2	B1	5	3	B1	2	2	A1	4+	2+			Compare M from A	●	●	⊗	●	I	I	I	I			
	CMPB				D1	4	2	F1	5	3	C1	2	2	E1	4+	2+			Compare M from B	●	●	⊗	●	I	I	I	I			
	CMFD				10	7	3	10	8	4	10	5	4	10	7+	3+			Compare M : M+1 from D	●	●	●	●	I	I	I	I			
					93			B3			B3			A3						●	●	●	●	I	I	I	I			
CMPS					11	7	3	11	8	4	11	5	4	11	7+	3+			Compare M : M+1 from S	●	●	●	●	I	I	I	I			
					9C			8C			8C			AC						●	●	●	●	I	I	I	I			
CMPU					11	7	3	11	8	4	11	5	4	11	7+	3+			Compare M : M+1 from U	●	●	●	●	I	I	I	I			
					93			B3			B3			A3						●	●	●	●	I	I	I	I			
CMPX					9C	6	2	BC	7	3	8C	4	3	AC	6+	2+			Compare M : M+1 from X	●	●	●	●	I	I	I	I			
					10	7	3	10	8	4	10	5	4	10	7+	3+			Compare M : M+1 from Y	●	●	●	●	I	I	I	I			
					9C			BC			8C			AC						●	●	●	●	I	I	I	I			
COM	COMA	43	2	1														A→A	●	●	●	●	I	I	R	S				
	COMB	53	2	1														B→B	●	●	●	●	I	I	R	S				
	COM				03	6	2	73	7	3					63	6+	2+	M→M	●	●	●	●	I	I	R	S				
CWAI															3C	≥20	2	CC/IMM→CC : Wait for Interrupt	S	(	⊗	)								
DAA		19	2	1														Decimal Adjust A	●	●	●	●	I	I	⊗	I				
DEC	DECA	4A	2	1														A-1→A	●	●	●	●	I	I	I	I				
	DECB	5A	2	1														B-1→B	●	●	●	●	I	I	I	I				
					0A	6	2	7A	7	3					6A	6+	2+	M-1→M	●	●	●	●	I	I	I	I				
EOR	EORA				98	4	2	B8	5	3	B8	2	2	A8	4+	2+			A⊕M→A	●	●	●	●	I	I	R	●			
	EORB				D8	4	2	F8	5	3	C8	2	2	E8	4+	2+			B⊕M→B	●	●	●	●	I	I	R	●			
EXG	R1, R2	1E	8	2														R1→R2⊗	(	⊗	)									
INC	INCA	4C	2	1														A+1→A	●	●	●	●	I	I	I	I				
	INCB	5C	2	1														B+1→B	●	●	●	●	I	I	I	I				
					0C	6	2	7C	7	3					6C	6+	2+	M+1→M	●	●	●	●	I	I	I	I				
JMP					0E	3	2	7E	4	3					6E	3+	2+	EA⊗→PC	●	●	●	●	●	●	●	●				
JSR					9D	7	2	BD	8	3					AD	7+	2+	Jump to Subroutine	●	●	●	●	●	●	●	●				

(Continued)



2

# HD63B09, HD63C09

INSTRUCTIONS/ FORMS	IMP ACCM REG			DIRECT			EXTND			IMMED			INDEX①			RELATIVE			DESCRIPTION	7	6	5	4	3	2	1	0
	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		E	F	H	I	N	Z	V	C
LD	LDA			96	4	2	B6	5	3	86	2	2	A6	4+2+									I	I	R	●	
	LDB			D6	4	2	F6	5	3	C6	2	2	E6	4+2+									I	I	R	●	
	LDD			DC	5	2	FC	6	3	CC	3	3	EC	5+2+									I	I	R	●	
	LDS			10	6	3	10	7	4	10	4	4	10	6+3+									I	I	R	●	
				DE			FE			CE			EE											I	I	R	●
	LDU			DE	5	2	FE	6	3	CE	3	3	EE	5+2+									I	I	R	●	
	LDX			9E	5	2	BE	6	3	8E	3	3	AE	5+2+									I	I	R	●	
	LDY			10	6	3	10	7	4	10	4	4	10	6+3+									I	I	R	●	
				9E			BE			8E			AE											I	I	R	●
LEA	LEAS												32	4+2+													
	LEAU												33	4+2+													
	LEAX												30	4+2+									I	●			
	LEAY												31	4+2+									I	●			
LSL	LSLA	48	2	1																			I	I	I	I	
	LSLB	58	2	1																			I	I	I	I	
	LSL				08	6	2	78	7	3				68	6+2+								I	I	I	I	
LSR	LSRA	44	2	1																			R	I	●	I	
	LSRB	54	2	1																			R	I	●	I	
	LSR				04	6	2	74	7	3				64	6+2+								R	I	●	I	
MUL			3D	11	1																		I	●	⑨		
NEG	NEGA	40	2	1																			I	I	I	I	
	NEGB	50	2	1																			I	I	I	I	
	NEG				00	6	2	70	7	3				60	6+2+								I	I	I	I	
NOP			12	2	1																						
OR	ORA			9A	4	2	BA	5	3	8A	2	2	AA	4+2+									I	I	R	●	
	ORB			DA	4	2	FA	5	3	CA	2	2	EA	4+2+									I	I	R	●	
PSH	PSHS	34	5+④	2									1A	3	2												
	PSHU	36	5+④	2																							
PUL	PULS	35	5+④	2																							
	PULU	37	5+④	2																							
ROL	ROLA	49	2	1																			I	I	I	I	
	ROLB	59	2	1																			I	I	I	I	
	ROL				09	6	2	79	7	3				69	6+2+								I	I	I	I	
ROR	RORA	46	2	1																			I	I	●	I	
	RORB	56	2	1																			I	I	●	I	
	ROR				06	6	2	76	7	3				66	6+2+								I	I	●	I	
RTI			3B	6/15	1																						
RTS			39	5	1																						
SBC	SBCA			92	4	2	B2	5	3	82	2	2	A2	4+2+									I	I	I	I	
	SBCB			D2	4	2	F2	5	3	C2	2	2	E2	4+2+									I	I	I	I	
SEX			1D	2	1																		I	I	●	●	

(Continued)



INSTRUCTIONS/ FORMS	IMP ACCM REG			DIRECT			EXTND			IMMED			INDEX①			RELATIVE			DESCRIPTION	7	6	5	4	3	2	1	0		
	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		E	F	H	I	N	Z	V	C		
ST	STA			97	4	2	B7	5	3				A7	4+	2+			A→M	●	●	●	●	1	1	1	R	●		
	STB			D7	4	2	F7	5	3				E7	4+	2+			B→M	●	●	●	●	1	1	1	R	●		
	STD			DD	5	2	FD	6	3				ED	5+	2+			D→M M+1	●	●	●	●	1	1	1	R	●		
	S TS			10	6	3	10	7	4				10	6+	3+			S→M M+1	●	●	●	●	1	1	1	R	●		
				DF			FF						EF																
	STU			DF	5	2	FF	6	3				EF	5+	2+			U→M M+1	●	●	●	●	1	1	1	R	●		
	STX			9F	5	2	BF	6	3				AF	5+	2+			X→M M+1	●	●	●	●	1	1	1	R	●		
	STY			10	6	3	10	7	4				10	6+	3+			Y→M M+1	●	●	●	●	1	1	1	R	●		
			9F			BF						AF																	
SUB	SUBA			90	4	2	B0	5	3	80	2	2	A0	4+	2+			A→M→A	●	●	⊗	●	1	1	1	1	1		
	SUBB			D0	4	2	F0	5	3	C0	2	2	E0	4+	2+			B→M→B	●	●	⊗	●	1	1	1	1	1		
	SUBD			93	6	2	B3	7	3	83	4	3	A3	6+	2+			D→M M+1→D	●	●	●	●	1	1	1	1	1		
SWI	SWI⑥	3F	19	1														Software interrupt 1	S	S	●	S	●	●	●	●	●		
	SWI2⑥	10	20	2														Software interrupt 2	S	●	●	●	●	●	●	●	●		
		3F																											
	SWI3⑥	11	20	2														Software interrupt 3	S	●	●	●	●	●	●	●	●		
SYNC			13	≥4	1													Synchronize to interrupt	●	●	●	●	●	●	●	●			
TFR	R1,R2	1F	6	2														R1→R2②	(	⊗						)			
TST	TSTA	4D	2	1														Test A	●	●	●	●	1	1	1	R	●		
	TSTB	5D	2	1														Test B	●	●	●	●	1	1	1	R	●		
	TST				0D	6	2	7D	7	3			6D	6+	2+			Test M	●	●	●	●	1	1	1	R	●		

(NOTES)

- ① This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table
- ② R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers  
The 8 bit registers are A, B, CC, DP  
The 16 bit registers are X, Y, U, S, D, PC
- ③ EA is the effective address
- ④ The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled
- ⑤ 5(6) means 5 cycles if branch not taken, 6 cycles if taken
- ⑥ SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F
- ⑦ Conditions Codes set as a direct result of the instruction
- ⑧ Value of half-carry flag is undefined
- ⑨ Special Case—Carry set if b7 is SET
- ⑩ Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise

LEGEND

OP	Operation Code (Hexadecimal)	Z	Zero (byte)
~	Number of MPU Cycles	V	Overflow, 2's complement
#	Number of Program Bytes	C	Carry from bit 7
+	Arithmetic Plus	↑	Test and set if true, cleared otherwise
-	Arithmetic Minus	●	Not Affected
x	Multiply	CC	Condition Code Register
M	Complement of M		Concatenation
→	Transfer Into	V	Logical or
H	Half-carry (from bit 3)	^	Logical and
N	Negative (sign bit)	⊕	Logical Exclusive or



Table 12. Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*	↑			31	LEAY	↕	4+	2+	61	*	↑		
02	*		32	LEAS	4+	2+		62	*					
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
04	LSR		6	2	34	PSHS	Implied	5+	2	64	LSR		6+	2+
05	*		35	PULS	5+	2		65	*					
06	ROR		6	2	36	PSHU	↑	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU		5+	2	67	ASR		6+	2+
08	ASL, LSL		6	2	38	*	↕			68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS		5	1	69	ROL		6+	2+
0A	DEC		6	2	3A	ABX	↓	3	1	6A	DEC		6+	2+
0B	*	3B	RTI	Implied	6, 15	1		6B	*					
0C	INC	6	2	3C	CWAI	Immed	≥20	2	6C	INC	6+	2+		
0D	TST	6	2	3D	MUL	Implied	11	1	6D	TST	6+	2+		
0E	JMP	3	2	3E	*	↓			6E	JMP	3+	2+		
0F	CLR	Direct	6	2	3F		SWI	Implied	19	1	6F	CLR	Indexed	6+
10	See	-	-	-	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	-	-	-	41	*	↑			71	*	↑		
12	NOP	Implied	2	1	42	*		72	*					
13	SYNC	Implied	≥4	1	43	COMA		2	1	73	COM		7	3
14	*	44	LSRA	2	1	74		LSR	7	3				
15	*	45	*	75	*									
16	LBRA	Relative	5	3	46	RORA		2	1	76	ROR		7	3
17	LBSR	Relative	9	3	47	ASRA		2	1	77	ASR		7	3
18	*	48	ASLA, LSLA	2	1	78		ASL, LSL	7	3				
19	DAA	Implied	2	1	49	ROLA		2	1	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC		7	3
1B	*	4B	*	7B	*									
1C	ANDCC	Immed	3	2	4C	INCA	2	1	7C	INC	7	3		
1D	SEX	Implied	2	1	4D	TSTA	2	1	7D	TST	7	3		
1E	EXG	↕	8	2	4E	*	↓			7E	JMP	4	3	
1F	TFR		Implied	6	2	4F		CLRA	Implied	2	1	7F	CLR	Extended
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	3	2	51	*	↑			81	CMPA	2	2		
22	BHI	3	2	52	*		82	SBCA	2	2				
23	BLS	3	2	53	COMB		2	1	83	SUBD	4	3		
24	BHS, BCC	3	2	54	LSRB		2	1	84	ANDA	2	2		
25	BLO, BCS	3	2	55	*		85	BITA	2	2				
26	BNE	3	2	56	RORB		2	1	86	LDA	2	2		
27	BEQ	3	2	57	ASRB		2	1	87	*				
28	BVC	3	2	58	ASLB, LSLB		2	1	88	EORA	2	2		
29	BVS	3	2	59	ROLB		2	1	89	ADCA	2	2		
2A	BPL	3	2	5A	DECB		2	1	8A	ORA	2	2		
2B	BMI	3	2	5B	*	↓			8B	ADDA	2	2		
2C	BGE	3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3	
2D	BLT	3	2	5D	TSTB	2	1	8D	BSR	Relative	7	2		
2E	BGT	3	2	5E	*	↓			8E	LDX	Immed	3	3	
2F	BLE	Relative	3	2	5F		CLRB	Implied	2	1	8F	*		

Legend: ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)  
 # Number of program bytes  
 \* Denotes unused opcode



Table 12. Hexadecimal Values of Machine Codes (Cont.)

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#							
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3							
91	CMPA		4	2	C7	*		2	2	FD	STD		6	3							
92	SBCA		4	2	C8	EORB		2	2	FE	LDU		6	3							
93	SUBD		6	2	C9	ADCB		2	2	FF	STU		Extended	6	3						
94	ANDA		4	2	CA	ORB		2	2	<b>2 Bytes Opcode</b>											
95	BITA		4	2	CB	ADDB		2	2												
96	LDA		4	2	CC	LDD		3	3												
197	STA		4	2	CD	*															
98	EORA		4	2	CE	LDU		Immed	3						3	1021	LBRN	Relative	5	4	
99	ADCA		4	2	CF	*										1022	LBHI		5(6)	4	
9A	ORA	4	2			1023	LBLS	5(6)	4												
9B	ADDA	4	2	D0	SUBB	Direct	4	2	1024						LBHS, LBCC	5(6)	4				
9C	CMPX	6	2	D1	CMPB		4	2	1025						LBSCS, LBLO	5(6)	4				
9D	JSR	7	2	D2	SBCB		4	2	1026						LBNE	5(6)	4				
9E	LDX	5	2	D3	ADDD		6	2	1027	LBEQ	5(6)	4									
9F	STX	Direct	5	2	D4		ANDB	4	2	1028	LBVC	5(6)	4								
					D5		BITB	4	2	1029	LBVS	5(6)	4								
A0	SUBA	Indexed	4+	2+	D6		LDB	4	2	102A	LBPL	5(6)	4								
A1	CMPA		4+	2+	D7		STB	4	2	102B	LBMI	5(6)	4								
A2	SBCA		4+	2+	D8		EORB	4	2	102C	LBGE	5(6)	4								
A3	SUBD		6+	2+	D9		ADCB	4	2	102D	LBTL	5(6)	4								
A4	ANDA		4+	2+	DA	ORB	4	2	102E	LBGT	5(6)	4									
A5	BITA		4+	2+	DB	ADDB	4	2	102F	LBLE	5(6)	4									
A6	LDA		4+	2+	DC	LDD	5	2	103F	SWI2	20	2									
A7	STA		4+	2+	DD	STD	5	2	1083	CMPD	Immed	5	4								
A8	EORA		4+	2+	DE	LDU	5	2	108C	CMPY	Immed	5	4								
A9	ADCA		4+	2+	DF	STU	Direct	5	2	108E	LDY	Immed	4	4							
AA	ORA	4+	2+			1093		CMPD	Direct	7	3										
AB	ADDA	4+	2+	E0	SUBB	Indexed		4+	2+	109C	CMPY	Immed	7	3							
AC	CMPX	6+	2+	E1	CMPB			4+	2+	109E	LDY	Immed	6	3							
AD	JSR	7+	2+	E2	SBCB			4+	2+	109F	STY	Direct	6	3							
AE	LDX	5+	2+	E3	ADDD			6+	2+	10A3	CMPD	Indexed	7+	3+							
AF	STX	Indexed	5+	2+	E4			ANDB	4+	2+	10AC	CMPY	Immed	7+	3+						
					E5			BITB	4+	2+	10AE	LDY	Immed	6+	3+						
B0	SUBA	Extended	5	3	E6			LDB	4+	2+	10AF	STY	Indexed	6+	3+						
B1	CMPA		5	3	E7			STB	4+	2+	10B3	CMPD	Extended	8	4						
B2	SBCA		5	3	E8		EORB	4+	2+	10BC	CMPY	Immed	8	4							
B3	SUBD		7	3	E9		ADCB	4+	2+	10BE	LDY	Immed	7	4							
B4	ANDA		5	3	EA	ORB	4+	2+	10BF	STY	Extended	7	4								
B5	BITA		5	3	EB	ADDB	4+	2+	10CE	LDS	Immed	4	4								
B6	LDA		5	3	EC	LDD	5+	2+	10DE	LDS	Direct	6	3								
B7	STA		5	3	ED	STD	5+	2+	10DF	STS	Direct	6	3								
B8	EORA		5	3	EE	LDU	5+	2+	10EE	LDS	Indexed	6+	3+								
B9	ADCA		5	3	EF	STU	Indexed	5+	2+	10EF	STS	Indexed	6+	3+							
BA	ORA	5	3			10FE		LDS	Extended	7	4										
BB	ADDA	5	3	F0	SUBB	Extended		5	3	10FF	STS	Extended	7	4							
BC	CMPX	7	3	F1	CMPB			5	3	113F	SWI3	Implied	20	2							
BD	JSR	8	3	F2	SBCB			5	3	1183	CMPU	Immed	5	4							
BE	LDX	6	3	F3	ADDD			7	3	118C	CMPS	Immed	5	4							
BF	STX	Extended	6	3	F4			ANDB	5	3	1193	CMPU	Direct	7	3						
					F5			BITB	5	3	119C	CMPS	Direct	7	3						
C0	SUBB	Immed	2	2	F6			LDB	5	3	11A3	CMPU	Indexed	7+	3+						
C1	CMPB		2	2	F7			STB	5	3	11AC	CMPS	Indexed	7+	3+						
C2	SBCB		2	2	F8		EORB	5	3	11B3	CMPU	Extended	8	4							
C3	ADDD		4	3	F9		ADCB	5	3	11BC	CMPS	Extended	8	4							
C4	ANDB		2	2	FA	ORB	5	3													
C5	BITB		Immed	2	2	FB	ADDB	Extended	5	3											

Note All unused opcodes are both undefined and illegal



**Note for Use**

**Compatibility with NMOS MPU (HD6809)**

The difference between HD6309 (CMOS) and HD6809 (NMOS) is shown in table 13.

Example: CLR (Extended)

\$8000	CLR	\$A000
\$A000	FCB	\$80

**Execution Sequence of CLR Instruction**

Cycle-by-cycle flow of CLR instruction (direct, extended, indexed addressing mode) is shown below. In this sequence the contents of the memory location specified by the operand is read before writing 00 into it. Note that status flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Cycle #	Address	Data	R/ $\bar{W}$	Description
1	8000	7F	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	$\bar{V}MA$ Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	$\bar{V}MA$ Cycle
7	A000	00	0	Store Fixed 00 into Specified Location

\* The data bus has the data at that particular address.

**Table 13. Difference between HD6309 and HD6809**

Item	HD6309 (CMOS)	HD6809 (NMOS)
MRDY Stretch Unit	integral multiples of half (1/2) bus cycles	integral multiples of quarter (1/4) bus cycles
Stretch Time	5 $\mu$ s max	10 $\mu$ s max
DMA/BREQ Auto-refresh	None	Executed
External Clock Input	XTAL floating	XTAL grounded



**Application Note for System Design**

At the trailing edge of the address bus, the noise pulses may appear on the output signals in HD6309.

Note the noise pulses and the following measures against them.

**Noise Occurrence Condition:** As shown in figure 20, the noise pulses which are 0.8 V or over may appear on E and Q clocks when the address bus changes from high to low.

If the address buses ( $A_0 - A_{15}$ , and  $R/\bar{W}$ ) change from high to low, the transient current flows through the GND. The noise pulses are generated on the LSI's  $V_{SS}$  pins according to the current and to the impedance state of the GND wirings.

Figure 21 shows the noise voltage dependency on the each parameter.


Figure 23 shows the noise voltage dependency on

the load capacitance of the address bus.


Note: The noise level should be carefully checked because it depends on the each parameter of actual application system.

**Noise Reduction:**

1. Control each parameter such as  $C_d$ ,  $V_{CC}$ ,  $Z_g$  in figure 21, and the noise level is reduced to be allowable.
2. Insert a bypass capacitor between the  $V_{CC}$  and the GND of the HD6309.
3. Connect the CMOS buffer with noise margin to E and Q clocks.
4. Insert the damping registers to the address bus. That is effective for the noise level to reduce less than 0.8 V. The damping resistor is about 40-50  $\Omega$  on the higher byte of the address bus ( $A_{15} - A_8$ ) and about 130-140  $\Omega$  on the lower byte of the address bus ( $A_7 - A_0$ ), and  $R/\bar{W}$  as shown in figure 22. Electrical characteristics do not change by inserting the damping resistors.



**Figure 20. Noise at Address Bus Output Changing**



**Figure 21. Dependency of the Noise Voltage on Each Parameter**








Figure 22. Connecting Damping Resistors to Address Bus




Figure 23. Dependency of the Noise Voltage on the Load Capacitance of the Address Bus



### Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^1$	-0.3 to +7.0	V
Input Voltage	$V_{in}^1$	-0.3 to +7.0	V
Maximum Output Current	$ I_o ^2$	5	mA
Maximum Total Output Current	$ \sum I_o ^3$	100	mA
Operating Temperature	$T_{opr}$	-20 to +75	°C
Storage Temperature	$T_{stg}$	-55 to +150	°C

Notes 1 .With respect to  $V_{SS}$  (system GND)

- 2 Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal ( $A_0$ - $A_{15}$ ,  $R/\overline{W}$ ,  $D_0$ - $D_7$ , BA, BS, Q, E)
- 3 Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals ( $A_0$ - $A_{15}$ ,  $R/\overline{W}$ ,  $D_0$ - $D_7$ , BA, BS, Q, E)
- 4 Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

### Recommended Operating Conditions

Item		Symbol	Min	Typ	Max	Unit
Supply Voltage		$V_{CC}^1$	4.5	5.0	5.5	V
Input Voltage	EXTAL	$V_{IL}^1$	-0.3		0.6	V
	Other Inputs		-0.3		0.8	V
	$\overline{RES}$	$V_{IH}^1$	$V_{CC}-0.5$		$V_{CC}$	V
	EXTAL		$V_{CC}\times 0.7$		$V_{CC}$	V
	Other Inputs		2.0		$V_{CC}$	V
Operating Temperature		$T_{opr}$	-20	25	75	°C

Note: 1 With respect to  $V_{SS}$  (system GND)



**Electrical Characteristics**

DC Characteristics ( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $V_{SS}=0\text{ V}$ ,  $T_a=-20\text{ to }+75^\circ\text{C}$ , unless otherwise noted.)

Item	Symbol	HD63B09			HD63C09			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Input High Voltage	RES	$V_{IH}$	$V_{CC}-0.5$	$V_{CC}$	$V_{CC}-0.5$	$V_{CC}$	V		
	EXTAL		$V_{CC}\times 0.7$	$V_{CC}$	$V_{CC}\times 0.7$	$V_{CC}$			
	Other Inputs		2.0	$V_{CC}$	2.0	$V_{CC}$			
Input Low Voltage	EXTAL	$V_{IL}$	-0.3	0.6	-0.3	0.6	V		
	Other Inputs		-0.3	0.8	-0.3	0.8			
Input Leakage Current	Except EXTAL, XTAL	$I_{in}$	-2.5	2.5	-2.5	2.5	$\mu\text{A}$	$V_{in}=0\text{ to }V_{CC}$ , $V_{CC}=\text{max}$	
Three State (Off State)	$D_0-D_7$	$I_{TSI}$	-10	10	-10	10	$\mu\text{A}$	$V_{in}=0.4\text{ to }V_{CC}$ , $V_{CC}=\text{max}$	
Input Current	$A_0-A_{15}$ , $R/\bar{W}$		-10	10	-10	10		$V_{CC}=\text{max}$	
Output High Voltage	$D_0-D_7$	$V_{OH}$	4.1	4.1			V	$I_{LOAD}=-400\mu\text{A}$	
			$V_{CC}-0.1$	$V_{CC}-0.1$				$I_{LOAD}\leq -10\mu\text{A}$	
	$A_0-A_{15}$ , $R/\bar{W}$ , Q, E		4.1	4.1				$I_{LOAD}=-400\mu\text{A}$	
			$V_{CC}-0.1$	$V_{CC}-0.1$				$I_{LOAD}\leq -10\mu\text{A}$	
	BA, BS		4.1	4.1				$I_{LOAD}=-400\mu\text{A}$	
			$V_{CC}-0.1$	$V_{CC}-0.1$				$I_{LOAD}\leq -10\mu\text{A}$	
Output Low Voltage		$V_{OL}$		0.5		0.5	V	$I_{LOAD}=2\text{mA}$	
Input Capacitance	$D_0-D_7$	$C_{in}$		15		15	pF	$V_{in}=0\text{V}$ , $T_a=25^\circ\text{C}$ ,	
	Except $D_0-D_7$			10		10		$f=1\text{MHz}$	
Output Capacitance	$A_0-A_{15}$ , $R/\bar{W}$ , BA, BS	$C_{out}$		12		12	pF		
Current Dissipation		$I_{CC}$		24		36	mA	Operating	
				15		18		Sleeping	



AC Characteristics ( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $V_{SS}=0\text{ V}$ ,  $T_a=-20\text{ to }+75^\circ\text{C}$ , unless otherwise noted.)

**Clock Timing**

Item	Symbol	HD63B09			HD63C09			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Frequency of Operation (Crystal External Input)	$f_{XTAL}$	2		8	2		12	MHz	Figs. 25, 26
Cycle Time	$t_{cyc}$	500		2000	333		2000	ns	
Total Up Time	$t_{UT}$	480			310			ns	
Processor Clock High	$t_{PWELH}$	220		5000	140		5000	ns	
Processor Clock Low	$t_{PWEL}$	210		1000	140		1000	ns	
E Rise and Fall Time	$t_{Er}, t_{Ef}$			20			20	ns	
$E_{Low}$ to $Q_{High}$ Time	$t_{AVS}$	100		140	70		100	ns	
Q Clock High	$t_{PWQH}$	220		1000	140		1000	ns	
Q Clock Low	$t_{PWQL}$	220		5000	140		5000	ns	
Q Rise and Fall Time	$t_{Qr}, t_{Qf}$			20			20	ns	
$Q_{Low}$ to $E_{Low}$ Time	$t_{QE}$	100			70			ns	

**Bus Timing**

Item	Symbol	HD63B09			HD63C09			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Address Delay	$t_{AD}$			110			110	ns	Figs. 25, 26
Peripheral Read Access Time ( $t_{UT}-t_{AD}-t_{DSR}=t_{ACC}$ )	$t_{ACC}$	330			160			ns	
Data Set Up Time (Read)	$t_{DSR}$	40			40			ns	
Input Data Hold Time	$t_{DHR}$	10			10			ns	
Address Hold Time	$T_a=0\text{ to }+75^\circ\text{C}$ $T_a=-20\text{ to }0^\circ\text{C}$	$t_{AH}$			20		20	ns	
					10		10		
Data Delay Time (Write)	$t_{DDW}$			110			70	ns	
Output Hold Time	$T_a=0\text{ to }+75^\circ\text{C}$ $T_a=-20\text{ to }0^\circ\text{C}$	$t_{DHW}$			30		30	ns	
					20		20		

2



Processor Control Timing

Item	Symbol	HD63B09		HD63C09		Unit	Test Condition
		Min	Typ	Max	Min		
MRDY Set Up Time	$t_{PCSM}$	110			70	ns	Figs. 3 – 7
MRDY Set Up Time 2	$t_{PCSM2}$	240			160	ns	Figs. 11, 12
Interrupts Set Up Time	$t_{PCS}$	110			70	ns	
HALT Set Up Time	$t_{PCSH}$	110			70	ns	
RES Set Up Time	$t_{PCSR}$	110			110	ns	
DMA/BREQ Set Up Time	$t_{PCSD}$	110			70	ns	
Processor Control Rise and Fall Time	$t_{PCr}, t_{PCf}$			100		100 ns	
Crystal Oscillator Start Time	$t_{RC}$	20			20	ms	




Figure 24. Bus Timing Test Load




Figure 25. Read Data from Memory or Peripherals

2




Figure 26. Write Data to Memory or Peripherals

1

# HD63B09E, HD63C09E

## CMOS MPU (Micro Processing Unit)

The HD6309E is the highest 8-bit microprocessor of HMCS6800 family, which is just compatible with the conventional HD6809E.


The HD6309E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

The HD6309E is complete CMOS device and the power dissipation is extremely low. Moreover, the SYNC and CWAI instruction makes low power application possible.


### ■ FEATURES

- Hardware — Interface with All HMCS6800 Peripherals
- Software — Object Code Compatible with the HD6809E
- Low Power Consumption Mode (Sleep mode)
  - SYNC state of SYNC Instruction
  - WAIT state of CWAI Instruction
- External Clock Inputs, E and Q, Allow Synchronization
- Wide Operation Range
  - $f = 0.5$  to 3MHz ( $V_{CC} = 5V \pm 10\%$ )

Type No.	Bus Timing
HD63B09E	2.0MHz
HD63C09E	3.0MHz



### ■ PIN ARRANGEMENT



(Top View)

2





# HD63B09E, HD63C09E

## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Maximum Output Current	$ I_{O} ^{**}$	5	mA
Maximum Total Output Current	$ \sum I_{O} ^{***}$	100	mA
Operating Temperature	$T_{opr}$	-20 ~ +75	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

\*\* Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal.  
( $A_0 \sim A_{15}$ , R/W,  $D_0 \sim D_7$ , BA, BS, LIC, AVMA, BUSY)

\*\*\* Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals. ( $A_0 \sim A_{15}$ , R/W,  $D_0 \sim D_7$ , BA, BS, LIC, AVMA, BUSY)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

## ■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	$V_{CC}^*$	4.5	5.0	5.5	V	
Input Voltage	Logic, RES	$V_{IL}^*$	-0.3	-	0.8	V
	E, Q	$V_{ILC}^*$	-0.3	-	0.4	V
	Logic	$V_{IH}^*$	2.0	-	$V_{CC}$	V
	E, Q		3.0	-	$V_{CC}$	V
	RES		$V_{CC}-0.5$	-	$V_{CC}$	V
Operating Temperature	$T_{opr}$	-20	25	75	°C	

\* With respect to  $V_{SS}$  (SYSTEM GND)

## ■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC}=5.0V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a = -20 \sim +75^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit	
			min	typ*	max	min	typ*	max		
Input "High" Voltage	Logic	$V_{IH}$	2.0	-	$V_{CC}$	2.0	-	$V_{CC}$	V	
	E, Q	$V_{IH}$	3.0	-	$V_{CC}$	3.0	-	$V_{CC}$	V	
	RES	$V_{IHR}$	$V_{CC}-0.5$	-	$V_{CC}$	$V_{CC}-0.5$	-	$V_{CC}$	V	
Input "Low" Voltage	Logic, RES	$V_{IL}$	-0.3	-	0.8	-0.3	-	0.8	V	
	E, Q	$V_{ILC}$	-0.3	-	0.4	-0.3	-	0.4	V	
Input Leakage Current	Logic, Q, RES	$I_{in}$	$V_{in}=0 \sim V_{CC}, V_{CC}=\max$	-2.5	-	2.5	-2.5	-	2.5	$\mu A$
	E		-10	-	10	-10	-	10	$\mu A$	
Output "High" Voltage	$D_0 \sim D_7$	$V_{OH}$	$I_{LOAD} = -400\mu A$	4.1	-	-	4.1	-	-	V
			$I_{LOAD} \leq -10\mu A$	$V_{CC}-0.1$	-	-	$V_{CC}-0.1$	-	-	V
	$A_0 \sim A_{15}$ , R/W		$I_{LOAD} = -400\mu A$	4.1	-	-	4.1	-	-	V
			$I_{LOAD} \leq -10\mu A$	$V_{CC}-0.1$	-	-	$V_{CC}-0.1$	-	-	V
			BA, BS, LIC, AVMA, BUSY	$I_{LOAD} = -400\mu A$	4.1	-	-	4.1	-	-
	$I_{LOAD} \leq -10\mu A$	$V_{CC}-0.1$	-	-	$V_{CC}-0.1$	-	-	V		
Output "Low" Voltage		$V_{OL}$	$I_{LOAD}=2mA$	-	-	0.5	-	-	0.5	V
Input Capacitance	$D_0 \sim D_7$ , Logic Input Q, RES	$C_{in}$	$V_{in}=0V, T_a=25^\circ C, f=1MHz$	-	10	15	-	10	15	pF
			E	-	30	50	-	30	50	pF
Output Capacitance	$A_0 \sim A_{15}$ , R/W, BA, BS, LIC, AVMA, BUSY	$C_{out}$	$V_{in}=0V, T_a=25^\circ C, f=1MHz$	-	10	15	-	10	15	pF
Frequency of Operation	E, Q	f		0.5	-	2.0	0.5	-	3.0	MHz
Three-State (Off State) Input Current	$D_0 \sim D_7$	TSI	$V_{in}=0.4 \sim V_{CC}, V_{CC}=\max$	-10	-	10	-10	-	10	$\mu A$
	$A_0 \sim A_{15}$ , R/W			-10	-	10	-10	-	10	$\mu A$
Current Dissipation		$I_{CC}$	Operating	-	-	20	-	-	30	mA
			Sleeping	-	-	10	-	-	15	mA

\* $T_a=25^\circ C, V_{CC}=5V$



● AC CHARACTERISTICS (V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=0, T<sub>a</sub>=-20 ~ +75°C, unless otherwise noted.)

1. CLOCK TIMING

Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit	
			min	typ	max	min	typ	max		
Cycle Time	t <sub>cyc</sub>	Fig. 1, 2	500	—	2000	333	—	2000	ns	
E Clock "Low"	t <sub>PWEL</sub>		210	—	1000	140	—	1000	ns	
E Clock "High" (Measured at V <sub>IH</sub> )	t <sub>PWEH</sub>		220	—	1000	140	—	1000	ns	
E Rise and Fall Time	t <sub>Er</sub> , t <sub>Ef</sub>		—	—	20	—	—	15	ns	
Q Clock "High"	t <sub>PWQH</sub>		220	—	1000	140	—	1000	ns	
Q Rise and Fall Time	t <sub>Qr</sub> , t <sub>Qf</sub>		—	—	20	—	—	15	ns	
E "Low" to Q Rising	E "Low"→Q"High"		t <sub>EQ1</sub>	100	—	—	65	—	—	ns
Q "High" to E Rising	Q "High"→E "High"		t <sub>EQ2</sub>	100	—	—	65	—	—	ns
E "High" to Q Falling	E "High"→Q"Low"		t <sub>EQ3</sub>	100	—	—	65	—	—	ns
Q "Low" to E Falling	Q "Low"→E "Low"		t <sub>EQ4</sub>	100	—	—	65	—	—	ns


2. BUS TIMING

Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit	
			min	typ	max	min	typ	max		
Address Delay	t <sub>AD</sub>	Fig. 1, 2	—	—	110	—	—	110	ns	
Address Hold Time (Address, R/W, BA, BS)	t <sub>AH</sub>		T <sub>a</sub> = 0 ~ 75°C	20	—	—	20	—	—	ns
			T <sub>a</sub> = -20~0°C	10	—	—	10	—	—	
Peripheral Read Access Times (t <sub>cyc</sub> -t <sub>Er</sub> -t <sub>AD</sub> -t <sub>DSR</sub> =t <sub>ACC</sub> )	t <sub>ACC</sub>		330	—	—	185	—	—	ns	
Data Setup Time (Read)	t <sub>DSR</sub>		40	—	—	20	—	—	ns	
Input Data Hold Time	t <sub>DHR</sub>		20	—	—	20	—	—	ns	
Data Delay Time (Write)	t <sub>DDW</sub>		—	—	110	—	—	70	ns	
Output Data Hold Time	t <sub>DHW</sub>		T <sub>a</sub> = 0~75°C	30	—	—	30	—	—	ns
			T <sub>a</sub> = -20~0°C	20	—	—	20	—	—	

3. PROCESSOR CONTROL TIMING


Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit
			min	typ	max	min	typ	max	
Control Delay (BUSY, LIC, AVMA)	t <sub>CD</sub>	Fig. 1, 2, 7 ~ 10, 14 and 17	—	—	200	—	—	130	ns
Interrupts Set Up Time	t <sub>PCS</sub>		110	—	—	70	—	—	ns
HALT Set Up Time	t <sub>PCS</sub>		110	—	—	70	—	—	ns
RES Set Up Time	t <sub>PCS</sub>		110	—	—	70	—	—	ns
TSC Setup Time	t <sub>PCS</sub>		110	—	—	70	—	—	ns
TSC Drive to Valid Logic Levels	t <sub>TSA</sub>		—	—	120	—	—	120	ns
TSC Release MOS Buffers to High Impedance	t <sub>TSR</sub>		—	—	110	—	—	110	ns
TSC Three-State Delay	t <sub>TSR</sub>		—	—	80	—	—	80	ns
Processor Control Rise/Fall	t <sub>PCr</sub> , t <sub>PCf</sub>		—	—	100	—	—	100	ns
TSC Input Delay	t <sub>PCT</sub>		30	—	—	30	—	—	ns





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified

Figure 1 Read Data from Memory or Peripherals



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 2 Write Data to Memory or Peripherals







Figure 3 HD6309E Expanded Block Diagram



C = 30 pF for BA, BS, LIC, AVMA, BUSY  
 130 pF for D<sub>0</sub> ~ D<sub>7</sub>  
 90 pF for A<sub>0</sub> ~ A<sub>15</sub>, R/W  
 R = 10 kΩ for D<sub>0</sub> ~ D<sub>7</sub>  
 10 kΩ for A<sub>0</sub> ~ A<sub>15</sub>, R/W  
 10 kΩ for BA, BS, LIC, AVMA, BUSY

All diodes are 1S2074(H) or equivalent.  
 C includes stray capacitance.

Figure 4 Bus Timing Test Load

■ PROGRAMMING MODEL

As shown in Figure 5, the HD6309E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

● Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

● Direct Page Register (DP)

The Direct Page Register of the HD6309E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A<sub>8</sub> ~ A<sub>15</sub>) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.






Figure 5 Programming Model of The Microprocessing Unit

● **Index Registers (X, Y)**

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

● **Stack Pointer (U, S)**

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the HD6309E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6309E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

● **Program Counter (PC)**

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

● **Condition Code Register (CC)**

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

■ **CONDITION CODE REGISTER DESCRIPTION**

● **Bit 0 (C)**

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

● **Bit 1 (V)**

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

● **Bit 2 (Z)**

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

● **Bit 3 (N)**

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.



● **Bit 4 (I)**

Bit 4 is the  $\overline{IRQ}$  mask bit. The processor will not recognize interrupts from the  $\overline{IRQ}$  line if this bit is set to a one.  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{IRQ}$ ,  $\overline{RES}$  and  $\overline{SWI}$  all set I to a one;  $\overline{SWI2}$  and  $\overline{SWI3}$  do not affect I.

● **Bit 5 (H)**

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

● **Bit 6 (F)**

Bit 6 is the  $\overline{FIRQ}$  mask bit. The processor will not recognize interrupts from the  $\overline{FIRQ}$  line if this bit is a one.  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{SWI}$ , and  $\overline{RES}$  all set F to a one.  $\overline{IRQ}$ ,  $\overline{SWI2}$  and  $\overline{SWI3}$  do not affect F.

● **Bit 7 (E)**

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ **HD6309E MPU SIGNAL DESCRIPTION**

● **Power (Vss, Vcc)**

Two pins are used to supply power to the part: Vss is ground or 0 volts, while Vcc is +5.0 V ±10%.

● **Address Bus (A<sub>0</sub> ~ A<sub>15</sub>)**

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF<sub>16</sub>,  $R/\overline{W}$  = "High", and BS = "Low"; this is a "dummy access" or  $\overline{VMA}$  cycle. All address bus drivers are made high-impedance when output Bus Available (BA) is "High" or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

● **Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)**

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

● **Read/Write (R/ $\overline{W}$ )**

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus.  $R/\overline{W}$  is made high impedance when BA is "High" or when TSC is asserted. Refer to Figures 1 and 2.

●  **$\overline{RES}$**

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations FFFE<sub>16</sub> and FFFF<sub>16</sub> (Table 1) when Interrupt Acknowledge is true, ( $\overline{BA} \cdot \overline{BS} = 1$ ). During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6309E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system.

This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Map for Vector Locations		Interrupt Vector Description
MS	LS	
FFFE	FFFF	$\overline{RES}$
FFFC	FFFD	$\overline{NMI}$
FFFA	FFFB	$\overline{SWI}$
FFF8	FFF9	$\overline{IRQ}$
FFF6	FFF7	$\overline{FIRQ}$
FFF4	FFF5	$\overline{SWI2}$
FFF2	FFF3	$\overline{SWI3}$
FFF0	FFF1	Reserved

●  **$\overline{HALT}$**

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests ( $\overline{FIRQ}$ ,  $\overline{IRQ}$ ) although  $\overline{NMI}$  or  $\overline{RES}$  will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state ( $\overline{BA} \cdot \overline{BS} = 1$ ) can be achieved by pulling  $\overline{HALT}$  "Low" while  $\overline{RES}$  is still "Low". See Figure 8.

● **Bus Available, Bus Status (BA, BS)**

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).


MPU State		MPU State Definition
BA	BS	
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	$\overline{HALT}$ Acknowledge

**Interrupt Acknowledge** is indicated during both cycles of a hardware-vector-fetch ( $\overline{RES}$ ,  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{IRQ}$ ,  $\overline{SWI}$ ,  $\overline{SWI2}$ ,  $\overline{SWI3}$ ). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

**Sync Acknowledge** is indicated while the MPU is waiting for external synchronization on an interrupt line.


**Halt Acknowledge** is indicated when the HD6309E is in a Halt condition.





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 7  $\overline{RES}$  Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 8  $\overline{HALT}$  and Single Instruction Execution for System Debug



● **Non Maskable Interrupt ( $\overline{\text{NMI}}$ )\***

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$  or software interrupts. During recognition of an  $\overline{\text{NMI}}$ , the entire machine state is saved on the hardware stack. After reset, an  $\overline{\text{NMI}}$  will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of  $\overline{\text{NMI}}$  low must be at least one E cycle. If the  $\overline{\text{NMI}}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

● **Fast-Interrupt Request ( $\overline{\text{FIRQ}}$ )\***

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request ( $\overline{\text{IRQ}}$ ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

● **Interrupt Request ( $\overline{\text{IRQ}}$ )\***

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since  $\overline{\text{IRQ}}$  stacks the entire machine state it provides a slower response to interrupts than  $\overline{\text{FIRQ}}$ .  $\overline{\text{IRQ}}$  also has a lower priority than  $\overline{\text{FIRQ}}$ . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

\*  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ , and  $\overline{\text{IRQ}}$  requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWA1 condition is present. If  $\overline{\text{IRQ}}$  and  $\overline{\text{FIRQ}}$  do not remain "Low" until completion of the current instruction they may not be recognized. However,  $\overline{\text{NMI}}$  is latched and need only remain "Low" for one cycle.

● **Clock Inputs E, Q**

E and Q are the clock signals required by the HD6309E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU,  $t_{AD}$  after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6309E.

● **BUSY**

Busy will be "High" for the read and modify cycles of a read-modify-write instruction and during the access of the first byte

of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the re-arbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid  $t_{CD}$  after the rising edge of Q.

● **AVMA**

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multi-processor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid  $t_{CD}$  after the rising edge of Q.

● **LIC**

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWA1 or RESET) in SYNC state or while stacking during interrupts. LIC is valid  $t_{CD}$  after the rising edge of Q.


● **TSC**

TSC (Three-State Control) will cause MOS address, data, and R/ $\overline{\text{W}}$  buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/ $\overline{\text{W}}$  directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.


● **MPU Operation**

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SW1, SW2, SW3, CWA1, RTI and SYNC. An interrupt or  $\overline{\text{HALT}}$  input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6309E.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified. E clock shown for reference only.

Figure 9  $\overline{IRQ}$  and  $\overline{NMI}$  Interrupt Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified. E clock shown for reference only.

Figure 10  $\overline{FIRQ}$  Interrupt Timing






Figure 11 HD6309E Clock Generator






Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 13 BUSY Timing (ASL Extended Indirect Instruction)



(NOTES) Data will be asserted by the MPU only during the interval while R/W is "Low" and E or Q is "High".  
Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 14 TSC Timing



## ■ ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6309E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6309E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6309E:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed
  - Zero-Offset
  - Constant Offset
  - Accumulator Offset
  - Auto Increment/Decrement
- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

### ● Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

### ● Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6309E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

```
LDA # $20
LDX # $F000
LDY # CAT
```

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

### ● Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```

### ● Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```

### ● Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6309E is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA $30
SETDP $10 (Assembler directive)
LDB $1030
LDD <CAT
```

(NOTE) < is an assembler directive which forces direct addressing.

### ● Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

```
TFR X, Y Transfer X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B and A onto S
PULU X, Y, D Pull D, X, and Y from U
```

### ● Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

Post-Byte Register Bit								Indexed Addressing Mode	
7	6	5	4	3	2	1	0		
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset	
1	R	R	0	0	0	0	0	,R +	
1	R	R	1	0	0	0	1	,R + +	
1	R	R	0	0	0	1	0	,-R	
1	R	R	1	0	0	1	1	,- -R	
1	R	R	1	0	1	0	0	EA = ,R + 0 Offset	
1	R	R	1	0	1	0	1	EA = ,R + ACCB Offset	
1	R	R	1	0	1	1	0	EA = ,R + ACCA Offset	
1	R	R	1	1	0	0	0	EA = ,R + 8 Bit Offset	
1	R	R	1	1	0	0	1	EA = ,R + 16 Bit Offset	
1	R	R	1	1	0	1	1	EA = ,R + D Offset	
1	x	x	1	1	1	0	0	EA = ,PC + 8 Bit Offset	
1	x	x	1	1	1	0	1	EA = ,PC + 16 Bit Offset	
1	R	R	1	1	1	1	1	EA = [Address]	




Figure 16 Index Addressing Postbyte Register Bit Assignments



Table 2 Indexed Addressing Mode

Type	Forms	Non Indirect			Indirect			
		Assembler Form	Postbyte OP Code	+ ~ #	Assembler Form	Postbyte OP Code	+ ~ #	+ ~ #
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100	0 0	[,R]	1RR10100	3 0	
	5 Bit Offset	n, R	0RRnnnnn	1 0	defaults to 8-bit			
	8 Bit Offset	n, R	1RR01000	1 1	[n, R]	1RR11000	4 1	
	16 Bit Offset	n, R	1RR01001	4 2	[n, R]	1RR11001	7 2	
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A, R	1RR00110	1 0	[A, R]	1RR10110	4 0	
	B Register Offset	B, R	1RR00101	1 0	[B, R]	1RR10101	4 0	
	D Register Offset	D, R	1RR01011	4 0	[D, R]	1RR11011	7 0	
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2 0	not allowed			
	Increment By 2	,R ++	1RR00001	3 0	[,R ++]	1RR10001	6 0	
	Decrement By 1	, - R	1RR00010	2 0	not allowed			
	Decrement By 2	, - - R	1RR00011	3 0	[, - - R]	1RR10011	6 0	
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100	1 1	[n, PCR]	1xx11100	4 1	
	16 Bit Offset	n, PCR	1xx01101	5 2	[n, PCR]	1xx11101	8 2	
Extended Indirect	16 Bit Address	-	-	-	[n]	10011111	5 2	

R = X, Y, U or S      RR:  
 x = Don't Care      00 = X  
                             01 = Y  
                             10 = U  
                             11 = S

+ and # indicate the number of additional cycles and bytes for the particular variation.

**Zero-Offset Indexed**

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:  
 LDD 0, X  
 LDA S

**Constant Offset Indexed**

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:  
 5-bit (-16 to +15)  
 8-bit (-128 to +127)  
 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the post-byte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:  
 LDA 23, X  
 LDX -2, S

LDY 300, X  
 LDU CAT, Y

**Accumulator-Offset Indexed**

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:  
 LDA B, Y  
 LDX D, Y  
 LEAX B, X

**Auto Increment/Decrement Indexed**

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-





# HD63B09E, HD63C09E

decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```
LDA  ,X +
STD  ,Y ++
LDB  ,-Y
LDX  ,-- S
```

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

```
STX 0, X++ (X initialized to 0)
```

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

```
0 → temp    calculate the EA; temp is a holding register
X + 2 → X    perform autoincrement
X → (temp)   do store operation
```

### ● Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

```
Before Execution
A = XX (don't care)
X = $F000
$0100 LDA [$10, X]    EA is now $F010
$F010 $F1             $F150 is now the
$F011 $50             new EA
$F150 $AA
After Execution
A = $AA (Actual Data Loaded)
X = $F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

```
LDA  [, X]
LDD  [10, S]
LDA  [B, Y]
LDD  [, X++]
```

### ● Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

```
BEQ  CAT    (short)
BGT  DOG    (short)
```

```
CAT  LBEQ   RAT    (long)
DOG  LBGT   RABBIT (long)
.
.
.
RAT  NOP
RABBIT NOP
```

### ● Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

```
LDA  CAT, PCR
LEAX TABLE, PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA  [CAT, PCR]
LDU  [DOG, PCR]
```

### ■ HD6309E INSTRUCTION SET

The instruction set of the HD6309E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the instructions are described in detail below:


### ● PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

### ● PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



```
← Pull Order          Push Order →
PC  U  Y  X  DP  B  A  CC
FFFF ..... ← increasing memory address ..... 0000
PC  S  Y  X  DP  B  A  CC
```




• **TFR/EXG**

Within the HD6309E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4~7 of postbyte define the source register, while bits 0~3 represent the destination register. These are denoted as follows:

0000 – D	0101 – PC
0001 – X	1000 – A
0010 – Y	1001 – B
0011 – U	1010 – CC
0100 – S	1011 – DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE



• **LEAX/LEAY/LEAU/LEAS**

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

```

LEAX   MSG1, PCR
LBSR   PDATA (Print message routine)
.
.
MSG1   FCC      'MESSAGE'
```

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

- LEAa, b+ (any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)
1. b → temp (calculate the EA)
  2. b + 1 → b (modify b, postincrement)
  3. temp → a (load a)
- LEAa, – b
1. b – 1 → temp (calculate EA with predecrement)
  2. b – 1 → b (modify b, predecrement)
  3. temp → a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, –X does decrement X. LEAX 1, X should be used to increment X by one.

Table 3 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-bit A accumulator to Y
LEAY D, Y	Y + D → Y	Adds 16-bit D accumulator to Y
LEAU –10, U	U – 10 → U	Subtracts 10 from U
LEAS –10, S	S – 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	S + 5 → X	Transfers as well as adds

• **MUL**

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

**Long and Short Relative Branches**

The HD6309E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

• **SYNC**

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since  $\overline{\text{FIRQ}}$  and  $\overline{\text{IRQ}}$  are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

**Software Interrupts**

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6309E, and are prioritized in the following order: SWI, SWI2, SWI3.

**16-Bit Operation**

The HD6309E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ **CYCLE-BY-CYCLE OPERATION**

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6309E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this



technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart.  $\overline{VMA}$  is an indication of  $FFFF_{16}$  on the address bus,  $R/\overline{W}$  = "High" and  $BS$  = "Low". The following examples illustrate the use of the chart; see Figure 18.

Example 1: LBSR (Branch Taken)  
Before Execution  $SP = F000$

	.		
	.		
	.		
\$8000	LBSR	CAT	
	.		
	.		
\$A000	CAT		
	.		

### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	FFFF	*	1	$\overline{VMA}$ Cycle
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	FFFF	*	1	$\overline{VMA}$ Cycle
8	EFFE	03	0	Stack Low Order Byte of Return Address
9	EFEE	80	0	Stack High Order Byte of Return Address

Example 2: DEC (Extended)

\$8000	DEC	\$A000
\$A000	FCB	\$80

### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	A000	7F	0	Store the Decre- mented Data

\* The data bus has the data at that particular address.

### ■ SLEEP MODE


During the interrupt wait period in the SYNC instruction (the SYNC state) and that period in the CWAI instruction (the WAIT state), MPU operation is halted and goes to the sleep mode. However, the state of I/O pins is the same as that of the HD6809E in this mode.

### ■ HD6309E INSTRUCTION SET TABLES

The instructions of the HD6309E have been broken down into five different categories. They are as follows:


- 8-Bit operation (Table 4)
- 16-Bit operation (Table 5)
- Index register/stack pointer instructions (Table 6)
- Relative branches (long or short) (Table 7)
- Miscellaneous instructions (Table 8)

HD6309E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.




- (NOTES) 1. If the associated mask bit is set when the interrupt is requested, LIC will go "Low" and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain "High" and interrupt processing will start with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).
2. If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.
3. Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 17 SYNC Timing



- (NOTE)
1. Busy = "High" during access of first byte of double byte immediate load.
  2. Write operation during store instruction. Busy = "High" during first two cycles of a double-byte access and the first cycle of read-modify-write access.
  3. AVMA is asserted on the cycle before a VMA cycle.


Figure 18 Address Bus Cycle-by-Cycle Performance



(NOTES)

- Stack (W) refers to the following sequence:  $SP \leftarrow SP - 1$ , then  $ADDR \leftarrow SP$  with  $R/\overline{W} = \text{"Low"}$ . Stack (R) refers to the following sequence:  $ADDR \leftarrow SP$  with  $R/\overline{W} = \text{"High"}$ , then  $SP \leftarrow SP + 1$ . PSHU, PULU instructions use the user stack pointer (i.e.,  $SP = U$ ) and PSHS, PULS use the hardware stack pointer (i.e.,  $SP = S$ ).
- Vector refers to the address of an interrupt or reset vector (see Table 1).
- The number of stack accesses will vary according to the number of bytes saved.
- VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)



(NOTES)

1. Stack (W) refers to the following sequence:  $SP \leftarrow SP - 1$ , then  $ADDR \leftarrow SP$  with  $R/W = \text{"Low"}$   
Stack (R) refers to the following sequence:  $ADDR \leftarrow$  with  $R/W = \text{"High"}$ , then  $SP \leftarrow SP + 1$   
PSHU, PULU instructions use the user stack pointer (i.e.,  $SP = U$ ) and PSHS, PULS use the hardware stack pointer (i.e.,  $SP = S$ )
2. Vector refers to the address of an interrupt or reset vector (see Table 1).
3. The number of stack accesses will vary according to the number of bytes saved.
4. VMA cycles will occur until an interrupt occurs

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)

Table 4 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location

(Continued)



Table 4 8-Bit Accumulator and Memory Instructions (Continued)

Mnemonic(s)	Operation
MUL	Unsigned multiply ( $A \times B \rightarrow D$ )
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)





Table 7 Branch Instructions

Mnemonic(s)	Operation
<b>SIMPLE BRANCHES</b>	
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBSC	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
<b>SIGNED BRANCHES</b>	
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
<b>UNSIGNED BRANCHES</b>	
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLs	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
<b>OTHER BRANCHES</b>	
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



Table 9. HD6309E Instruction Set Table

INSTRUCTIONS/ FORMS	ACCUM REG		DIRECT		EXTND		IMMED		INDEX		RELATIVE		DESCRIPTION	7	6	5	4	3	2	1	0
	OP	#	OP	#	OP	#	OP	#	OP	#	OP	#		E	F	H	I	N	Z	V	C
	3	A	3	1																	
ABX													B + X → X (UNSIGNED)	●	●	●	●	●	●	●	●
ADC	ADCA		99	4	2	B9	5	3	89	2	2	A9	4 + 2 +	●	●	1	●	1	1	1	1
	ADCB		D9	4	2	F9	5	3	C9	2	2	E9	4 + 2 +	●	●	1	●	1	1	1	1
ADD	ADDA		9B	4	2	BB	5	3	8B	2	2	AB	4 + 2 +	●	●	1	●	1	1	1	1
	ADDB		DB	4	2	FB	5	3	CB	2	2	EB	4 + 2 +	●	●	1	●	1	1	1	1
	ADDD		D3	6	2	F3	7	3	C3	4	3	E3	6 + 2 +	●	●	1	●	1	1	1	1
AND	ANDA		94	4	2	B4	5	3	84	2	2	A4	4 + 2 +	●	●	●	●	1	1	R	●
	ANDB		D4	4	2	F4	5	3	C4	2	2	E4	4 + 2 +	●	●	●	●	1	1	R	●
	ANDCC								1C	3	2			(			0				)
ASL	ASLA	48	2	1										●	●	0	●	1	1	1	1
	ASLB	58	2	1										●	●	0	●	1	1	1	1
	ASL		08	6	2	78	7	3			68	6 + 2 +		●	●	0	●	1	1	1	1
ASR	ASRA	47	2	1										●	●	0	●	1	1	●	1
	ASRB	57	2	1										●	●	0	●	1	1	●	1
	ASR		07	6	2	77	7	3			67	6 + 2 +		●	●	0	●	1	1	●	1
BCC	BCC										24	3	2	●	●	●	●	●	●	●	●
	LBCC										10	5(6)	4	●	●	●	●	●	●	●	●
											24			●	●	●	●	●	●	●	●
BCS	BCS										25	3	2	●	●	●	●	●	●	●	●
	LBCS										10	5(6)	4	●	●	●	●	●	●	●	●
											25			●	●	●	●	●	●	●	●
BEQ	BEQ										27	3	2	●	●	●	●	●	●	●	●
	LBEQ										10	5(6)	4	●	●	●	●	●	●	●	●
											27			●	●	●	●	●	●	●	●
BGE	BGE										2C	3	2	●	●	●	●	●	●	●	●
	LBGE										10	5(6)	4	●	●	●	●	●	●	●	●
											2C			●	●	●	●	●	●	●	●
BGT	BGT										2E	3	2	●	●	●	●	●	●	●	●
	LBGT										10	5(6)	4	●	●	●	●	●	●	●	●
											2E			●	●	●	●	●	●	●	●
BHI	BHI										22	3	2	●	●	●	●	●	●	●	●
	LBHI										10	5(6)	4	●	●	●	●	●	●	●	●
											22			●	●	●	●	●	●	●	●
BHS	BHS										24	3	2	●	●	●	●	●	●	●	●
	LBHS										10	5(6)	4	●	●	●	●	●	●	●	●
											24			●	●	●	●	●	●	●	●
BIT	BITA		95	4	2	B5	5	3	85	2	2	A5	4 + 2 +	●	●	●	●	1	1	R	●
	BITB		D5	4	2	F5	5	3	C5	2	2	E5	4 + 2 +	●	●	●	●	1	1	R	●
BLE	BLE										2F	3	2	●	●	●	●	●	●	●	●
	LBLE										10	5(6)	4	●	●	●	●	●	●	●	●
											2F			●	●	●	●	●	●	●	●
BLO	BLO										25	3	2	●	●	●	●	●	●	●	●
	LBLO										10	5(6)	4	●	●	●	●	●	●	●	●
											25			●	●	●	●	●	●	●	●
BLS	BLS										23	3	2	●	●	●	●	●	●	●	●
	LBLS										10	5(6)	4	●	●	●	●	●	●	●	●
											23			●	●	●	●	●	●	●	●
BLT	BLT										2D	3	2	●	●	●	●	●	●	●	●
	LBLT										10	5(6)	4	●	●	●	●	●	●	●	●
											2D			●	●	●	●	●	●	●	●
BMI	BMI										2B	3	2	●	●	●	●	●	●	●	●
	LBMI										10	5(6)	4	●	●	●	●	●	●	●	●
											2B			●	●	●	●	●	●	●	●

(Continued)



2

INSTRUCTIONS/ FORMS	MP ACCM RFX		DIRECT		EXTND		IMMED		INDEX①		RELATIVE		DESCRIPTION	7	6	5	4	3	2	1	0				
	OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	⑤	#	E	F	H	I	N	Z	V	C	
BNE	BNE												26	3	2	●	●	●	●	●	●	●	●	●	Branch Z = 0
	LBNE												10	5(6)	4	●	●	●	●	●	●	●	●	●	Long Branch Z = 0
BPL	BPL												2A	3	2	●	●	●	●	●	●	●	●	●	Branch N = 0
	LBPL												10	5(6)	4	●	●	●	●	●	●	●	●	●	Long Branch N = 0
BRA	BRA												2A			●	●	●	●	●	●	●	●	●	Branch Always
	LBRA												16	5	3	●	●	●	●	●	●	●	●	●	Long Branch Always
BRN	BRN												21	3	2	●	●	●	●	●	●	●	●	●	Branch Never
	LBRN												10	5	4	●	●	●	●	●	●	●	●	●	Long Branch Never
													21												
BSR	BSR												8D	7	2	●	●	●	●	●	●	●	●	●	Branch to Subroutine
	LBSR												17	9	3	●	●	●	●	●	●	●	●	●	Long Branch to Subroutine
BVC	BVC												28	3	2	●	●	●	●	●	●	●	●	●	Branch V = 0
	LBVC												10	5(6)	4	●	●	●	●	●	●	●	●	●	Long Branch V = 0
BVS	BVS												28			●	●	●	●	●	●	●	●	●	Branch V = 1
	LBVS												10	5(6)	4	●	●	●	●	●	●	●	●	●	Long Branch V = 1
													29												
CLR	CLRA	4F	2	1												●	●	●	●	R	S	R	R	0 → A	
	CLRB	5F	2	1												●	●	●	●	R	S	R	R	0 → B	
	CLR				0F	6	2	7F	7	3			6F	6	+2	●	●	●	●	R	S	R	R	0 → M	
CMP	CMPA				91	4	2	B1	5	3	81	2	2	A1	4	+2	●	●	●	⊕	↑	↑	↑	↑	Compare M from A
	CMPB				D1	4	2	F1	5	3	C1	2	2	E1	4	+2	●	●	●	⊕	↑	↑	↑	↑	Compare M from B
	CMPD				10	7	3	10	8	4	10	5	4	10	7	+3	●	●	●	●	↑	↑	↑	↑	Compare M M + 1 from D
	CMPB				93			B3			83			A3			●	●	●	●	↑	↑	↑	↑	Compare M M + 1 from S
	CMPB				11	7	3	11	8	4	11	5	4	11	7	+3	●	●	●	●	↑	↑	↑	↑	Compare M M + 1 from U
	CMPU				9C			BC			8C			AC			●	●	●	●	↑	↑	↑	↑	Compare M M + 1 from X
	CMPX				11	7	3	11	8	4	11	5	4	11	7	+3	●	●	●	●	↑	↑	↑	↑	Compare M M + 1 from Y
	CMPY				9C			BC			8C			AC			●	●	●	●	↑	↑	↑	↑	Compare M M + 1 from Y
COM	COMA	43	2	1												●	●	●	●	↑	↑	R	S	A → A	
	COMB	53	2	1												●	●	●	●	↑	↑	R	S	B → B	
	COM				03	6	2	73	7	3			63	6	+2	●	●	●	●	↑	↑	R	S	M → M	
CWAI													3C	≥20	2	S	(	—	⊕	)					CC ^ IMM-CC Wait for Interrupt
DAA		19	2	1												●	●	●	●	↑	↑	⊕	↑	↑	Decimal Adjust A
DEC	DECA	4A	2	1												●	●	●	●	↑	↑	↑	↑	↑	A - 1 → A
	DECB	5A	2	1												●	●	●	●	↑	↑	↑	↑	↑	B - 1 → B
	DEC				0A	6	2	7A	7	3			6A	6	+2	●	●	●	●	↑	↑	↑	↑	↑	M - 1 → M
EOR	EORA				98	4	2	B8	5	3	88	2	2	A8	4	+2	●	●	●	●	↑	↑	R	●	A ⊕ M → A
	EORB				D8	4	2	F8	5	3	C8	2	2	E8	4	+2	●	●	●	●	↑	↑	R	●	B ⊕ M → B
EXG	R1, R2	1E	8	2												(	—	⊕	)						R1 ↔ R2
INC	INCA	4C	2	1												●	●	●	●	↑	↑	↑	↑	↑	A + 1 → A
	INCB	5C	2	1												●	●	●	●	↑	↑	↑	↑	↑	B + 1 → B
	INC				0C	6	2	7C	7	3			6C	6	+2	●	●	●	●	↑	↑	↑	↑	↑	M + 1 → M
JMP					0E	3	2	7E	4	3			6E	3	+2	●	●	●	●	↑	↑	↑	↑	↑	EA ⊕ → PC
JSR					9D	7	2	BD	8	3			AD	7	+2	●	●	●	●	↑	↑	↑	↑	↑	Jump to Subroutine

(Continued)



INSTRUCTIONS/ FORMS	ACCUM REG			DIRECT			EXTND			IMMED			INDEX①			RELATIVE			DESCRIPTION										
	OP	-	#	OP	-	#	OP	-	#	OP	-	#	OP	-	#	OP	-	#		7	6	5	4	3	2	1	0		
LD	LDA			9	6	4	2	B	6	5	3	8	6	2	2	A	6	4	+	2	M→A	●	●	●	●	1	1	R	●
	LDB			D	6	4	2	F	6	5	3	C	6	2	2	E	6	4	+	2	M→B	●	●	●	●	1	1	R	●
	LDD			DC	5	2	FC	6	3	CC	3	3	EC	5	2	+	2	+	M M + 1 → D	●	●	●	●	1	1	R	●		
	LDS			10	6	3	10	7	4	10	4	4	10	6	3	+	+	M M + 1 → S	●	●	●	●	1	1	R	●			
				DE			FE			CE			EE									●	●	●	●	1	1	R	●
	LDU			DE	5	2	FE	6	3	CE	3	3	EE	5	2	+	+	M.M + 1 → U	●	●	●	●	1	1	R	●			
	LDX			9E	5	2	BE	6	3	8E	3	3	AE	5	2	+	+	M M + 1 → X	●	●	●	●	1	1	R	●			
LDY			10	6	3	10	7	4	10	4	4	10	6	3	+	+	M M + 1 → Y	●	●	●	●	1	1	R	●				
			9E			BE			8E			AE									●	●	●	●	1	1	R	●	
LEA	LEAS														3	2	4	+	2	EA③→S	●	●	●	●	●	●	●	●	
	LEAU														3	3	4	+	2	EA③→U	●	●	●	●	●	●	●	●	
	LEAX														3	0	4	+	2	EA③→X	●	●	●	●	1	●	●	●	
	LEAY														3	1	4	+	2	EA③→Y	●	●	●	●	1	●	●	●	
LSL	LSLA	4	8	2	1															A	●	●	●	1	1	1	1	1	
	LSLB	5	8	2	1																B	●	●	●	1	1	1	1	1
	LSL			0	8	6	2	7	8	7	3				6	8	6	+	2	+	M	●	●	●	1	1	1	1	1
																				C	●	●	●	1	1	1	1	1	
LSR	LSRA	4	4	2	1																A	●	●	●	R	1	●	1	1
	LSRB	5	4	2	1																B	●	●	●	R	1	●	1	1
	LSR			0	4	6	2	7	4	7	3				6	4	6	+	2	+	M	●	●	●	R	1	●	1	1
																				C	●	●	●	R	1	●	1	1	
MUL		3	D	11	1																A × B → D	●	●	●	●	1	●	⑨	
																					(Unsigned)	●	●	●	●	1	●	⑨	
NEG	NEGA	4	0	2	1																A + 1 → A	●	●	⑧	1	1	1	1	
	NEGB	5	0	2	1																B + 1 → B	●	●	⑧	1	1	1	1	
	NEG			0	0	6	2	7	0	7	3				6	0	6	+	2	+	M + 1 → M	●	●	⑧	1	1	1	1	
NOP		1	2	2	1																No Operation	●	●	●	●	1	1	1	1
OR	ORA			9	A	4	2	B	A	5	3	8	A	2	2	A	A	4	+	2	A ∨ M → A	●	●	●	●	1	1	R	●
	ORB			DA	4	2	FA	5	3	CA	2	2	E	A	4	+	2	+	B ∨ M → B	●	●	●	●	1	1	R	●		
	ORCC											1	A	3	2						CC ∨ IMM → CC	(	7	)					
PSH	PSHS	3	4	5	2																Push Registers on S Stack	●	●	●	●	●	●	●	
	PSHU	3	6	5	2																Push Registers on U Stack	●	●	●	●	●	●	●	
PUL	PULS	3	5	5	2																Pull Registers from S Stack	(	10	)					
	PULU	3	7	5	2																Pull Registers from U Stack	(	10	)					
ROL	ROLA	4	9	2	1																A	●	●	1	1	1	1	1	
	ROLB	5	9	2	1																B	●	●	1	1	1	1	1	
	ROL			0	9	6	2	7	9	7	3				6	9	6	+	2	+	M	●	●	1	1	1	1	1	
																					C	●	●	1	1	1	1	1	
ROR	RORA	4	6	2	1																A	●	●	1	1	●	1	1	
	RORB	5	6	2	1																B	●	●	1	1	●	1	1	
	ROR			0	6	6	2	7	6	7	3				6	6	6	+	2	+	M	●	●	1	1	●	1	1	
																					C	●	●	1	1	●	1	1	
RTI		3	B	6/15	1																Return from Interrupt	(	7	)					
RTS		3	9	5	1																Return from Subroutine	●	●	●	●	●	●	●	
SBC	SBCA			9	2	4	2	B	2	5	3	8	2	2	A	2	4	+	2	+	A - M - C → A	●	●	⑧	1	1	1	1	
	SBCB			D	2	4	2	F	2	5	3	C	2	2	E	2	4	+	2	+	B - M - C → B	●	●	⑧	1	1	1	1	
SEX		1	D	2	1																Sign Extend B into A	●	●	●	1	1	●	●	
																					{ Bのビット7=1 FF→A								
																					{ Bのビット7=0 0→A								

(Continued)

2





Table 10 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#						
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+						
01	*	↑	6	2	31	LEAY	↑	4+	2+	61	*	↑	6+	2+						
02	*				32	LEAS		4+	2+	62	*									
03	COM				33	LEAU		4+	2+	63	COM				6+	2+				
04	LSR	↓	6	2	34	PSHS	↓	5+	2	64	LSR	↓	6+	2+						
05	*				35	PULS		5+	2	65	*									
06	ROR				36	PSHU		5+	2	66	ROR				6+	2+				
07	ASR	↓	6	2	37	PULU	↓	5+	2	67	ASR	↓	6+	2+						
08	ASL, LSL				38	*		68	ASL, LSL	6+	2+									
09	ROL				39	RTS		5	1	69	ROL				6+	2+				
0A	DEC	↓	6	2	3A	ABX	↓	3	1	6A	DEC	↓	6+	2+						
0B	*				3B	RTI		Implied	6, 15	1	6B				*					
0C	INC				3C	CWAI		Immed	≥ 20	2	6C				INC	6+	2+			
0D	TST	↓	6	2	3D	MUL	↓	11	1	6D	TST	↓	6+	2+						
0E	JMP				3E	*		6E	JMP	3+	2+									
0F	CLR				Direct	6		2	3F	SWI	Implied				19	1	6F	CLR	Indexed	6+
10	} See Next Page	-	-	-	40	NEGA	↑	2	1	70	NEG	↑	7	3						
11		-	-	-	41	*		71	*											
12	NOP	Implied	2	1	42	*	↑	2	1	72	*	↑	7	3						
13	SYNC	Implied	≧ 4	1	43	COMA				73	COM				7	3				
14	*	↑	5	3	44	LSRA				↑	2				1	74	LSR	↑	7	3
15	*				45	*	75	*												
16	LBRA				Relative	9	3	46	RORA		↑	2	1	76	ROR	↑	7			
17	LBSR	Relative	9	3	47	ASRA	77	ASR	7	3										
18	*	↑	2	1	48	ASLA, LSLA	↑	2	1	78		ASL, LSL	↑	7	3					
19	DAA				Implied	2		1	49	ROLA	79	ROL				7	3			
1A	ORCC				Immed	3		2	4A	DECA	↑	2				1	7A	DEC	↑	7
1B	*	↑	3	2	4B	*	7B	*												
1C	ANDCC				Immed	3	2	4C	INCA	↑		2	1	7C	INC	↑	7	3		
1D	SEX				Implied	2	1	4D	TSTA		7D	TST	7	3						
1E	EXG	↑	8	2	4E	*	7E	JMP	4		3									
1F	TFR				Implied	6	2	4F	CLRA	↑	2	1	7F	CLR	↑	7	3			
20	BRA	Relative	3	2	50	NEGB	↑	2	1		80	SUBA	↑	2				2		
21	BRN	↑	3	2	51	*		81	CMPA	↑	2	2								
22	BHI				3	2	52	*	82		SBCA	↑	2	2						
23	BLS				3	2	53	COMB	↑		2		1	83	SUBD	↑	4	3		
24	BHS, BCC	3	2	54	LSRB	84	ANDA	↑		2	2									
25	BLO, BCS	3	2	55	*	85	BITA			↑	2	2								
26	BNE	↑	3	2	56	RORB	↑		2		1	86	LDA	↑	2	2				
27	BEQ				57	ASRB		↑	2		1	87	*							
28	BVC				58	ASLB, LSLB			2	1	88	EORA	↑				2	2		
29	BVS	↑	3	2	59	ROLB	↑		2	1	89	ADCA		↑	2	2				
2A	BPL				5A	DECB		↑	2	1	8A	ORA					↑	2	2	
2B	BMI				5B	*			8B	ADDA	↑	2	2							
2C	BGE	↑	3	2	5C	INCB	↑		2	1		8C	CMPX	↑	Immed	4		3		
2D	BLT				5D	TSTB		↑	2	1		8D	BSR				↑		Relative	7
2E	BGT				5E	*			8E	LDX	↑	Immed	3							
2F	BLE	Relative	3	2	5F	CLRB	↑		2	1				8F	*					

LEGEND:  
 ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)  
 # Number of program bytes  
 \* Denotes unused opcode

(to be continued)



2

# HD63B09E, HD63C09E

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3
91	CMPA	↑	4	2	C7	*	↑	2	2	FD	STD	↕	6	3
92	SBCA		4	2	C8	EORB				6	3			
93	SUBD	↑	6	2	C9	ADCB	↑	2	2	FE	LDU	↕	6	3
94	ANDA		4	2	CA	ORB				6	3			
95	BITA	↑	4	2	CB	ADDB	↑	2	2	FF	STU	↕	6	3
96	LDA		4	2	CC	LDD				3	3			
97	STA	↑	4	2	CD	*	↓	3	3	2 Bytes Opcode				
98	EORA		4	2	CE	LDU				Immed	3	3	1021	LBRN
99	ADCA	↑	4	2	CF	*	↑	4	2	1022	LBHI	↑	5(6)	4
9A	ORA		4	2	D0	SUBB				Direct	4		2	1023
9B	ADDA	↑	4	2	D1	CMPB	↑	4	2	1024	LBHS, LBCC	5(6)	4	
9C	CMPX		6	2	D2	SBCB				4	2	1025	LBGS, LBLO	5(6)
9D	JSR	↑	7	2	D3	ADDD	↑	6	2	1026	LBNE	5(6)	4	
9E	LDX		5	2	D4	ANDB				4	2	1027	LBEQ	5(6)
9F	STX	Direct	5	2	D5	BITB	↑	4	2	1028	LBVC	5(6)	4	
A0	SUBA	↑	4+	2+	D6	LDB				4	2	1029	LBVS	5(6)
A1	CMPA		4+	2+	D7	STB	↑	4	2	102A	LBPL	5(6)	4	
A2	SBCA	4+	2+	D8	EORB	4				2	102B	LBMI	5(6)	4
A3	SUBD	↑	6+	2+	D9	ADCB	↑	4	2	102C	LBGE	5(6)	4	
A4	ANDA		4+	2+	DA	ORB				4	2	102D	LBLT	5(6)
A5	BITA	↑	4+	2+	DB	ADDB	↑	4	2	102E	LBGT	5(6)	4	
A6	LDA		4+	2+	DC	LDD				5	2	102F	LBLE	5(6)
A7	STA	↑	4+	2+	DD	STD	↑	5	2	103F	SWI2	Implied	20	2
A8	EORA		4+	2+	DE	LDU				5	2	1083	CMPD	Immed
A9	ADCA	↑	4+	2+	DF	STU	↓	5	2	108C	CMPY	↕	5	4
AA	ORA		4+	2+	E0	SUBB				Direct	5	2	108E	LDY
AB	ADDA	↑	4+	2+	E1	CMPB	↑	4+	2+	1093	CMPD	Direct	7	3
AC	CMPX		6+	2+	E2	SBCB				4+	2+	109C	CMPY	↕
AD	JSR	↑	7+	2+	E3	ADDD	↑	6+	2+	109E	LDY	↕	6	3
AE	LDX		5+	2+	E4	ANDB				6+	2+	109F	STY	Direct
AF	STX	Indexed	5+	2+	E5	BITB	↑	4+	2+	10A3	CMPD	Indexed	7+	3+
B0	SUBA	↑	5	3	E6	LDB				4+	2+	10AC	CMPY	↕
B1	CMPA		5	3	E7	STB	↑	4+	2+	10AE	LDY	↕	6+	3+
B2	SBCA	5	3	E8	EORB	4+				2+	10AF	STY	Indexed	6+
B3	SUBD	↑	7	3	E9	ADCB	↑	4+	2+	10B3	CMPD	Extended	8	4
B4	ANDA		5	3	EA	ORB				4+	2+	10B8	CMPY	↕
B5	BITA	↑	5	3	EB	ADDB	↑	4+	2+	10BE	LDY	↕	7	4
B6	LDA		5	3	EC	LDD				4+	2+	10BF	STY	Extended
B7	STA	↑	5	3	ED	STD	↑	5+	2+	10CE	LDS	Immed	4	4
B8	EORA		5	3	EE	LDU				5+	2+	10DE	LDS	Direct
B9	ADCA	↑	5	3	EF	STU	↓	5+	2+	10DF	STS	Direct	6	3
BA	ORA		5	3	F0	SUBB				Indexed	5+	2+	10EE	LDS
BB	ADDA	↑	5	3	F1	CMPB	↑	5	3	10EF	STS	Indexed	6+	3+
BC	CMPX		7	3	F2	SBCB				5	3	10FE	LDS	Extended
BD	JSR	↑	8	3	F3	ADDD	↑	7	3	10FF	STS	Extended	7	4
BE	LDX		6	3	F4	ANDB				5	3	113F	SWI3	Implied
BF	STX	Extended	6	3	F5	BITB	↑	5	3	1183	CMPU	Immed	5	4
C0	SUBB	↑	2	2	F6	LDB				5	3	118C	CMPS	Immed
C1	CMPB		2	2	F7	STB	↑	5	3	1193	CMPU	Direct	7	3
C2	SBCB	2	2	F8	EORB	5				3	119C	CMPS	Direct	7
C3	ADDD	↑	4	3	F9	ADCB	↑	5	3	11A3	CMPU	Indexed	7+	3+
C4	ANDB		2	2	FA	ORB				5	3	11AC	CMPS	Indexed
C5	BITB	Immed	2	2	FB	ADDB	↓	5	3	11B3	CMPU	Extended	8	4
						Extended				5	3	11BC	CMPS	Extended

(NOTE): All unused opcodes are both undefined and illegal



- NOTE FOR USE
- Execution Sequence of CLR Instruction

Example: CLR (Extended)

Cycle #	Address	Data	R/W	Description
1	\$8000	7F	1	Opcode Fetch
2	\$A000	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00" into Specified Location

\* The data bus has the data at that particular address.


Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

● The Noise of HD6309E at Bus Outputs Changing

We shall notify you of the noise of the HD6309E.

The noise over 0.8V may appear on the output signals when data bus or address bus outputs change from "High" to "Low". Problems and countermeasure are shown as follows.

- (1) The Noise at Data Bus Outputs Changing ("High"→"Low")  
 Problem: The noise over 0.8V may appear on A<sub>15</sub>~A<sub>13</sub>, R/W outputs change (worst case; \$FF→\$00) as shown in Figure 19.



Noise peak (worst case); about 1.5V  
 Test condition  
 Ta = -20°C  
 VCC = 5.5V  
 Number of data bus lines switching from "High" to "Low" = 8  
 (\$FF→\$00) data bus load capacitance = 130pF

Period of the noise occurrence (reference data)  
 τ = 6~34ns (Ta = -20°C)  
 τ = 8~43ns (Ta = 25°C)  
 τ = 12~54ns (Ta = 75°C)

Figure 19 Noise at data bus output changing

Countermeasure: If the noise level can not be reduced by controlling data bus load capacitance or reducing VCC in your application system, connect damping resistors (about 100~150Ω) to data bus to reduce the noise level as shown in

Figure 20. Table 11 shows the relationship between damping resistors and electrical characteristics. Connecting damping resistors to data bus is effective to reduce the noise level as shown in Figure 21.






Figure 20 Connecting damping resistors to data bus

Table 11 The relationship between damping resistors and electrical characteristics

			R = 0Ω	R = 100 ~ 150Ω
HD63B09E (2MHz)	t <sub>DHW</sub>	Ta = -20~0°C	20 ns	10 ns
		Ta = 0~75°C	30 ns	15 ns
HD63C09E (3MHz)	t <sub>DDW</sub>		70 ns	80 ns
	t <sub>DHW</sub>	Ta = -20~0°C	20 ns	10 ns
		Ta = 0~75°C	30 ns	15 ns

Test condition  
 $V_{CC} = 5.5V$   
 $T_a = -20^\circ C$   
 data bus load capacitance  
 = 130pF






Figure 21 An example of the dependency of the noise voltage on damping resistors

2

## 2. The Noise at Address Bus Outputs Changing ("High" → "Low")

AVMA outputs when address bus outputs change  
(worst case; \$FFFF→\$0000) as shown in Figure 22.

Problem: The noise over 0.8V may appear on BUSY, LIC, AVMA



Noise peak (worst case); about 1.5V

Test condition  
 $T_a = -20^{\circ}C$   
 $V_{CC} = 5.5V$

Number of address bus lines switching from "High" to "Low" =  
 16 (\$FFFF→\$0000) address bus load capacitance = 90pF

Period of the noise occurrence (reference data)

$t = 25\sim 65ns$  ( $T_a = -20^{\circ}C$ )  
 $t = 30\sim 74ns$  ( $T_a = 25^{\circ}C$ )  
 $t = 34\sim 83ns$  ( $T_a = 75^{\circ}C$ )

Figure 22 Noise at address bus output changing

Countermeasure: To prevent the noise on BUSY, LIC, AVMA outputs from appearing, this signals must be latched at the negative edge of E or Q clock as

shown in Figure 23. An example of countermeasure circuit is shown in Figure 24.




Figure 23 An example of countermeasure of the noise

2




Figure 24 An example of countermeasure circuit

# HD6802

## MPU (Microprocessor with Clock and RAM)



The HD6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present HD6800 plus an internal clock oscillator and driver on the same chip. In addition, the HD6802 has 128 bytes of RAM on the chip located at hex addresses 0000 to 007F. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing  $V_{CC}$  standby, thus facilitating memory retention during a power-down situation.

The HD6802 is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802 is expandable to 65k words.


### ■ FEATURES

- On-Chip Clock Circuit
- 128 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability
- Compatible with MC6802

### ■ BLOCK DIAGRAM



### ■ PIN ARRANGEMENT



(Top View)



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$ $V_{CC} \text{ Standby}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Operating Temperature	$T_{opr}$	-20 ~ +75	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	$V_{CC}^*$ $V_{CC} \text{ Standby}^*$	4.75	5.0	5.25	V	
Input Voltage	$V_{IL}^*$	-0.3	-	0.8	V	
	$V_{IH}^*$	Except RES	2.0	-	$V_{CC}$	V
		RES	4.25	-	$V_{CC}$	V
Operation Temperature	$T_{opr}$	-20	25	75	°C	

\* With respect to  $V_{SS}$  (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC}=5.0V\pm5\%$ ,  $V_{CC} \text{ Standby}=5.0V\pm5\%$ ,  $V_{SS}=0V$ ,  $T_a=-20\sim+75^\circ\text{C}$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ**	max	Unit	
Input "High" Voltage	Except RES	$V_{IH}$	2.0	-	$V_{CC}$	V	
	RES		4.25	-	$V_{CC}$		
Input "Low" Voltage	Except RES	$V_{IL}$	-0.3	-	0.8	V	
	RES		-0.3	-	0.8		
Output "High" Voltage	$D_0\sim D_7, E$	$V_{OH}$	$I_{OH} = -205\mu\text{A}$	2.4	-	V	
	$A_0\sim A_{15}, R/\overline{W}, VMA$		$I_{OH} = -145\mu\text{A}$	2.4	-		
	BA		$I_{OH} = -100\mu\text{A}$	2.4	-		
Output "Low" Voltage		$V_{OL}$	$I_{OL} = 1.6\text{mA}$	-	0.4	V	
Three State (Off State) Input Current	$D_0\sim D_7$	$I_{TSI}$	$V_{in} = 0.4\sim 2.4\text{V}$	-10	-	10 $\mu\text{A}$	
Input Leakage Current	Except $D_0\sim D_7$ ****	$I_{in}$	$V_{in} = 0\sim 5.25\text{V}$	-2.5	-	2.5 $\mu\text{A}$	
Power Dissipation		$P_D^*$		-	0.6	1.2 W	
Input Capacitance	$D_0\sim D_7$	$C_{in}$	$V_{in}=0V, T_a=25^\circ\text{C}, f=1.0\text{MHz}$	-	10	12.5	pF
	Except $D_0\sim D_7$			-	6.5	10	
Output Capacitance	$A_0\sim A_{15}, R/\overline{W}, BA, VMA, E$	$C_{out}$	$V_{in}=0V, T_a=25^\circ\text{C}, f=1.0\text{MHz}$	-	-	12	pF

\* In power-down mode, maximum power dissipation is less than 42mW.

\*\*  $T_a=25^\circ\text{C}, V_{CC}=5V$

\*\*\* As RES input has hysteresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

\*\*\*\* Does not include EXTAL and XTAL, which are crystal inputs.



● AC CHARACTERISTICS ( $V_{CC}=5.0V\pm 5\%$ ,  $V_{CC}$  Standby= $5.0V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-20\sim+75^\circ C$ , unless otherwise noted.)

1. CLOCK TIMING CHARACTERISTICS

Item	Symbol	Test Condition	min	typ	max	Unit	
Frequency of Operation	Input Clock $\div 4$	f	0.1	—	1.0	MHz	
	Crystal Frequency	$f_{XTAL}$	1.0	—	4.0		
Cycle Time		$t_{cyc}$	Fig. 2, Fig. 3	1.0	—	10	$\mu s$
Clock Pulse Width	"High" Level	$PW_{\phi H}$	at 2.4V (Fig. 2, Fig. 3)	450	—	4500	ns
	"Low" Level	$PW_{\phi L}$	at 0.4V (Fig. 2, Fig. 3)				
Clock Fall Time		$t_{\phi}$	0.4V ~ 2.4V(Fig.2, Fig.3)	—	—	25	ns

2. READ/WRITE TIMING

Item	Symbol	Test Condition	min	typ*	max	Unit	
Address Delay	$t_{AD}$	Fig. 2, Fig. 3, Fig. 6	—	—	270	ns	
Peripheral Read Access Time	$t_{ecc}$	Fig. 2	530	—	—	ns	
Data Setup Time (Read)	$t_{DSR}$	Fig. 2	100	—	—	ns	
Input Data Hold Time	$t_H$	Fig. 2	10	—	—	ns	
Output Data Hold Time	$t_H$	Fig. 3	20	—	—	ns	
Address Hold Time (Address, R/W, VMA)	$t_{AH}$	Fig. 2, Fig. 3	10	—	—	ns	
Data Delay Time (Write)	$t_{DDW}$	Fig. 3	—	—	225	ns	
Bus Available Delay	$t_{BA}$	Fig. 4, Fig. 5, Fig. 7, Fig. 8	—	—	250	ns	
Processor Controls							
	Processor Control Setup Time	$t_{PCS}$	Fig. 4~Fig. 7, Fig. 12	200	—	—	ns
	Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	$t_{PCr}$ $t_{PCf}$	Fig. 4~Fig. 7, Fig. 12, Fig. 13, Fig. 16	—	—	100	ns

\* $T_a = 25^\circ C$ ,  $V_{CC} = 5V$

3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	$t_{RE1}$	Fig. 13	150	—	—	ns
RAM Enable Reset Time (2)	$t_{RE2}$	Fig. 13	E-3 cycles	—	—	
Reset Release Time	$t_{LRES}$	Fig. 12	20*	—	—	ms
RAM Enable Reset Time (3)	$t_{RE3}$	Fig. 12	0	—	—	ns
Memory Ready Setup Time	$t_{SMR}$	Fig. 16	300	—	—	ns
Memory Ready Hold Time	$t_{HMR}$	Fig. 16	0	—	200	ns

\* $t_{RES} = 20$  msec min. for S type, 50 msec min. for R type.






Figure 1 Bus Timing Test Load




Figure 2 Read Data from Memory or Peripherals




Figure 3 Write Data in Memory or Peripherals



2






Figure 4 Timing of  $\overline{\text{HALT}}$  and BA




Figure 5 Timing of  $\overline{\text{HALT}}$  and BA




Figure 6  $\overline{\text{RES}}$  and MPU Restart Sequence






Figure 7 IRQ and NMI Interrupt Timing




Figure 8 WAI Instruction and BA Timing

■ MPU REGISTERS

A general block diagram of the HD6802 is shown in Fig. 9. As shown, the number and configuration of the registers are the same as for the HD6800. The 128 x 8 bit RAM has been added to the basic MPU. The first 32 bytes may be operated in a low power mode via a V<sub>CC</sub> standby. These 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Fig. 10).

● Program Counter (PC)

The program counter is a two byte (16-bit) register that points to the current program address.

● Stack Pointer (SP)

The stack pointer is a two byte (16-bit) register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

● Index Register (IX)

The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

● Accumulators (ACCA, ACCB)

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit(ALU).

● Condition Code Register (CCR)

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative(N), Zero(Z), Overflow(V), Carry from bit7(C), and half carry from bit3(H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit(I). The used bits of the Condition Code Register (B6 and B7) are ones.

Fig. 11 shows the order of saving the microprocessor status within the stack.






Figure 9 Expanded Block Diagram




Figure 10 Programming Model of The Microprocessing Unit




Figure 11 Saving The Status of The Microprocessor in The Stack



## ■ HD6802 MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals for the HD6802 are similar to those of the HD6800 except that TSC, DBE,  $\phi_1$ ,  $\phi_2$  input, and two unused pins have been eliminated, and the following signal and timing lines have been added.

RAM Enable (RE)

Crystal Connections EXTAL and XTAL

Memory Ready(MR)

V<sub>CC</sub> Standby

Enable  $\phi_2$  Output(E)

The following is a summary of the HD6802 MPU signals:

- **Address Bus (A<sub>0</sub> ~ A<sub>15</sub>)**

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

- **Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)**

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

- **HALT**

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

To insure single instruction operation, transition of the HALT line must not occur during the last 250ns of E and the HALT line must go "High" for one Clock cycle.

HALT should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

- **Read/Write (R/W)**

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

- **Valid Memory Address (VMA)**

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

- **Bus Available (BA)**

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other

outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

- **Interrupt Request (IRQ)**

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectored address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low".

A 3k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

- **Reset (RES)**


This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ. Power-up and reset timing and power-down sequences are shown in Fig. 12 and Fig. 13 respectively.

- **Non-Maskable Interrupt (NMI)**

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the IRQ signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectored address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A 3k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction. IRQ and NMI should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 14 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.



(NOTE) If option 1 is chosen,  $\overline{RES}$  and RE pins can be tied together.

Figure 12 Power-up and Reset Timing




Figure 13 Power-down Sequence




Figure 14 MPU Flow Chart



Table 1 Memory Map for Interrupt Vectors

MS	Vector	LS	Description
FFFE	FFFF	FFFF	Restart (RES)
FFFC	FFFD	FFFD	Non-Maskable Interrupt (NMI)
FFFA	FFFB	FFFB	Software Interrupt (SWI)
FFF8	FFF9	FFF9	Interrupt Request (TRQ)

● **RAM Enable (RE)**

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before  $V_{CC}$  goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

● **EXTAL and XTAL**


The HD6802 has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802 so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802 may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802.

If an external clock is used, it may not be halted for more than  $4.5\mu s$ . The HD6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- $C_0 = 7 \text{ pF max.}$
- $R_1 = 80\Omega \text{ max.}$



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)




Figure 15 Crystal Oscillator

When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802.

● **Memory Ready (MR)**

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 16.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is  $4.5\mu s$ .




Figure 16 Memory Ready Control Function



2

- **Enable (E)**

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to  $\phi_2$  on the HD6800.

- **V<sub>CC</sub> Standby**

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V. Maximum current drain at 5.25V is 8mA.


- **MPU INSTRUCTION SET**

The HD6802 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU(HD6800 etc.) and is not explained again in this data sheet.

- **NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802**

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity  $C_L$  must be placed near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over  $10M\Omega$ .

Figure 17 Note for Board Design of the Oscillation Circuit






Figure 18 Example of Board Design Using the Crystal Oscillator

2



■ NOTE FOR THE RELATION BETWEEN WAI INSTRUCTION AND HALT OPERATION OF HD6802

When  $\overline{\text{HALT}}$  input signal is asserted to "Low" level, the MPU will be halted after the execution of the current instruction except WAI instruction.

The "Halt" signal is not accepted after the fetch cycle of the WAI instruction (See ① in Fig. 19). In the case of the "WAI" instruction, the MPU enters the "WAIT" cycle after stacking the internal registers and

outputs the "High" level on the BA line.

When an interrupt request signal is input to the MPU, the MPU accepts the interrupt regardless the "Halt" signal and releases the "WAIT" state and outputs the interrupt's vector address. If the "Halt" signal is "Low" level, the MPU halts after the fetch of new PC contents. The sequense is shown below.




Figure 19 HD6802 WAIT CYCLE &  $\overline{\text{HALT}}$  Request


# HD6802W

## MPU (Microprocessor with Clock and RAM)

HD6802W is the enhanced version of HD6802 which contains MPU, clock and 256 bytes RAM. Internal RAM has been extended from 128 to 256 bytes to increase the capacity of system read/write memory for handling temporary data and manipulating the stack.

The internal RAM is located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing VCC standby, thus facilitating memory retention during a power-down situation.


The HD6802W is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802W is expandable to 65k words.




### ■ FEATURES

- On-Chip Clock Circuit
- 256 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800, HD6802
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability

### ■ BLOCK DIAGRAM



### ■ PIN ARRANGEMENT



(Top View)

A expanded block diagram of the HD6802W is shown in Fig. 1. As shown, the number and configuration of the registers are

the same as the HD6802 except that the internal RAM has been extended to 256 bytes.




Figure 1 Expanded Block Diagram

Address Map of RAM is shown in Fig. 2.

The HD6802W has 256 bytes of RAM on the chip located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power

mode by utilizing V<sub>CC</sub> standby and setting RAM Enable Signal "Low" level, thus facilitating memory retention during a power-down situation.




Figure 2 Address Map of HD6802W

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$ $V_{CC} \text{ Standby}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Operating Temperature	$T_{opr}$	-20 ~ +75	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	$V_{CC}^*$	4.75	5.0	5.25	V	
	$V_{CC} \text{ Standby}^*$	4.0				
Input Voltage	$V_{IL}^*$	-0.3	-	0.8	V	
	$V_{IH}^*$	Except RES	2.0	-	$V_{CC}$	V
		RES	$V_{CC} - 0.75$	-	$V_{CC}$	
Operation Temperature	$T_{opr}$	-20	25	75	°C	

\* With respect to  $V_{SS}$  (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC}=5.0V \pm 5\%$ ,  $V_{CC} \text{ Standby}=5.0V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-20 \sim +75^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ*	max	Unit	
Input "High" Voltage	Except RES	$V_{IH}$	2.0	-	$V_{CC}$	V	
	RES		$V_{CC} - 0.75$	-	$V_{CC}$		
Input "Low" Voltage	Except RES	$V_{IL}$	-0.3	-	0.8	V	
	RES		-0.3	-	0.8		
Output "High" Voltage	$D_0 \sim D_7, E$	$V_{OH}$	$I_{OH} = -205\mu A$	2.4	-	V	
	$A_0 \sim A_{15}, R/\bar{W}, VMA$		$I_{OH} = -145\mu A$	2.4	-		
	BA		$I_{OH} = -100\mu A$	2.4	-		
Output "Low" Voltage		$V_{OL}$	$I_{OL} = 1.6mA$	-	0.4	V	
Three State (Off State) Input Current	$D_0 \sim D_7$	$I_{TSI}$	$V_{in} = 0.4 \sim 2.4V$	-10	-	10 $\mu A$	
Input Leakage Current	Except $D_0 \sim D_7$	$I_{in}^{***}$	$V_{in} = 0 \sim 5.25V$	-2.5	-	2.5 $\mu A$	
Power Dissipation		$P_D^{****}$		-	0.7	1.2 W	
Input Capacitance	$D_0 \sim D_7$	$C_{in}$	$V_{in} = 0V, T_a = 25^\circ C, f = 1.0MHz$	-	10	12.5	pF
	Except $D_0 \sim D_7$			-	6.5	10	
Output Capacitance	$A_0 \sim A_{15}, R/\bar{W}, BA, VMA$	$C_{out}$	$V_{in} = 0V, T_a = 25^\circ C, f = 1.0MHz$	-	-	12	pF

\*  $T_a = 25^\circ C, V_{CC} = 5V$

\*\* As RES input has hysteresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

\*\*\* Does not include EXTAL and XTAL, which are crystal inputs.

\*\*\*\* In power-down mode, maximum power dissipation is less than 42mW.



● AC CHARACTERISTICS ( $V_{CC}=5.0V\pm5\%$ ,  $V_{CC\ Standby}=5.0V\pm5\%$ ,  $V_{SS}=0V$ ,  $T_a=-20\sim+75^\circ C$ , unless otherwise noted.)

## 1. CLOCK TIMING CHARACTERISTICS

Item	Symbol	Test Condition	min	typ	max	Unit
Frequency of Operation	Input Clock $\div$ 4	f	0.1	—	1.0	MHz
	Crystal Frequency	$f_{XTAL}$	1.0	—	4.0	
Cycle Time	$t_{cyc}$	Fig. 4, Fig. 5	1.0	—	10	$\mu s$
Clock Pulse Width	"High" Level	$PW_{\phi H}$ at 2.4V (Fig. 4, Fig. 5)	450	—	4500	ns
	"Low" Level	$PW_{\phi L}$ at 0.4V (Fig. 4, Fig. 5)				
Clock Fall Time	$t_{\phi}$	0.4V ~ 2.4V (Fig.4, Fig.5)	—	—	25	ns

## 2. READ/WRITE TIMING

Item	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	$t_{AD}$	Fig. 4, Fig. 5, Fig. 8	—	—	270	ns
Peripheral Read Access Time	$t_{BCC}$	Fig. 4	530	—	—	ns
Data Setup Time (Read)	$t_{DSR}$	Fig. 4	100	—	—	ns
Input Data Hold Time	$t_H$	Fig. 4	10	—	—	ns
Output Data Hold Time	$t_H$	Fig. 5	20	—	—	ns
Address Hold Time (Address, R/W, VMA)	$t_{AH}$	Fig. 4, Fig. 5	10	—	—	ns
Data Delay Time (Write)	$t_{DDW}$	Fig. 5	—	—	225	ns
Bus Available Delay	$t_{BA}$	Fig. 6, Fig. 7, Fig. 9, Fig. 10	—	—	250	ns
Processor Controls						
Processor Control Setup Time	$t_{PCS}$	Fig. 6 ~ Fig. 9, Fig. 11	200	—	—	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	$t_{PCr}$ , $t_{PCf}$	Fig. 6 ~ Fig. 9, Fig. 11, Fig. 12, Fig. 14	—	—	100	ns

\*  $T_a = 25^\circ C$ ,  $V_{CC} = 5V$

## 3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	$t_{RE1}$	Fig. 12	150	—	—	ns
RAM Enable Reset Time (2)	$t_{RE2}$	Fig. 12	E-3 cycles	—	—	
Reset Release Time	$t_{LRES}$	Fig. 11	20	—	—	ms
RAM Enable Reset Time (3)	$t_{RE3}$	Fig. 11	0	—	—	ns
Memory Ready Setup Time	$t_{SMR}$	Fig. 14	300	—	—	ns
Memory Ready Hold Time	$t_{HMR}$	Fig. 14	0	—	200	ns






Figure 6 Timing of  $\overline{\text{HALT}}$  and BA




Figure 7 Timing of  $\overline{\text{HALT}}$  and BA




Figure 8  $\overline{\text{RES}}$  and MPU Restart Sequence






Figure 9  $\overline{IRQ}$  and  $\overline{NMI}$  Interrupt Timing




Figure 10 WAI Instruction and BA Timing

2



## ■ HD6802W MPU SIGNAL DESCRIPTION

### ● Address Bus ( $A_0 \sim A_{15}$ )

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

### ● Data Bus ( $D_0 \sim D_7$ )

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$00FF. External RAM at \$0000 to \$00FF must be disabled when internal RAM is accessed.

### ● HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

To insure single instruction operation, transition of the HALT line must not occur during the last  $t_{PCS}$  of E and the HALT line must go "High" for one Clock cycle.

HALT should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

### ● Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

### ● Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

### ● Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

### ● Interrupt Request ( $\overline{IRQ}$ )

This level sensitive input requests that an interrupt sequence

be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low".

A 3k $\Omega$  external resistor to  $V_{CC}$  should be used for wire-OR and optimum control of interrupts.

### ● Reset ( $\overline{RES}$ )


This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by  $\overline{IRQ}$ . Power-up and reset timing and power-down sequences are shown in Fig. 11 and Fig. 12 respectively.

### ● Non-Maskable Interrupt (NMI)

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the  $\overline{IRQ}$  signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A 3k $\Omega$  external resistor to  $V_{CC}$  should be used for wire-OR and optimum control of interrupts.

Inputs  $\overline{IRQ}$  and NMI are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction.  $\overline{IRQ}$  and NMI should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 13 is a flowchart describing the major decision paths and interrupt vectors of the micro-processor. Table 1 gives the memory map for interrupt vectors.



(NOTE) If option 1 is chosen,  $\overline{RES}$  and RE pins can be tied together.

Figure 11 Power-up and Reset Timing




Figure 12 Power-down Sequence




Figure 13 MPU Flow Chart



Table 1 Memory Map for Interrupt Vectors

MS	Vector	LS	Description
FFFE	FFFF	FFFF	Restart (RES)
FFFC	FFFD	FFFD	Non-Maskable Interrupt (NMI)
FFFA	FFFB	FFFB	Software Interrupt (SWI)
FFF8	FFF9	FFF9	Interrupt Request (IRQ)

● RAM Enable (RE)

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802W. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before  $V_{CC}$  goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

● EXTAL and XTAL


The HD6802W has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802W so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802W may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802W.

If an external clock is used, it may not be halted for more than 4.5µs. The HD6802W is a dynamic part except for the internal RAM, and requires the external clock to retain information.


Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- $C_0 = 7 \text{ pF max.}$
- $R_1 = 80\Omega \text{ max.}$



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)



When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802W.

● Memory Ready (MR)

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 14.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is 4.5µs.




Figure 14 Memory Ready Control Function



● **Enable (E)**

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to  $\phi_2$  on the HD6800.

● **V<sub>CC</sub> Standby**

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V. Maximum current drain at 5.25V is 8mA.


■ **MPU INSTRUCTION SET**

The HD6802W has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU (HD6800 etc.) and is not explained again in this data sheet.

■ **NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802W**

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity  $C_L$  must be placed near the LSI as much as possible.

[ Normal oscillation may be disturbed when external noise is induced to pin 38 and 39. ]

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over 10M $\Omega$ .

Figure 15 Note for Board Design of the Oscillation Circuit




Figure 16 Example of Board Design Using the Crystal Oscillator

■ NOTE FOR THE RELATION BETWEEN WAI INSTRUCTION AND HALT OPERATION OF HD6802W

When HALT input signal is asserted to "Low" level, the MPU will be halted after the execution of the current instruction except WAI instruction.

The "Halt" signal is not accepted after the fetch cycle of the WAI instruction (See ① in Fig. 17). In the case of the "WAI" instruction, the MPU enters the "WAIT" cycle after stacking the internal registers and

outputs the "High" level on the BA line.

When an interrupt request signal is input to the MPU, the MPU accepts the interrupt regardless the "Halt" signal and releases the "WAIT" state and outputs the interrupt's vector address. If the "Halt" signal is "Low" level, the MPU halts after the fetch of new PC contents. The sequence is shown below.




Figure 17 HD6802W WAIT CYCLE & HALT Request

2

# HD6803, HD6803-1



## MPU (Micro Processing Unit)

The HD6803 MPU is an 8-bit micro processing unit which is compatible with the HMCS6800 family of parts. The HD6803 MPU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instruction including an 8 x 8 unsigned multiply with 16-bit result. The HD6803 MPU can be expanded to 65k bytes. The HD6803 MPU is TTL compatible and requires one +0.5 volt power supply. The HD6803 MPU has 128 bytes of RAM, Serial Communications Interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block Diagram of the HD6803 include the following:


### ■ FEATURES

- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible with The HD6800 MPU
- 16-Bit Timer
- Expandable to 65k Bytes
- Multiplexed Address and Data
- 128 Bytes of RAM (64 Bytes Retainable On Power Down)
- 13 Parallel I/O Lines
- Internal Clock/Divided-By-Four
- TTL Compatible Inputs and Outputs
- Interrupt Capability
- Compatible with MC6803 and MC6803-1

### ■ BLOCK DIAGRAM



### ■ PIN ARRANGEMENT



### ■ TYPE OF PRODUCTS

Type No.	Bus Timing
HD6803	1.0MHz
HD6803-1	1.25MHz



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Operating Temperature	$T_{opr}$	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES	$V_{IH}$		4.0	-	$V_{CC}$	V	
	Other Inputs*			2.0	-	$V_{CC}$		
Input "Low" Voltage	All Inputs*	$V_{IL}$		-0.3	-	0.8	V	
Input Load Current	EXTAL	$ I_{in} $	$V_{in} = 0 \sim V_{CC}$	-	-	0.8	mA	
Input Leakage Current	$\overline{NMI}$ , $\overline{IRQ1}$ , $\overline{RES}$	$ I_{in} $	$V_{in} = 0 \sim 5.25V$	-	-	2.5	$\mu A$	
Three State (Offset) Leakage Current	$P_{10} \sim P_{17}$ , $D_0/A_0 \sim D_7/A_7$ $P_{20} \sim P_{24}$	$ I_{TSI} $	$V_{in} = 0.5 \sim 2.4V$	-	-	10	$\mu A$	
				-	-	100		
Output "High" Voltage	$D_0/A_0 \sim D_7/A_7$	$V_{OH}$	$I_{LOAD} = -205 \mu A$	2.4	-	-	V	
	$A_8 \sim A_{15}$ , E, R/W, AS			$I_{LOAD} = -145 \mu A$	2.4	-		-
	Other Outputs			$I_{LOAD} = -100 \mu A$	2.4	-		-
Output "Low" Voltage	All Outputs	$V_{OL}$	$I_{LOAD} = 1.6 mA$	-	-	0.5	V	
Darlington Drive Current	$P_{10} \sim P_{17}$	$-I_{OH}$	$V_{out} = 1.5V$	1.0	-	10.0	mA	
Power Dissipation		$P_D$		-	-	1200	mW	
Input Capacitance	$D_0/A_0 \sim D_7/A_7$	$C_{in}$	$V_{in} = 0V$ , $T_a = 25^\circ C$ , $f = 1.0 MHz$	-	-	12.5	pF	
	Other Inputs			-	-	10.0		
$V_{CC}$ Standby	Powerdown	$V_{SBB}$		4.0	-	5.25	V	
	Operating	$V_{SB}$		4.75	-	5.25		
Standby Current	Powerdown	$I_{SBB}$	$V_{SBB} = 4.0V$	-	-	8.0	mA	

\* Except Mode Programming Levels.

2





# HD6803, HD6803-1

## • AC CHARACTERISTICS

**BUS TIMING** ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6803			HD6803-1			Unit	
			min	typ	max	min	typ	max		
Cycle Time	$t_{CYC}$	Fig. 1	1	—	10	0.8	—	10	$\mu s$	
Address Strobe Pulse Width "High" *	$PW_{ASH}$		200	—	—	150	—	—	ns	
Address Strobe Rise Time	$t_{ASr}$		5	—	50	5	—	50	ns	
Address Strobe Fall Time	$t_{ASf}$		5	—	50	5	—	50	ns	
Address Strobe Delay Time *	$t_{ASD}$		60	—	—	30	—	—	ns	
Enable Rise Time	$t_{Er}$		5	—	50	5	—	50	ns	
Enable Fall Time	$t_{Ef}$		5	—	50	5	—	50	ns	
Enable Pulse Width "High" Time *	$PW_{EH}$		450	—	—	340	—	—	ns	
Enable Pulse Width "Low" Time *	$PW_{EL}$		450	—	—	350	—	—	ns	
Address Strobe to Enable Delay Time *	$t_{ASED}$		60	—	—	30	—	—	ns	
Address Delay Time	$t_{AD}$		—	—	260	—	—	260	ns	
Address Delay Time for Latch *	$t_{ADL}$		—	—	270	—	—	260	ns	
Data Set-up Write Time	$t_{DSW}$		225	—	—	115	—	—	ns	
Data Set-up Read Time	$t_{DSR}$		80	—	—	70	—	—	ns	
Data Hold Time	Read		$t_{HR}$	10	—	—	10	—	—	ns
	Write		$t_{HW}$	20	—	—	20	—	—	
Address Set-up Time for Latch *	$t_{ASL}$		60	—	—	50	—	—	ns	
Address Hold Time for Latch	$t_{AHL}$		20	—	—	20	—	—	ns	
Address Hold Time	$t_{AH}$		20	—	—	20	—	—	ns	
Peripheral Read Access Time (Multiplexed Bus)*	$t_{ACCM}$		—	—	(600)	—	—	(420)	ns	
Oscillator stabilization Time	$t_{RC}$	Fig. 8	100	—	—	100	—	—	ms	
Processor Control Set-up Time	$t_{PCS}$	Fig. 7,8	200	—	—	200	—	—	ns	

\*These timings change in approximate proportion to  $t_{CYC}$ . The figures in this characteristics represent those when  $t_{CYC}$  is minimum (= in the highest speed operation).

## PERIPHERAL PORT TIMING ( $V_{CC} = 5.0V \pm 5\%$ , $V_{SS} = 0V$ , $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Peripheral Data Setup Time	Port 1, 2	$t_{PDSU}$	Fig. 2	200	—	—	ns
Peripheral Data Hold Time	Port 1, 2	$t_{PDH}$	Fig. 2	200	—	—	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*	$t_{PWD}$	Fig. 3	—	—	400	ns

\* Except  $P_{21}$








Figure 2 Data Set-up and Hold Times (MPU Read)




Figure 3 Port Data Delay Timing (MPU Write)




Figure 4 Timer Output Timing





Figure 5 Mode Programming Timing



- C = 90 pF for  $D_0/A_0 \sim D_7/A_7, A_8 \sim A_{15}, E, AS, R/\bar{W}$
  - = 30 pF for  $P_{10} \sim P_{17}, P_{20} \sim P_{24}$
  - R = 12 k $\Omega$  for  $D_0/A_0 \sim D_7/A_7, A_8 \sim A_{15}, E, AS, R/\bar{W}$
  - = 24 k $\Omega$  for  $P_{10} \sim P_{17}, P_{20} \sim P_{24}$
- TTL Load

Figure 6 Bus Timing Test Load




Figure 7 Interrupt Sequence




Figure 8 Reset Timing

■ SIGNAL DESCRIPTIONS

● VCC and VSS

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts ±5%.

● XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Divide-by-4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The divide-by-4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. An example of the crystal interface is shown in Fig. 9. EXTAL may be driven by an external TTL compatible source with a 45% to 55% duty cycle. It will be divided by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used.

Nominal Crystal Parameter		
Crystal Item	4 MHz	5 MHz
C <sub>0</sub>	7pF max.	4.7pF max.
R <sub>s</sub>	60Ω max.	30Ω typ.




Figure 9 Crystal Interface



• **V<sub>CC</sub> Standby**

This pin will supply +5 volts ±5% to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V<sub>CC</sub> Standby does not go below V<sub>SBB</sub> during power down.

To retain information in the RAM during power down the following procedure is necessary:

- 1) Write "0" into the RAM enable bit, RAME. RAME is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V<sub>CC</sub> Standby greater than V<sub>SBB</sub>.




Figure 10 Battery Backup for V<sub>CC</sub> Standby

• **Reset (RES)**

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. When reset during operation, RES must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the CPU does the following:

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- 3) The last two (\$FFE, \$FFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set. Clear before the CPU can recognize maskable interrupts.

• **Enable (E)**

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide-by-4 result of the crystal oscillator frequency. It will drive one TTL load and 90 pF capacitance.

• **Non-Maskable Interrupt (NMI)**

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectored address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the CPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 kΩ external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

Inputs IRQ<sub>1</sub> and NMI are hardware interrupt lines that are sampled during E and will start the interrupt routine on the

E following the completion of an instruction.

• **Interrupt Request (IRQ<sub>1</sub>)**

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will complete the current instruction before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the CPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectored address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the CPU to branch to an interrupt routine in memory.

The IRQ<sub>1</sub> requires a 3.3 kΩ external resistor to V<sub>CC</sub> which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line (IRQ<sub>2</sub>). This interrupt will operate the same as IRQ<sub>1</sub> except that it will use the vector address of \$FFF0 through \$FFF7. IRQ<sub>1</sub> will have priority to IRQ<sub>2</sub> if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Vector		Interrupt
MSB	LSB	
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	IRQ <sub>1</sub>
FFF6	FFF7	ICF (Input Capture)
FFF4	FFF5	OCF (Output Compare)
FFF2	FFF3	TOF (Timer Overflow)
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)

• **Read/Write (R/W)**

This TTL compatible output signals the peripherals and memory devices whether the CPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output can drive one TTL load and 90pF capacitance.

• **Address Strobe (AS)**

In the expanded multiplexed mode of operation, address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on D<sub>0</sub>/A<sub>0</sub> to D<sub>7</sub>/A<sub>7</sub>. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 11. So D<sub>0</sub>/A<sub>0</sub> to D<sub>7</sub>/A<sub>7</sub> can become data bus during the E pulse. The timing for this signal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t<sub>ASD</sub> before the data is enabled to the bus.

■ **PORTS**

There are two I/O ports on the HD6803 MPU; one 8-bit port and one 5-bit port. Each port has an associated write



only Data Direction Register which allows each I/O line to be programmed to act as an input or an output\*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are two ports: Port 1, Port 2. Their addresses and the addresses of their Data Direction registers are given in Table 2.

\* The only exception is bit 1 of Port 2, which can either be data input or Timer output

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

• I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After reset, the I/O lines are configured as inputs.

• I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance

state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After reset, the I/O lines are configured as inputs. Three pins on Port 2 (pin 8, 9 and 10 of the chip) are requested to set following values (Table 3) during reset. The values of above three pins during reset are latched into the three MSBs (Bit 5, 6 and 7) of Port 2 which are read only.

Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

Table 3 The Values of three pins

Pin Number	Value
8	L
9	H
10	L

(NOTES) L: Logical "0"  
H: Logical "1"

■ BUS

• Data/Address Lines (D<sub>0</sub>/A<sub>0</sub> ~ D<sub>7</sub>/A<sub>7</sub>)

Since the data bus is multiplexed with the lower order address bus in Data/Address, latches are required to latch those address bits. The 74LS373 Transparent Octal D-type latch can be used with the HD6803 to latch the least significant address byte. Figure 11 shows how to connect the latch to the HD6803. The output control to the 74LS373 may be connected to ground.

• Address Lines (A<sub>8</sub> ~ A<sub>15</sub>)

Each line is TTL compatible and can drive one TTL load and 90 pF. After reset, these pins become output for upper order address lines (A<sub>8</sub> to A<sub>15</sub>).

■ INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 16 and is common to every interrupt excluding reset.




Figure 11 Latch Connection

Function Table

Output Control	Enable	D	Output Q
L	H	H	H
L	H	L	L
L	L	x	Q <sub>0</sub>
H	x	x	Z

2

■ MEMORY MAP


The MPU can provide up to 65k byte address space. A memory map is shown in Figure 12. The first 32 locations are reserved for the MPU's internal register area, as shown in Table 4 with exceptions as indicated.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00
Port 2 Data Direction Register**	01
Port 1 Data Register	02
Port 2 Data Register	03
Not Used	04*
Not Used	05*
Not Used	06*
Not Used	07*
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	0B
Output Compare Register (Low Byte)	0C
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Not Used	0F*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- External Address
- \*\* 1: Output, 0: Input

Multiplexed/RAM



[NOTE]

Excludes the following addresses which may be used externally. \$04, \$05, \$06, \$07, and \$0F.

Figure 12 HD6803 Memory Map

■ PROGRAMMABLE TIMER

The HD6803 contains an on-chip 16-bit programmable timer which may be used to measure an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- an 8-bit control and status register,
- a 16-bit free running counter,
- a 16-bit output compare register,
- a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 13.

● Free Running Counter (\$0009:\$000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the CPU software at any time. The counter is cleared to zero by reset and may be considered a read-only register with one exception. Any CPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

● Output Compare Register (\$000B:\$000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output Level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during reset. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

● Input Capture Register (\$000D:\$000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should\* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

- \* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.





Figure 13 Block Diagram of Programmable Timer



• **Timer Control and Status Register (TCSR) (\$0008)**

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate the followings:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6803 internal bus ( $\overline{IRQ}_2$ ) with an individual Enable bit in the TCSR. If the I-bit in the HD6803 Condition Code register has been cleared, a prior vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

- Bit 0 OLVL** Output Level – This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.
- Bit 1 IEDG** Input Edge – This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge (“High”-to-“Low” transition). IEDG = 1 Transfer takes place on a positive edge

- (“Low”-to-“High” transition).
- Bit 2 ETOI** Enable Timer Overflow Interrupt – When set, this bit enables  $\overline{IRQ}_2$  to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 EOCl** Enable Output Compare Interrupt – When set, this bit enables  $\overline{IRQ}_2$  to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI** Enable input Capture Interrupt – When set, this bit enables  $\overline{IRQ}_2$  to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF** Timer Overflow Flag – This read-only bit is set when the counter contains \$FFFF. It is cleared by a read of the TCSR (with TOF set) followed by an CPU read of the Counter (\$09).
- Bit 6 OCF** Output Compare Flag – This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by a CPU write to the output compare register (\$0B or \$0C).
- Bit 7 ICF** Input Capture Flag – This read-only status bit is set by a proper transition on the input, it is cleared by a read of the TCSR (with ICF set) followed by an CPU read of the Input Capture Register (\$0D).



**■ SERIAL COMMUNICATIONS INTERFACE**

The HD6803 contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the CPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

**● Wake-Up Feature**

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

**● Programmable Options**

The following features of the HD6803 serial I/O section are programmable:

- format – standard mark/space (NRZ)
- Clock – external or internal
- baud rate – one of 4 per given CPU  $\phi_2$  clock frequency or external clock  $\times 8$  input
- wake-up feature – enabled or disabled
- Interrupt requests – enabled or masked individually for transmitter and receiver data registers
- clock output – internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) – dedicated or not dedicated to serial I/O individually for transmitter and receiver.

**● Serial Communications Hardware**

The serial communications hardware is controlled by 4 registers as shown in Figure 14. The registers include:

- an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- an 8-bit read only receive data register and
- an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

**Transmit/Receive Control and Status (TRCS) Register**

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits 0~4 may be written. The register is initialized to \$20 by reset. The bits in the TRCS register are defined as follows:





Figure 14 Serial I/O Registers


- Bit 0 WU** "Wake-up" on Next Message – set by HD6803 software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of CPU set of WU flag.
- Bit 1 TE** Transmit Enable – set by HD6803 to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.  
TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.
- Bit 2 TIE** Transmit Interrupt Enable – when set, will permit an  $IRQ_2$  interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.
- Bit 3 RE** Receiver Enable – when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.
- Bit 4 RIE** Receiver Interrupt Enable – when set, will permit an  $IRQ_2$  interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Transmit/Receive Control and Status Register



**Bit 5 TDRE** Transmit Data Register Empty – set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then

writing a new byte into the transmit data register, TDRE is initialized to 1 by reset.  
**Bit 6 ORFE** Over-Run-Framing Error – set by hardware when an overrun or framing error occurs (receive only).



ADDR : \$0010

An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. If WU-flag is set, the ORFE bit will not be set. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by reset.

**Bit 7 RDRF** Receiver Data Register Full-set by hardware when a transfer from the input shift register to the receiver data register is made. If WU-flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by reset.

- format
- clocking source,
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared by reset. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

**Bit 0 SS0** } Speed Select – These bits select the Baud rate for  
**Bit 1 SS1** } the internal clock. The four rates which may be selected are a function of the CPU  $\phi_2$  clock frequency. Table 5 lists the available Baud rates.

**Bit 2 CC0** } Clock Control and Format Select – this 2-bit field  
**Bit 3 CC1** } controls the format and clock select logic. Table 6 defines the bit field.

**Rate and Mode Control Register (RMCR)**

The Rate and Mode Control register controls the following serial I/O variables:

- Baud rate

Table 5 SCI Bit Times and Rates

SS1 : SS0	XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
	E	614.4 kHz	1.0 MHz	1.2288 MHz
0 0	E ÷ 16	26 $\mu$ s/38,400 Baud	16 $\mu$ s/62,500 Baud	13.0 $\mu$ s/76,800 Baud
0 1	E ÷ 128	208 $\mu$ s/4,800 Baud	128 $\mu$ s/7812.5 Baud	104.2 $\mu$ s/9,600 Baud
1 0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 $\mu$ s/1,200 Baud
1 1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

\* HD6803-1 Only

Table 6 SCI Format and Clock Source Control

CC1: CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	–	–	–	–	–
0 1	NRZ	Internal	Not Used	**	**
1 0	NRZ	Internal	Output*	**	**
1 1	NRZ	External	Input	**	**

\* Clock output is available regardless of values for bits RE and TE

\*\* Bit 3 is used for serial input if RE = "1" in TRCS, bit 4 is used for serial output if TE = "1" in TRCS.

**Internally Generated Clock**

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E – 16.
- the clock will be at 1x the bit rate and will have a rising edge at mid-bit.

**Externally Generated Clock**

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (x8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.



## Serial Operations

The serial I/O hardware should be initialized by the HD6803 software prior to operation. This sequence will normally consist of;

- writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

## Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a  $\overline{RES}$  the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situations exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- 2) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the data transmit, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6803 fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

## Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2, Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an overrun has occurred. When the HD6803 responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

## RAM CONTROL REGISTER

This register, which is addressed at S0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAME) will disable the standby RAM, thereby protecting

it at power down if  $V_{CC}$  Standby is held greater than  $V_{SBB}$  volts, as explained previously in the signal description for  $V_{CC}$  Standby.

RAM Control Register							
S0014	STBY PWR	RAME	X	X	X	X	X

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 **RAME** The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by  $\overline{RES}$  which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Bit 7 **STBY PWR** The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

## GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6803 is upward object code compatible with the HD6800 as it implements the full HMC56800 instruction set. The execution times of key instructions have been reduced to increase throughput. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- CPU Programming Model—Figure 15.
- Addressing modes
- Accumulator and memory instructions – Table 7
- New instructions
- Index register and stack manipulations instructions – Table 8
- Jump and branch instructions – Table 9
- Condition code register manipulation instructions – Table 10
- Instructions Execution times in machine cycles – Table 11
- Summary of cycle by cycle operation – Table 12
- Summary of undefined instructions – Table 13

## CPU Programming Model

The programming model for the HD6803 is shown in Figure 15. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 15 CPU Programming Model

● CPU Addressing Modes

The HD6803 8-bit micro processing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

**Accumulator (ACCX) Addressing**

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

**Immediate Addressing**

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The CPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register								
		IMMED			DIRECT			INDEX			EXTEND				IMPLIED			5	4	3	2	1	0
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	H	I	N	Z	V	C
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	BB	4	3			A + M → A	!	•	!	!	!	!	
	ADDB	CB	2	2	DB	3	2	EB	4	2	FB	4	3			B + M → B	!	•	!	!	!	!	
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3			A + B + M M + 1 - A B	•	•	!	!	!	!	
Add Accumulators	ABA													1B	2	1	A + B → A	!	•	!	!	!	
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3			A + M + C → A	!	•	!	!	!	!	
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			B + M + C → B	!	•	!	!	!	!	
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3			A · M → A	•	•	!	!	R	•	
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			B · M → B	•	•	!	!	R	•	
Bit Test	BIT A	85	2	2	95	3	2	A5	4	2	B5	4	3			A · M	•	•	!	!	R	•	
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3			B · M	•	•	!	!	R	•	
Clear	CLR							6F	6	2	7F	6	3			00 → M	•	•	R	S	R	R	
	CLRA													4F	2	1	00 → A	•	•	R	S	R	R
	CLRB													5F	2	1	00 → B	•	•	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3			A - M	•	•	!	!	!	!	
	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3			B - M	•	•	!	!	!	!	
Compare Accumulators	CBA													11	2	1	A - B	•	•	!	!	!	!
Complement, 1's	COM							63	6	2	73	6	3			M → M	•	•	!	!	R	S	
	COMA													43	2	1	A → A	•	•	!	!	R	S
	COMB													53	2	1	B → B	•	•	!	!	R	S
Complement, 2's (Negate)	NEG							60	6	2	70	6	3			00 - M → M	•	•	!	!	Ⓚ	Ⓚ	
	NEGA													40	2	1	00 - A → A	•	•	!	!	Ⓚ	Ⓚ
	NEGB													50	2	1	00 - B → B	•	•	!	!	Ⓚ	Ⓚ
Decimal Adjust, A	DAA												19	2	1	Converts binary add of BCD characters into BCD format	•	•	!	!	!	Ⓚ	
Decrement	DEC							6A	6	2	7A	6	3			M - 1 → M	•	•	!	!	Ⓚ	•	
	DECA													4A	2	1	A - 1 → A	•	•	!	!	Ⓚ	•
	DECB													5A	2	1	B - 1 → B	•	•	!	!	Ⓚ	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3			A ⊕ M → A	•	•	!	!	R	•	
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3			B ⊕ M → B	•	•	!	!	R	•	
Increment	INC							6C	6	2	7C	6	3			M + 1 → M	•	•	!	!	Ⓚ	•	
	INCA													4C	2	1	A + 1 → A	•	•	!	!	Ⓚ	•
	INCB													5C	2	1	B + 1 → B	•	•	!	!	Ⓚ	•
Load Accumulator	LDAA	86	2	2	96	3	2	A6	4	2	B6	4	3			M → A	•	•	!	!	R	•	
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3			M → B	•	•	!	!	R	•	
Load Double Accumulator	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3			M + 1 → B, M - A	•	•	!	!	R	•	
Multiply Unsigned	MUL													3D	10	1	A × B → A B	•	•	!	!	Ⓚ	
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3			A + M → A	•	•	!	!	R	•	
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3			B + M → B	•	•	!	!	R	•	
	PSHA													36	3	1	A - Msp, SP - 1 · SP	•	•	!	!	•	•
Push Data	PSHB													37	3	1	B - Msp, SP - 1 · SP	•	•	!	!	•	•
	PULA													32	4	1	SP + 1 → SP, Msp → A	•	•	!	!	•	•
Pull Data	PULB													33	4	1	SP + 1 → SP, Msp → B	•	•	!	!	•	•
	ROL							69	6	2	79	6	3			M	•	•	!	!	Ⓚ	!	
Rotate Left	ROLA													49	2	1	A	•	•	!	!	Ⓚ	!
	ROLB													59	2	1	B	•	•	!	!	Ⓚ	!
	ROR							66	6	2	76	6	3			M	•	•	!	!	Ⓚ	!	
Rotate Right	RORA													46	2	1	A	•	•	!	!	Ⓚ	!
	RORB													56	2	1	B	•	•	!	!	Ⓚ	!

The Condition Code Register notes are listed after Table 10

(Continued)











Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	Im- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	Im- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
BHI	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
BMI	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								



● **Summary of Cycle by Cycle Operation**

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
<b>IMMEDIATE</b>					
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	2	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Operand Data
	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Operand Data (High Order Byte)
		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX SUBD ADD	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Operand Data (High Order Byte)
		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
<b>DIRECT</b>					
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand
		3	Address of Operand	1	Operand Data
	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
3		Destination Address	0	Data from Accumulator	
LDS LDX LDD	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand
		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS STX STD	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand
		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX SUBD ADD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand
		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
		5	Stack Pointer + 1	0	Return Address (High Order Byte)

(Continued)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
<b>INDEXED</b>					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS LDX LDD LDD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS STX STD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL LSR ASR NEG CLR ROL COM ROR DEC TST* INC	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Current Operand Data
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Index Register Plus Offset	0	New Operand Data
CPX SUBD ADD	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

\* In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

(Continued)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
<b>EXTENDED</b>					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS LDX LDD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS STX STD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR ASR NEG CLR ROL COM ROR DEC TST* INC	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Current Operand Data
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address of Operand	0	New Operand Data
CPX SUBD ADDD	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Operand Address (High Order Byte)
		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

\* In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector

(Continued)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
<b>IMPLIED</b>					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
ABX	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ASLD LSRD	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
DES INS	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Previous Register Contents	1	Irrelevant Data
INX DEX	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA PSHB	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	0	Accumulator Data
TSX	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	1	Irrelevant Data
TXS	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Address Bus FFFF	1	Low Byte of Restart Vector
PULA PULB	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Operand Data from Stack
PSHX	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Index Register (Low Order Byte)
		4	Stack Pointer - 1	0	Index Register (High Order Byte)
PULX	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Index Register (High Order Byte)
		5	Stack Pointer + 2	1	Index Register (Low Order Byte)
RTS	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)
WAI**	9	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer - 1	0	Return Address (High Order Byte)

(Continued)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer - 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1	Low Byte of Restart Vector
		7	Address Bus FFFF	1	Low Byte of Restart Vector
		8	Address Bus FFFF	1	Low Byte of Restart Vector
		9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg. from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	Stack Pointer - 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)

(Continued)

\*\* While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.



2

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC BGT BMT BVS BRN					
BSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)


● Summary of Undefined Instruction Operations

The HD6803 has 36 underfined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

HD6803 MICROPROCESSOR INSTRUCTIONS																		
OP CODE									ACCA or SP				ACCB or X					
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0000	0	SBA	BRA	TSX	NEG				SUB								0	
0001	1	NOP	CBA	BRN	INS					CMP								1
0010	2			BHI	PULA (+1)					SBC								2
0011	3			BLS	PULB (+1)	COM				* SUBD (+2)		* ADDD (+2)						3
0100	4	LSRD (+1)		BCC	DES	LSR				AND								4
0101	5	ASLD (+1)		BCS	TXS					BIT								5
0110	6	TAP	TAB	BNE	PSHA	ROR				LDA								6
0111	7	TPA	TBA	BEQ	PSHB	ASR				STA		STA						7
1000	8	INX (+1)		BVC	PULX (+2)	ASL				EOR								8
1001	9	DEX (+1)	DAA	BVS	RTS (+2)	ROL				ADC								9
1010	A	CLV		BPL	ABX	DEC				ORA								A
1011	B	SEV	ABA	BMI	RTI (+7)					ADD								B
1100	C	CLC		BGE	PSHX (+1)	INC				* CPX (+2)		* LDD (+1)						C
1101	D	SEC		BLT	MUL (+7)	TST				BSR (+4)	JSR (+2)		* (+1)	STD (+1)				D
1110	E	CLI		BGT	WAI (+6)	**		JMP (-3)		*	LDS (+1)		*	LDX (+1)				E
1111	F	SEI		BLE	SWI (+9)	CLR				* (+1)	STS (+1)		* (+1)	STX (+1)				F
BYTE/CYCLE		1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4	

- (NOTES) 1) Undefined Op codes are marked with  .  
 2) ( ) indicate that the number in parenthesis must be added to the cycle count for that instruction.  
 3) The instructions shown below are all 3 bytes and are marked with "\*\*\*". Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (BF, CD, CF).  
 4) The Op codes (4E, 5E) are 1 byte/≠ cycles instructions, and are marked with "\*\*\*\*"






Figure 16 Interrupt Flowchart






Figure 17 HD6803 MPU Expanded Multiplexed Bus

■ **Caution for the HD6803 Family SCI, TIMER Status Flag**  
 The flags shown in Table 14 are cleared by reading/writing (flag reset condition 2) the data register corresponding to each flag after reading the status register (flag reset condition 1).

To clear the flag correctly, take the following procedure:  
 1. Read the status register.  
 2. Test the flag.  
 3. Read the data register.

Table 14 Status Flag Reset Conditions

	Status Flag	Flag Reset Condition 1 (Status Register)	Flag Reset Condition 2 (Data Register)
TIMER	ICF	When each flag is "1", TRCSR/Read	ICR/Read
	OCF		OCR/Write
	TOF		TC/Read
SCI	RDRF	When each flag is "1", TRCSR/Read	RDR/Read
	ORFE		TDR/Write
	TDRE		



# HD6809, HD68A09, HD68B09

## MPU (Micro Processing Unit)


The HD6809 is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.


The HD6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

HD6809P, HD68A09P, HD68B09P



(DP-40)

### ■ PIN ARRANGEMENT



(Top View)

### HD6800 COMPATIBLE

- Hardware — Interfaces with All HMCS6800 Peripherals
- Software — Upward Source Code Compatible Instruction Set and Addressing Modes

### ■ ARCHITECTURAL FEATURES

- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

### ■ HARDWARE FEATURES

- On Chip Oscillator
- DMA/BREQ Allows DMA Operation or Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use With Slow Memory
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories
- Compatible with MC6809, MC68A09 and MC68B09

### ■ SOFTWARE FEATURES

- 10 Addressing Modes
  - HMCS6800 Upward Compatible Addressing Modes
  - Direct Addressing Anywhere in Memory Map
  - Long Relative Branches
  - Program Counter Relative
  - True Indirect Addressing
  - Expanded Indexed Addressing:

2





■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub> *	-0.3 ~ +7.0	V
Input Voltage	V <sub>in</sub> *	-0.3 ~ +7.0	V
Operating Temperature	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ +150	°C

\* With respect to V<sub>SS</sub> (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	V <sub>CC</sub> *	4.75	5.0	5.25	V	
Input Voltage	V <sub>IL</sub> *	-0.3	-	0.8	V	
	V <sub>IH</sub> *	Logic (T <sub>a</sub> = 0 ~ +75°C)	2.0	-	V <sub>CC</sub>	V
		Logic (T <sub>a</sub> = -20 ~ 0°C)	2.2	-	V <sub>CC</sub>	
$\bar{R}ES$	4.0	-	V <sub>CC</sub>			
Operating Temperature	T <sub>opr</sub>	-20	25	75	°C	

\* With respect to V<sub>SS</sub> (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V<sub>CC</sub> = 5V ± 5%, V<sub>SS</sub> = 0V, T<sub>a</sub> = -20 ~ +75°C, unless otherwise noted.)

Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit	
			min	typ*	max	min	typ*	max	min	typ*	max		
Input "High" Voltage	Except $\bar{R}ES$	V <sub>IH</sub>	T <sub>a</sub> = 0 ~ +75°C	2.0	-	V <sub>CC</sub>	2.0	-	V <sub>CC</sub>	2.0	-	V <sub>CC</sub>	V
			T <sub>a</sub> = -20 ~ 0°C	2.2	-	V <sub>CC</sub>	2.2	-	V <sub>CC</sub>	2.2	-	V <sub>CC</sub>	
	$\bar{R}ES$		4.0	-	V <sub>CC</sub>	4.0	-	V <sub>CC</sub>	4.0	-	V <sub>CC</sub>		
Input "Low" Voltage	V <sub>IL</sub>		-0.3	-	0.8	-0.3	-	0.8	-0.3	-	0.8	V	
Input Leakage Current	Except EXTAL, XTAL	I <sub>in</sub>	V <sub>in</sub> =0~5.25V, V <sub>CC</sub> =max	-2.5	-	2.5	-2.5	-	2.5	-2.5	-	2.5	μA
Three State (Off State) Input Current	D <sub>0</sub> ~D <sub>7</sub>	I <sub>TSI</sub>	V <sub>in</sub> =0.4~2.4V, V <sub>CC</sub> =max	-10	-	10	-10	-	10	-10	-	10	μA
	A <sub>0</sub> ~A <sub>15</sub> , R/W			-100	-	100	-100	-	100	-100	-	100	
Output "High" Voltage	D <sub>0</sub> ~D <sub>7</sub>	V <sub>OH</sub>	I <sub>LOAD</sub> =-205μA, V <sub>CC</sub> =min	2.4	-	-	2.4	-	-	2.4	-	-	V
	A <sub>0</sub> ~A <sub>15</sub> , R/W, Q, E		I <sub>LOAD</sub> =-145μA, V <sub>CC</sub> =min	2.4	-	-	2.4	-	-	2.4	-	-	
	BA, BS		I <sub>LOAD</sub> =-100μA, V <sub>CC</sub> =min	2.4	-	-	2.4	-	-	2.4	-	-	
Output "Low" Voltage	V <sub>OL</sub>	I <sub>LOAD</sub> =2mA		-	0.5	-	-	0.5	-	-	0.5	V	
Power Dissipation	P <sub>D</sub>			-	1.0	-	-	1.0	-	-	1.0	W	
Input Capacitance	D <sub>0</sub> ~D <sub>7</sub>	C <sub>in</sub>	V <sub>in</sub> =0V, T <sub>a</sub> =25°C, f=1MHz		10	15		10	15		10	15	pF
	Except D <sub>0</sub> ~D <sub>7</sub>				7	10		7	10		7	10	
Output Capacitance	A <sub>0</sub> ~A <sub>15</sub> , R/W, BA, BS	C <sub>out</sub>			12			12			12	pF	

\*T<sub>a</sub>=25°C, V<sub>CC</sub>=5V



# HD6809, HD68A09, HD68B09

● AC CHARACTERISTICS ( $V_{CC}=5V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a = -20\sim+75^\circ C$ , unless otherwise noted.)

## 1. CLOCK TIMING

Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit
			min	typ	max	min	typ	max	min	typ	max	
Frequency of Operation (Crystal or External Input)	$f_{XTAL}$	Fig. 2, Fig. 3	0.4	—	4	0.4	—	6	0.4	—	8	MHz
Cycle Time	$t_{cyc}$		1000	—	10000	667	—	10000	500	—	10000	ns
Total Up Time	$t_{UT}$		975	—	—	640	—	—	480	—	—	ns
Processor Clock "High"	$t_{PWEH}$		450	—	15500	280	—	15700	220	—	15700	ns
Processor Clock "Low"	$t_{PWEL}$		430	—	5000	280	—	5000	210	—	5000	ns
E Rise and Fall Time	$t_{Er}, t_{Ef}$		—	—	25	—	—	25	—	—	20	ns
E <sub>Low</sub> to Q <sub>High</sub> Time	$t_{AVS}$		200	—	250	130	—	165	80	—	125	ns
Q Clock "High"	$t_{PWQH}$		450	—	5000	280	—	5000	220	—	5000	ns
Q Clock "Low"	$t_{PWQL}$		450	—	15500	280	—	15700	220	—	15700	ns
Q Rise and Fall Time	$t_{QR}, t_{Qf}$		—	—	25	—	—	25	—	—	20	ns
Q <sub>Low</sub> to E Falling	$t_{QE}$	200	—	—	133	—	—	100	—	—	ns	

## 2. BUS TIMING

Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit
			min	typ	max	min	typ	max	min	typ	max	
Address Delay	$t_{AD}$	Fig. 2, Fig. 3	—	—	200	—	—	140	—	—	110	ns
Address Valid to Q <sub>High</sub>	$t_{AQ}$		50	—	—	25	—	—	15	—	—	ns
Peripheral Read Access Time ( $t_{UT}-t_{AD}-t_{DSR}-t_{ACC}$ )	$t_{ACC}$		695	—	—	440	—	—	330	—	—	ns
Data Set Up Time (Read)	$t_{DSR}$		80	—	—	60	—	—	40	—	—	ns
Input Data Hold Time	$t_{DHR}$		10	—	—	10	—	—	10	—	—	ns
Address Hold Time	$A_0 \sim A_{15}, R/\bar{W}$	$t_{AH}$	20	—	—	20	—	—	20	—	—	ns
		$t_{AH}$	10	—	—	10	—	—	10	—	—	ns
Data Delay Time (Write)	$t_{DDW}$	Fig. 3	—	—	200	—	—	140	—	—	110	ns
Output Hold Time	$t_{DHW}$	Fig. 3	30	—	—	30	—	—	30	—	—	ns
		Fig. 3	20	—	—	20	—	—	20	—	—	ns

## 3. PROCESSOR CONTROL TIMING

Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit
			min	typ	max	min	typ	max	min	typ	max	
MRDY Set Up Time	$t_{PCSM}$	Fig. 6~Fig. 10 Fig. 14, Fig. 15	125	—	—	125	—	—	110	—	—	ns
Interrupts Set Up Time	$t_{PCS}$		200	—	—	140	—	—	110	—	—	ns
HALT Set Up Time	$t_{PCSH}$		200	—	—	140	—	—	110	—	—	ns
RES Set Up Time	$t_{PCSR}$		200	—	—	140	—	—	110	—	—	ns
DMA/BREQ Set Up Time	$t_{PCSD}$		125	—	—	125	—	—	110	—	—	ns
Processor Control Rise and Fall Time	$t_{PCr}, t_{PCf}$		—	—	100	—	—	100	—	—	100	ns
Crystal Oscillator Start Time	$t_{RC}$	—	—	50	—	—	30	—	—	30	ms	





● **Index Registers (X, Y)**

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register

offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.




Figure 4 Programming Model of The Microprocessing Unit

● **Stack Pointer (U, S)**

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6809 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

● **Program Counter**

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

● **Condition Code Register**

The Condition Code Register defines the State of the Processor at any given time. See Fig. 5.

■ **CONDITION CODE REGISTER DESCRIPTION**

● **Bit 0 (C)**

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

● **Bit 1 (V)**

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

● **Bit 2 (Z)**

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

● **Bit 3 (N)**

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

● **Bit 4 (I)**

Bit 4 is the  $\overline{IRQ}$  mask bit. The processor will not recognize interrupts from the  $\overline{IRQ}$  line if this bit is set to a one.  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{IRQ}$ , RES, and SWI all are set I to a one; SWI2 and SWI3 do not affect I.

● **Bit 5 (H)**

Bit 5 is the half-carry bit, and is used to indicate a carry-from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is




Figure 5 Condition Code Register Format



undefined in all subtract-like instructions.

● **Bit 6 (F)**

Bit 6 is the  $\overline{\text{FIRQ}}$  mask bit. The processor will not recognize interrupts from the  $\overline{\text{FIRQ}}$  line if this bit is a one.  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{SWI}}$ , and  $\overline{\text{RES}}$  all set F to a one.  $\overline{\text{IRQ}}$ ,  $\overline{\text{SWI2}}$  and  $\overline{\text{SWI3}}$  do not affect F.

● **Bit 7 (E)**

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ **SIGNAL DESCRIPTION**

● **Power ( $V_{SS}$ ,  $V_{CC}$ )**

Two pins are used to supply power to the part:  $V_{SS}$  is ground or 0 volts, while  $V_{CC}$  is +5.0V  $\pm$ 5%.

● **Address Bus ( $A_0 \sim A_{15}$ )**

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address  $\text{FFFF}_{16}$ ,  $\text{R}/\overline{\text{W}}$  = "High", and  $\text{BS}$  = "Low"; this is a "dummy access" or  $\overline{\text{VMA}}$  cycle. Addresses are valid on the rising edge of Q (see Figs. 2 and 3). All address bus drivers are made high impedance when output Bus Available (BA) is "High". Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

● **Data Bus ( $D_0 \sim D_7$ )**

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

● **Read/Write ( $\text{R}/\overline{\text{W}}$ )**

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus.  $\text{R}/\overline{\text{W}}$  is made high impedance when BA is "High".  $\text{R}/\overline{\text{W}}$  is valid on the rising edge of Q. Refer to Figs. 2 and 3.

● **Reset ( $\overline{\text{RES}}$ )**

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Fig. 6. The Reset vectors are fetched from locations  $\text{FFFE}_{16}$  and  $\text{FFFF}_{16}$  (Table 1) when Interrupt Acknowledge is true, ( $\overline{\text{BA}} \cdot \text{BS}=1$ ). During initial power-on, the Reset line should be held "Low" until the clock oscillator is fully operational. See Fig. 7.

Because the HD6809 Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Map For Vector Locations		Interrupt Vector Description
MS	LS	
FFFE	FFFF	$\overline{\text{RES}}$
FFFC	FFFD	$\overline{\text{NMI}}$
FFFA	FFFB	$\overline{\text{SWI}}$
FFF8	FFF9	$\overline{\text{IRQ}}$
FFF6	FFF7	$\overline{\text{FIRQ}}$
FFF4	FFF5	$\overline{\text{SWI2}}$
FFF2	FFF3	$\overline{\text{SWI3}}$
FFF0	FFF1	Reserved

●  **$\overline{\text{HALT}}$**

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt or Bus Grant state. While halted, the MPU will not respond to external real-time requests ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) although  $\overline{\text{DMA/BREQ}}$  will always be accepted, and  $\overline{\text{NMI}}$  or  $\overline{\text{RES}}$  will be latched for later response. During the Halt state Q and E continue to run normally. If the MPU is not running ( $\overline{\text{RES}}$ ,  $\overline{\text{DMA/BREQ}}$ ), a halted state ( $\text{BA} \cdot \text{BS}=1$ ) can be achieved by pulling  $\overline{\text{HALT}}$  "Low" while  $\overline{\text{RES}}$  is still "Low". If  $\overline{\text{DAM/BREQ}}$  and  $\overline{\text{HALT}}$  are both pulled "Low", the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted. See Figs. 8 and 16.

● **Bus Available, Bus Status (BA, BS)**

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes "Low", an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).


Table 2 MPU State Definition

BA	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant

**Interrupt Acknowledge** is indicated during both cycles of a hardware-vector-fetch ( $\overline{\text{RES}}$ ,  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ,  $\overline{\text{SWI}}$ ,  $\overline{\text{SWI2}}$ ,  $\overline{\text{SWI3}}$ ). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

**Sync Acknowledge** is indicated while the MPU is waiting for external synchronization on an interrupt line.

**Halt/Bus Grant** is true when the HD6809 is in a Halt or Bus Grant condition.







• **Non Maskable Interrupt (NMI)\***

A negative edge on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an NMI, the entire machine state is saved on the

hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI "Low" must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Fig. 9.




Figure 8 HALT and Single Instruction Execution for System Debug




Figure 9 IRQ and NMI Interrupt Timing






Figure 10  $\overline{\text{FIRQ}}$  Interrupt Timing

● **Fast-Interrupt Request ( $\overline{\text{FIRQ}}$ )\***

A "Low" level on this input pin will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request ( $\overline{\text{IRQ}}$ ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 10.

● **Interrupt Request ( $\overline{\text{IRQ}}$ )\***

A "Low" level input on this pin will initiate an interrupt Request sequence provided the mask bit (I) in the CC is clear. Since  $\overline{\text{IRQ}}$  stacks the entire machine state it provides a slower response to interrupts than  $\overline{\text{FIRQ}}$ .  $\overline{\text{IRQ}}$  also has a lower priority than  $\overline{\text{FIRQ}}$ . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 9.

\*  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ , and  $\overline{\text{IRQ}}$  requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If  $\overline{\text{IRQ}}$  and  $\overline{\text{FIRQ}}$  do not remain "Low" until completion of the current instruction they may not be recognized. However,  $\overline{\text{NMI}}$  is latched and need only remain "Low" for one cycle.

● **XTAL, EXTAL**

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Fig. 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

< NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT >

In designing the board, the following notes should be taken when the crystal oscillator is used.

- 1) Crystal oscillator and load capacity  $C_{in}$ ,  $C_{out}$  must be placed

near the LSI as much as possible.

(Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.)

- 2) Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel.

(Normal oscillation may be disturbed when E or Q signal is feedbacked to pin 38 and 39.)




Figure 11 Board Design of the Oscillation Circuit.

< THE FOLLOWING DESIGN MUST BE AVOIDED >

A signal line or a power source line must not cross or go near the oscillation circuit line as shown in Fig. 12 to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over 10M $\Omega$ .






Figure 12 Example of Normal Oscillation may be Disturbed.

• E, Q

E is similar to the HD6800 bus timing signal  $\phi_2$ ; Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Fig. 13.

• MRDY

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is "High". When MRDY is "Low", E and Q may be stretched in integral multiples of quarter (1/4) bus cycles, thus allowing interface to slow memories, as shown in Fig. 14. A maximum




Figure 13 E/Q Relationship




Figure 14 MRDY Timing

2

stretch is 10 microseconds. During nonvalid memory access ( $\overline{VMA}$  cycles) MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and  $\overline{DMA/BREQ}$ ).

Also MRDY has effect on stretching E and Q during Dead Cycle.

● **DMA/BREQ**

The  $\overline{DMA/BREQ}$  input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Fig. 15. Typical uses include DMA and dynamic memory refresh.

Transition of  $\overline{DMA/BREQ}$  should occur during Q. A "Low" level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge  $\overline{DMA/BREQ}$  by setting BA and BS to "High" level. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a lead-

ing and trailing dead cycle. See Fig. 16.


Typically, the DMA controller will request to use the bus by asserting  $\overline{DMA/BREQ}$  pin "Low" on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during and dead cycles by developing a system  $\overline{DMAVMA}$  signal which is "Low" in any cycle when BA has changed.

When BA goes "Low" (either as a result of  $\overline{DMA/BREQ}$  = "High" or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.

■ **MPU OPERATION**


During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This



\* $\overline{DMAVMA}$  is a signal which is developed externally, but is a system requirement for DMA.

Figure 15 Typical DMA Timing (<14 Cycles)





\*DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 16 Auto-Refresh DMA Timing (Reverse Cycle Stealing)

sequence begins at RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWA1, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Fig. 17 illustrates the flow chart for the HD6809.

■ ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed
  - Zero-Offset
  - Constant Offset
  - Accumulator Offset
  - Auto Increment/Decrement
- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

● Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLR B.

● Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809 uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

```
LDA #320
LDX #F000
LDY #CAT
```

(NOTE) # signifies Immediate addressing, \$ signifies hexadecimal value.

● Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```

● Extended Indirect

As a special case of indexed addressing (discussed below), "1" level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```

● Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8-bit of the address to be used. The upper 8-bit of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be





accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA    $30
SETDP  $10 (Assembler directive)
LDB    $1030
LDD    <CAT
```

(NOTE) < is an assembler directive which forces direct addressing.

● Register Addressing


Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

```
TFR    X, Y    Transfers X into Y
EXG    A, B    Exchanges A with B
PSHS   A, B, X, Y  Push Y, X, B and A onto S
PULU   X, Y, D  Pull D, X, and Y from U
```

● Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Fig. 18 lists the legal formats for the postbyte. Table 3 gives the assembler form and the number of cycles and bytes

Post-Byte Register Bit							Indexed Addressing Mode	
7	6	5	4	3	2	1		0
0	R	R	x	x	x	x	x	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	0/1	0	0	0	1	,R ++
1	R	R	0	0	0	1	0	,-R
1	R	R	0/1	0	0	1	1	--R
1	R	R	0/1	0	1	0	0	EA = ,R + 0 Offset
1	R	R	0/1	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	0/1	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	0/1	1	0	0	0	EA = ,R + 8 Bit Offset
1	R	R	0/1	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	0/1	1	0	1	1	EA = ,R + D Offset
1	x	x	0/1	1	1	1	0	EA = ,PC + 8 Bit Offset
1	x	x	0/1	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	1	1	1	1	1	EA = [,Address]



x = Don't Care

Figure 18 Index Addressing Postbyte Register Bit Assignments

Table 3 Indexed Addressing Mode

Type	Forms	Non Indirect			Indirect		
		Assembler Form	Postbyte OP Code	+ ~ #	Assembler Form	Postbyte OP Code	+ ~ #
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100	0 0	[,R]	1RR10100	3 0
	5 Bit Offset	n, R	0RRnnnnn	1 0	defaults to 8-bit		
	8 Bit Offset	n, R	1RR01000	1 1	[n, R]	1RR11000	4 1
	16 Bit Offset	n, R	1RR01001	4 2	[n, R]	1RR11001	7 2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A, R	1RR00110	1 0	[A, R]	1RR10110	4 0
	B Register Offset	B, R	1RR00101	1 0	[B, R]	1RR10101	4 0
	D Register Offset	D, R	1RR01011	4 0	[D, R]	1RR11011	7 0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2 0	not allowed		
	Increment By 2	,R ++	1RR00001	3 0	[,R ++]	1RR10001	6 0
	Decrement By 1	,-R	1RR00010	2 0	not allowed		
	Decrement By 2	,--R	1RR00011	3 0	[,--R]	1RR10011	6 0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100	1 1	[n,PCR]	1xx11100	4 1
	16 Bit Offset	n, PCR	1xx01101	5 2	[n, PCR]	1xx11101	8 2
Extended Indirect	16 Bit Address	-	-	-	[n]	10011111	5 2

R = X, Y, U or S      RR:  
x = Don't Care      00 = X  
                         01 = Y  
                         10 = U  
                         11 = S

+ and # indicate the number of additional cycles and bytes for the particular variation.





added to the basic values for indexed addressing for each variation.

**Zero-Offset Indexed**

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

```
LDD 0,X
LDA S
```

**Constant Offset Indexed**

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

- 5-bit (-16 to +15)
- 8-bit (-128 to +127)
- 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

```
LDA 23,X
LDX -2,S
LDY 300,X
LDU CAT,Y
```

**Accumulator-Offset Indexed**

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

```
LDA B,Y
LDX D,Y
LEAX B,X
```

**Auto Increment/Decrement Indexed**

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the "High" to "Low" addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8 or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```
LDA ,X+
STD ,Y++
LDB ,-Y
LDX ,--S
```

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

```
STX 0, X++ (X initialized to 0)
```

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

- 0 → temp      calculate the EA; temp is a holding register
- X + 2 → X    perform autoincrement
- X → (temp)   do store operation

• **Indexed Indirect**

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index register and an offset.

```
Before Execution
A = XX (don't care)
X = $F000
$0100 LDA [$10,X]      EA is now $F010

$F010 $F1              $F150 is now the
$F011 $50              new EA

$F150 $AA
After Execution
A = $AA Actual Data Loaded
X = $F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

```
LDA [,X]
LDD [,S]
LDA [B,Y]
LDD [,X+] 
```

• **Relative Addressing**

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

```
BEQ      CAT      (short)
BGT      DOG      (short)
CAT      LBEQ     RAT      (long)
DOG      LBGT      RABBIT (long)
```



•  
•  
•  
RAT    NOP  
RABBIT    NOP

● **Program Counter Relative**

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

```
LDA    CAT, PCR
LEAX   TABLE, PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA    [CAT, PCR]
LDU    [DOG, PCR]
```

■ **HD6809 INSTRUCTION SET**

The instruction set of the HD6809 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions and addressing modes are described in detail below:


● **PSHU/PSHS**

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

● **PULU/PULS**

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



← Pull Order                      Push Order →

```
PC    U    Y    X    DP    B    A    CC
FFFF... ← increasing memory address .....0000
PC    S    Y    X    DP    B    A    CC
```


● **TFR/EXG**

Within the HD6809, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. Three are denoted as follows:

0000 — D	0101 — PC
0001 — X	1000 — A
0010 — Y	1001 — B
0011 — U	1010 — CC
0100 — S	1011 — DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE



● **LEAX/LEAY/LEAU/LEAS**

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 4.

The LEA instruction also allows the user to access data in a position independent manner. For example:

```
LEAX    MSG1, PCR
LBSR    PDATA (Print message routine)
```

MSG1 FCC    'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa, b+    (any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)

1. b → temp    (calculate the EA)
2. b + 1 → b    (modify b, postincrement)
3. temp → a    (load a)

LEAa, - b

1. b - 1 → temp    (calculate EA with predecrement)
2. b - 1 → b    (modify b, predecrement)
3. temp → a    (load a)


Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.



2







(NOTE) STACK': Address stored in stack pointer before execution.  
 STACK'': Address set to stack pointer as the result of the execution.

Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)




Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)



Table 5 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply ( $A \times B \rightarrow D$ )
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.



Table 7 Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 8 Branch Instructions

Mnemonic(s)	Operation
<b>SIMPLE BRANCHES</b>	
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBSC	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
<b>SIGNED BRANCHES</b>	
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
<b>UNSIGNED BRANCHES</b>	
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLs	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
<b>OTHER BRANCHES</b>	
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never



Table 9 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



Table 10. HD6809 Instruction Set Table

INSTRUCTION/ FORMS	ACCM REG.		DIRECT		EXTND		IMMED		INDEX		RELATIVE		DESCRIPTION	7	6	5	4	3	2	1	0
	OP	#	OP	#	OP	#	OP	#	OP	#	OP	#		E	F	H	I	N	Z	V	C
ABX	3A	3	1											•	•	•	•	•	•	•	•
ADC	ADCA			9 9	4 2	B 9	5 3	8 9	2 2	A 9	4 + 2 +			•	•	•	•	•	•	•	•
	ADCB			D 9	4 2	F 9	5 3	C 9	2 2	E 9	4 + 2 +			•	•	•	•	•	•	•	•
ADD	ADDA			9 B	4 2	B B	5 3	8 B	2 2	A B	4 + 2 +			•	•	•	•	•	•	•	•
	ADDB			D B	4 2	F B	5 3	C B	2 2	E B	4 + 2 +			•	•	•	•	•	•	•	•
	ADDD			D 3	6 2	F 3	7 3	C 3	4 3	E 3	6 + 2 +			•	•	•	•	•	•	•	•
AND	ANDA			9 4	4 2	B 4	5 3	8 4	2 2	A 4	4 + 2 +			•	•	•	•	•	•	•	•
	ANDB			D 4	4 2	F 4	5 3	C 4	2 2	E 4	4 + 2 +			•	•	•	•	•	•	•	•
	ANDCC							1 C	3 2					•	•	•	•	•	•	•	•
ASL	ASLA	4 8	2 1											•	•	•	•	•	•	•	•
	ASLB	5 8	2 1											•	•	•	•	•	•	•	•
	ASL			0 8	6 2	7 8	7 3			6 8	6 + 2 +			•	•	•	•	•	•	•	•
ASR	ASRA	4 7	2 1											•	•	•	•	•	•	•	•
	ASRB	5 7	2 1											•	•	•	•	•	•	•	•
	ASR			0 7	6 2	7 7	7 3			6 7	6 + 2 +			•	•	•	•	•	•	•	•
BCC	BCC									2 4	3 2	Branch C = 0	•	•	•	•	•	•	•	•	•
	LBCC									1 0	5(6) 4	Long Branch C = 0	•	•	•	•	•	•	•	•	•
										2 4				•	•	•	•	•	•	•	•
BCS	BCS									2 5	3 2	Branch C = 1	•	•	•	•	•	•	•	•	•
	LBCS									1 0	5(6) 4	Long Branch C = 1	•	•	•	•	•	•	•	•	•
										2 5				•	•	•	•	•	•	•	•
BEQ	BEQ									2 7	3 2	Branch Z = 1	•	•	•	•	•	•	•	•	•
	LBEQ									1 0	5(6) 4	Long Branch Z = 1	•	•	•	•	•	•	•	•	•
										2 7				•	•	•	•	•	•	•	•
BGE	BGE									2 C	3 2	Branch N ⊕ V = 0	•	•	•	•	•	•	•	•	•
	LBGE									1 0	5(6) 4	Long Branch N ⊕ V = 0	•	•	•	•	•	•	•	•	•
										2 C				•	•	•	•	•	•	•	•
BGT	BGT									2 E	3 2	Branch Z V (N ⊕ V) = 0	•	•	•	•	•	•	•	•	•
	LBGT									1 0	5(6) 4	Long Branch Z V (N ⊕ V) = 0	•	•	•	•	•	•	•	•	•
										2 E				•	•	•	•	•	•	•	•
BHI	BHI									2 2	3 2	Branch C V Z = 0	•	•	•	•	•	•	•	•	•
	LBHI									1 0	5(6) 4	Long Branch C V Z = 0	•	•	•	•	•	•	•	•	•
										2 2				•	•	•	•	•	•	•	•
BHS	BHS									2 4	3 2	Branch C = 0	•	•	•	•	•	•	•	•	•
	LBHS									1 0	5(6) 4	Long Branch C = 0	•	•	•	•	•	•	•	•	•
										2 4				•	•	•	•	•	•	•	•
BIT	BITA	9 5	4 2	B 5	5 3	8 5	2 2	A 5	4 + 2 +					•	•	•	•	•	•	•	•
	BITB	D 5	4 2	F 5	5 3	C 5	2 2	E 5	4 + 2 +					•	•	•	•	•	•	•	•
BLE	BLE									2 F	3 2	Branch Z V (N ⊕ V) = 1	•	•	•	•	•	•	•	•	•
	LBLE									1 0	5(6) 4	Long Branch Z V (N ⊕ V) = 1	•	•	•	•	•	•	•	•	•
										2 F				•	•	•	•	•	•	•	•
BLO	BLO									2 5	3 2	Branch C = 1	•	•	•	•	•	•	•	•	•
	LBLO									1 0	5(6) 4	Long Branch C = 1	•	•	•	•	•	•	•	•	•
										2 5				•	•	•	•	•	•	•	•
BLS	BLS									2 3	3 2	Branch C V Z = 1	•	•	•	•	•	•	•	•	•
	LBLS									1 0	5(6) 4	Long Branch C V Z = 1	•	•	•	•	•	•	•	•	•
										2 3				•	•	•	•	•	•	•	•
BLT	BLT									2 D	3 2	Branch N ⊕ V = 1	•	•	•	•	•	•	•	•	•
	LBLT									1 0	5(6) 4	Long Branch N ⊕ V = 1	•	•	•	•	•	•	•	•	•
										2 D				•	•	•	•	•	•	•	•
BMI	BMI									2 B	3 2	Branch N = 1	•	•	•	•	•	•	•	•	•
	LBMI									1 0	5(6) 4	Long Branch N = 1	•	•	•	•	•	•	•	•	•
										2 B				•	•	•	•	•	•	•	•

(Continued)







INSTRUCTIONS/ FORMS	MPU ACCM REG			DIRECT			EXTND			IMMED			INDEX <sup>①</sup>			RELATIVE			DESCRIPTION	7 6 5 4 3 2 1 0							
	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		E	F	H	I	N	Z	V	C
ST	STA			9 7	4	2	B 7	5	3				A 7	4	2	+			A → M	●	●	●	●	↑	↑	R	●
	STB			D 7	4	2	F 7	5	3				E 7	4	2	+			B → M	●	●	●	●	↑	↑	R	●
	STD			DD	5	2	FD	6	3				ED	5	2	+			D → MM + 1	●	●	●	●	↑	↑	R	●
	STS			1 0	6	3	1 0	7	4				1 0	6	3	+			S → MM + 1	●	●	●	●	↑	↑	R	●
				DF			FF						EF														
	STU			DF	5	2	FF	6	3				EF	5	2	+			U → MM + 1	●	●	●	●	↑	↑	R	●
	STX			9 F	5	2	BF	6	3				AF	5	2	+			X → MM + 1	●	●	●	●	↑	↑	R	●
	STY			1 0	6	3	1 0	7	4				1 0	6	3	+			Y → MM + 1	●	●	●	●	↑	↑	R	●
				9 F			BF						AF														
SUB	SUBA			9 0	4	2	B 0	5	3	8 0	2	2	A 0	4	2	+			A → M → A	●	●	⊕	●	↑	↑	↑	↑
	SUBB			D 0	4	2	F 0	5	3	C 0	2	2	E 0	4	2	+			B → M → B	●	●	⊕	●	↑	↑	↑	↑
	SUBD			9 3	6	2	B 3	7	3	8 3	4	3	A 3	6	2	+			D → MM + 1 → D	●	●	●	●	↑	↑	↑	↑
SWI	SWI <sup>ⓐ</sup>	3 F	19	1															Software interrupt 1	S	S	●	●	●	●	●	●
	SWI <sup>ⓑ</sup>	1 0	20	2															Software interrupt 2	S	●	●	●	●	●	●	●
	SWI <sup>ⓒ</sup>	3 F																									
SYNC		1 1	20	2															Software interrupt 3	S	●	●	●	●	●	●	●
		3 F																									
TFR	R1, R2	1 F	6	2															Synchronize to interrupt	●	●	●	●	●	●	●	●
TST	TSTA	4 D	2	1															R1 → R2 <sup>ⓓ</sup>	(	ⓓ	)					
	TSTB	5 D	2	1															Test A	●	●	●	●	↑	↑	R	●
	TST				0 D	6	2	7 D	7	3			6 D	6	2	+			Test B	●	●	●	●	↑	↑	R	●
																			Test M	●	●	●	●	↑	↑	R	●

(NOTES)

- ① This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table
- ② R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers  
The 8 bit registers are: A, B, CC, DP  
The 16 bit registers are: X, Y, U, S, D, PC
- ③ EA is the effective address
- ④ The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled
- ⑤ 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.
- ⑥ SWI sets 1 and F bits. SW12 and SW13 do not affect I and F.
- ⑦ Conditions Codes set as a direct result of the instruction
- ⑧ Value of half-carry flag is undefined.
- ⑨ Special Case—Carry set if b7 is SET.
- ⑩ Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise

LEGEND:

- |    |                              |    |   |
|----|------------------------------|----|---|
| OP | Operation Code (Hexadecimal) | Z  | Zero (byte)                             |
| ~  | Number of MPU Cycles         | V  | Overflow, 2's complement                |
| #  | Number of Program Bytes      | C  | Carry from bit 7                        |
| +  | Arithmetic Plus              | ↑  | Test and set if true, cleared otherwise |
| -  | Arithmetic Minus             | ●  | Not Affected                            |
| x  | Multiply                     | CC | Condition Code Register                 |
| M  | Complement of M              |    | Concatenation                           |
| →  | Transfer Into                | V  | Logical or                              |
| H  | Half-carry (from bit 3)      | ^  | Logical and                             |
| N  | Negative (sign bit)          | ⊕  | Logical Exclusive or                    |




Table 11 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+	
01	*	↑			31	LEAY	↕	4+	2+	61	*	↑			
02	*				32	LEAS		4+	2+	62	*				
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM			6+	2+
04	LSR	↓	6	2	34	PSHS	↑	5+	2	64	LSR		6+	2+	
05	*				35	PULS		5+	2	65	*				
06	ROR		6	2	36	PSHU	5+	2	66	ROR			6+	2+	
07	ASR	6	2	37	PULU	5+	2	67	ASR			6+	2+		
08	ASL, LSL	6	2	38	*	↕			68	ASL, LSL		6+	2+		
09	ROL	6	2	39	RTS		5	1	69	ROL			6+	2+	
0A	DEC	6	2	3A	ABX		3	1	6A	DEC			6+	2+	
0B	*	↓			3B	RTI	↑	Implied	6, 15	1	6B	*			
0C	INC		6	2	3C	CWAI		Immed	≥20	2	6C	INC		6+	2+
0D	TST		6	2	3D	MUL	Implied	11	1	6D	TST		6+	2+	
0E	JMP	3	2	3E	*	↓			6E	JMP		3+	2+		
0F	CLR	Direct	6	2	3F		SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
10	} See Next Page	—	—	—	40		NEGA	Implied	2	1	70	NEG	Extended	7	3
11		—	—	—	41	*	↑			71	*	↑			
12	NOP	Implied	2	1	42	*				72	*				
13	SYNC	Implied	≥4	1	43	COMA		2	1	73	COM			7	3
14	*	↓			44	LSRA	↑	2	1	74	LSR		7	3	
15	*				45	*				75	*				
16	LBRA		Relative	5	3	46	RORA	2	1	76	ROR		7	3	
17	LBSR	Relative	9	3	47	ASRA	↕	2	1	77	ASR		7	3	
18	*			48	ASLA, LSLA	2		1	78	ASL, LSL			7	3	
19	DAA	Implied	2	1	49	ROLA		2	1	79	ROL		7	3	
1A	ORCC	Immed	3	2	4A	DECA	↓	2	1	7A	DEC		7	3	
1B	*			4B	*				7B	*					
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3	
1D	SEX	Implied	2	1	4D	TSTA	↑	2	1	7D	TST		7	3	
1E	EXG	8	2	4E	*				7E	JMP			4	3	
1F	TFR	Implied	6	2	4F	CLRA		Implied	2	1	7F	CLR	Extended	7	3
20	BRA	Relative	3	2	50	NEGB	↑	2	1	80	SUBA	Immed	2	2	
21	BRN	3	2	51	*				81	CMPA		2	2		
22	BHI	3	2	52	*				82	SBCA		2	2		
23	BLS	3	2	53	COMB	↕	2	1	83	SUBD		4	3		
24	BHS, BCC	3	2	54	LSRB		2	1	84	ANDA		2	2		
25	BLO, BCS	3	2	55	*				85	BITA		2	2		
26	BNE	3	2	56	RORB	↓	2	1	86	LDA		2	2		
27	BEQ	3	2	57	ASRB		2	1	87	*					
28	BVC	3	2	58	ASLB, LSLB		2	1	88	EORA		2	2		
29	BVS	3	2	59	ROLB	↑	2	1	89	ADCA		2	2		
2A	BPL	3	2	5A	DECB		2	1	8A	ORA		2	2		
2B	BMI	3	2	5B	*				8B	ADDA		2	2		
2C	BGE	3	2	5C	INCB	↓	2	1	8C	CMPX	Immed	4	3		
2D	BLT	3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2		
2E	BGT	3	2	5E	*				8E	LDX	Immed	3	3		
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	*				

LEGEND:  
 ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)  
 # Number of program bytes  
 \* Denotes unused opcode

(to be continued)



OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3	
91	CMPA	↑	4	2	C7	*	↑	2	2	FD	STD	↑	6	3	
92	SBCA		4	2	C8	EORB				2	2		FE	LDU	6
93	SUBD	↑	6	2	C9	ADCB	↑	2	2	FF	STU	↓	6	3	
94	ANDA		4	2	CA	ORB				2	2		Extended	6	3
95	BITA	↑	4	2	CB	ADDB	↓	2	2	2 Bytes Opcode					
96	LDA		4	2	CC	LDD				3	3	1021	LBRN	Relative	5
97	STA	↑	4	2	CD	*	↑	4	2	1022	LBHI	↑	5(6)	4	
98	EORA		4	2	CE	LDU				Immed	3		3	1023	LBLS
99	ADCA	↑	4	2	CF	*	↑	4	2	1024	LBHS, LBCC	↑	5(6)	4	
9A	ORA		4	2	D0	SUBB				Direct	4		2	1025	LBGS, LBLO
9B	ADDA	↑	4	2	D1	CMPB	↑	4	2	1026	LBNE	↑	5(6)	4	
9C	CMPX		6	2	D2	SBCB				4	2		1027	LBEQ	5(6)
9D	JSR	↑	7	2	D3	ADDD	↑	6	2	1028	LBVC	↑	5(6)	4	
9E	LDX		5	2	D4	ANDB				4	2		1029	LBVS	5(6)
9F	STX	Direct	5	2	D5	BITB	↑	4	2	102A	LBPL	↑	5(6)	4	
A0	SUBA	↑	4+	2+	D6	LDB				4	2		102B	LBMI	5(6)
A1	CMPA		4+	2+	D7	STB	↑	4	2	102C	LBGE	↑	5(6)	4	
A2	SBCA	4+	2+	D8	EORB	4				2	102D		LBLT	5(6)	4
A3	SUBD	↑	6+	2+	D9	ADCB	↑	4	2	102E	LBGT	↑	5(6)	4	
A4	ANDA		4+	2+	DA	ORB				4	2		102F	LBLE	Relative
A5	BITA	↑	4+	2+	DB	ADDB	↑	4	2	103F	SWI2	↑	Implied	20	2
A6	LDA		4+	2+	DC	LDD				5	2		1083	CMPD	Immed
A7	STA	↑	4+	2+	DD	STD	↓	5	2	108C	CMPY	↑	Immed	5	4
A8	EORA		4+	2+	DE	LDU				5	2		108E	LDY	Immed
A9	ADCA	↑	4+	2+	DF	STU	↑	5	2	1093	CMPD	↑	Direct	7	3
AA	ORA		4+	2+	E0	SUBB				↑	4+		2+	109C	CMPY
AB	ADDA	↑	4+	2+	E1	CMPB	↑	4+	2+			109E		LDY	↑
AC	CMPX		6+	2+	E2	SBCB				4+	2+	109F	STY	Direct	
AD	JSR	↑	7+	2+	E3	ADDD	↑	6+	2+	10A3	CMPD	↑	Indexed	7+	3+
AE	LDX		5+	2+	E4	ANDB				4+	2+		10AC	CMPY	7+
AF	STX	Indexed	5+	2+	E5	BITB	↑	4+	2+	10AE	LDY	↑	6+	3+	
B0	SUBA	↑	5	3	E6	LDB				4+	2+		10AF	STY	Indexed
B1	CMPA		5	3	E7	STB	↑	4+	2+	10B3	CMPD	↑	Extended	8	4
B2	SBCA	5	3	E8	EORB	4+				2+	10B8		CMPY	8	4
B3	SUBD	↑	7	3	E9	ADCB	↑	4+	2+	10BE	LDY	↑	7	4	
B4	ANDA		5	3	EA	ORB				4+	2+		10BF	STY	Extended
B5	BITA	↑	5	3	EB	ADDB	↑	4+	2+	10CE	LDS	↑	Immed	4	4
B6	LDA		5	3	EC	LDD				5+	2+		10DE	LDS	Direct
B7	STA	↑	5	3	ED	STD	↑	5+	2+	10DF	STS	↑	Direct	6	3
B8	EORA		5	3	EE	LDU				5+	2+		10EE	LDS	Indexed
B9	ADCA	↑	5	3	EF	STU	↓	5+	2+	10EF	STS	↑	Indexed	6+	3+
BA	ORA		5	3	F0	SUBB				Indexed	5+		2+	10FE	LDS
BB	ADDA	↑	5	3	F1	CMPB	↑	5	3	10FF	STS	↑	Extended	7	4
BC	CMPX		7	3	F2	SBCB				5	3		113F	SWI3	Implied
BD	JSR	↑	8	3	F3	ADDD	↑	7	3	1183	CMPU	↑	Immed	5	4
BE	LDX		6	3	F4	ANDB				5	3		118C	CMPD	Immed
BF	STX	Extended	6	3	F5	BITB	↑	5	3	1193	CMPU	↑	Direct	7	3
C0	SUBB	↑	2	2	F6	LDB				5	3		119C	CMPD	Direct
C1	CMPB		2	2	F7	STB	↑	5	3	11A3	CMPU	↑	Indexed	7+	3+
C2	SBCB	2	2	F8	EORB	5				3	11AC		CMPD	Indexed	7+
C3	ADDD	↑	4	3	F9	ADCB	↑	5	3	11B3	CMPU	↑	Extended	8	4
C4	ANDB		2	2	FA	ORB				5	3		11BC	CMPD	Extended
C5	BITB	Immed	2	2	FB	ADDB	Extended	5	3						

(NOTE): All unused opcodes are both undefined and illegal



■ NOTE FOR USE

[1] Exceptional Operation of HD6809

(a) Exceptional Operations of DMA/BREQ, BA signals (#1)

HD6809 acknowledges the input signal level of DMA/BREQ at the end of each cycle, then determines whether the next sequence is MPU or DMA. When "Low" level is detected, HD6809 executes DMA

sequence by setting BA, BS to "High" level. However, in the conditions shown below the assertion of BA, BS delays one clock cycle.

< Conditions for the exception >

- (1) DMA/BREQ : "Low" for 6~13 cycles
- (2) DMA/BREQ : "High" for 3 cycles




Figure 21 Exception of BA, BS Output

(b) Exceptional Operations of DMA/BREQ, BA signals (#2)

HD6809 includes a self refresh counter for the re-

verse cycle steal. And it is only cleared if DMA/BREQ is inactive ("High") for 3 or more MPU cycles. So 1 or 2 inactive cycle(s) doesn't affect the self refresh counter.




Figure 22 Exception of DMA/BREQ



(c) **How to avoid these exceptional operations**

It is necessary to provide 4 or more cycles for in-

active DMA/BREQ level as shown in Fig. 23.




Figure 23 How to Avoid Exceptional Operations

[2] **Restriction for DMA Transfer**

There is a restriction for the DMA transfer in the HD6809 (MPU), HD6844 (DMAC) system. Please take care of following.

(a) **An Example of the System Configuration**

This restriction is applied to the following system.

- (1) DMA/BREQ is used for DMA request.
- (2) "Halt Burst Mode" is used for DMA transfer




Figure 24 An Example of HD6809, HD6844 System

(The restriction is also applied to the system which doesn't use 7474 Flip-Flop. Fig. 24, Fig. 25 shows an example which uses 7474 for synchronizing DMA request with E.

(b) **Restriction**

"The number of transfer Byte per one DMA Burst transfer must be less than or equal to 14."

Halt burst DMA transfer should be less than or equal to 14 cycles. In another word, the number stored into DMA Byte count register should be 0~14.

★ Please than care of the section [1](b) if 2 or more DMA channels are used for the DMA transfer.

(c) **Incorrect operation of HD6809, HD6844 system**

"Incorrect Operation" will occur if the number of DMA transfer Byte is more than 14 bytes. If DMA/BREQ is kept in "Low" level HD6809 performs

reverse cycle steals once in 14 DMA cycles by taking back the bus control. In this case, however, the action taken by MPU is a little bit different from the DMAC.

As shown in Fig. 25, DMA controller can't stop DMA transfer (A) by BA falling edge and excutes an extra DMA cycle during HD6809 dead cycle. So MPU cycle is excuted right after DMA cycle, the Bus confliction occurs at the beginning of MPU cycle.

(d) **How to impliment Halt Bust DMA transfer (> 14 cycles)**

Please use HALT input of HD6809 for the DMA request instead of DMA/BREQ.

2






Figure 25 Comparison of HD6809, HD6844 DMA cycles

[3] Note for CLR Instruction

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

Cycle #	Address	Data	R/W	Description
1	8000	7F	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00" into Specified Location

\* The data bus has the data at that particular address.





# HD6809E, HD68A09E, HD68B09E MPU (Micro Processing Unit)

The HD6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

## HD6800 COMPATIBLE

- Hardware — Interfaces with All HMCS6800 Peripherals
- Software — Upward Source Code Compatible Instruction Set and Addressing Modes

## ARCHITECTURAL FEATURES

- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory


## HARDWARE FEATURES

- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controls Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in A Multiprocessor System
- BUSY is a Status Line for Multiprocessing
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories

## SOFTWARE FEATURES

- 10 Addressing Modes
  - HMCS6800 Upward Compatible Addressing Modes
  - Direct Addressing Anywhere in Memory Map
  - Long Relative Branches
  - Program Counter Relative
  - True Indirect Addressing
  - Expanded Indexed Addressing:
    - 0, 5, 8, or 16-bit Constant Offsets
    - 8, or 16-bit Accumulator Offsets


HD6809EP, HD68A09EP, HD68B09EP



Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instruction with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

## PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub> *	-0.3 ~ +7.0	V
Input Voltage	V <sub>IN</sub> *	-0.3 ~ +7.0	V
Operating Temperature Range	Topr	-20 ~ +75	°C
Storage Temperature Range	Tstg	-55 ~ +150	°C

\* With respect to V<sub>SS</sub> (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	unit	
Supply Voltage	V <sub>CC</sub> *	4.75	5.0	5.25	V	
Input Voltage	Logic, Q, RES	V <sub>IL</sub> *	-0.2	-	0.8	V
	E	V <sub>ILC</sub> *	-0.3	-	0.4	V
	Logic	V <sub>IH</sub> *	2.2	-	V <sub>CC</sub> *	V
	RES		4.0	-	V <sub>CC</sub> *	V
	E	V <sub>IHC</sub> *	V <sub>CC</sub> * -0.75	-	V <sub>CC</sub> * +0.3	V
Operating Temperature	Topr	-20	25	75	°C	

\* With respect to V<sub>SS</sub> (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V<sub>CC</sub> = 5.0V ±5%, V<sub>SS</sub> = 0V, T<sub>a</sub> = -20 ~ +75°C, unless otherwise noted.)

Item	Symbol	Test Condition	HD6809E			HD68A09E			HD68B09E			Unit	
			min	typ*	max	min	typ*	max	min	typ*	max		
Input "High" Voltage	Logic, Q	V <sub>IH</sub>	2.2	-	V <sub>CC</sub>	2.2	-	V <sub>CC</sub>	2.2	-	V <sub>CC</sub>	V	
	RES	V <sub>IHR</sub>	4.0	-	V <sub>CC</sub>	4.0	-	V <sub>CC</sub>	4.0	-	V <sub>CC</sub>	V	
	E	V <sub>IHC</sub>	V <sub>CC</sub> -0.75	-	V <sub>CC</sub> +0.3	V <sub>CC</sub> -0.75	-	V <sub>CC</sub> +0.3	V <sub>CC</sub> -0.75	-	V <sub>CC</sub> +0.3	V	
Input "Low" Voltage	Logic, Q, RES	V <sub>IL</sub>	-0.2	-	0.8	-0.2	-	0.8	-0.2	-	0.8	V	
	E	V <sub>ILC</sub>	-0.3	-	0.4	-0.3	-	0.4	-0.3	-	0.4	V	
Input Leakage Current	Logic, Q, RES	I <sub>in</sub>	V <sub>in</sub> = 0 ~ 5.25V, V <sub>CC</sub> = max	-2.5	-	2.5	-2.5	-	2.5	-2.5	-	2.5	μA
	E			-100	-	100	-100	-	100	-100	-	100	μA
Output "High" Voltage	D <sub>0</sub> ~ D <sub>7</sub>	V <sub>OH</sub>	I <sub>Load</sub> = -205μA, V <sub>CC</sub> = min	2.4	-	-	2.4	-	-	2.4	-	-	V
	A <sub>0</sub> ~ A <sub>15</sub> , R/W			2.4	-	-	2.4	-	-	2.4	-	-	V
	BA, BS, LIC, AVMA, BUSY			2.4	-	-	2.4	-	-	2.4	-	-	V
Output "Low" Voltage	V <sub>OL</sub>	I <sub>Load</sub> = 2mA, V <sub>CC</sub> = min	-	-	0.5	-	-	0.5	-	-	0.5	V	
Power Dissipation	PD		-	-	1.0	-	-	1.0	-	-	1.0	W	
Input Capacitance	D <sub>0</sub> ~ D <sub>7</sub> , Logic Input, Q, RES	C <sub>in</sub>	V <sub>in</sub> = 0V, T <sub>a</sub> = 25°C, f = 1MHz	-	10	15	-	10	15	-	10	15	pF
	E			-	30	50	-	30	50	-	30	50	pF
Output Capacitance	A <sub>0</sub> ~ A <sub>15</sub> , R/W, BA, BS, LIC, AVMA, BUSY	C <sub>out</sub>	V <sub>in</sub> = 0V, T <sub>a</sub> = 25°C, f = 1MHz	-	10	15	-	10	15	-	10	15	pF
Frequency of Operation	E, Q	f		0.1	-	1.0	0.1	-	1.5	0.1	-	2.0	MHz
Three-State (Off State) Input Current	D <sub>0</sub> ~ D <sub>7</sub>	I <sub>TSI</sub>	V <sub>in</sub> = 0.4 ~ 2.4V, V <sub>CC</sub> = max	-10	-	10	-10	-	10	-10	-	10	μA
	A <sub>0</sub> ~ A <sub>15</sub> , R/W			-100	-	100	-100	-	100	-100	-	100	μA

\* T<sub>a</sub> = 25°C, V<sub>CC</sub> = 5V





# HD6809E, HD68A09E, HD68B09E

● AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20 \sim +75^\circ C$ , unless otherwise noted.)  
**READ/WRITE TIMING**

Item	Symbol	Test Condition	HD6809E			HD68A09E			HD68B09E			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Cycle Time	$t_{cyc}$	Fig. 1. 2, 7 ~ 10, 14 and 17	1000	—	10000	667	—	10000	500	—	10000	ns	
Peripheral Read Access Times $t_{cyc} - t_{Ef} - t_{AD} - t_{DSR} = t_{ACC}$	$t_{ACC}$		695	—	—	440	—	—	330	—	—	ns	
Data Setup Time (Read)	$t_{DSR}$		80	—	—	60	—	—	40	—	—	ns	
Input Data Hold Time	$t_{DHR}$		10	—	—	10	—	—	10	—	—	ns	
Output Data Hold Time	$t_{DHW}$		$T_a = 0 \sim +75^\circ C$	30	—	—	30	—	—	30	—	—	ns
			$T_a = -20 \sim 0^\circ C$	20	—	—	20	—	—	20	—	—	ns
Address Hold Time (Address, R/W)	$t_{AH}$		$T_a = 0 \sim +75^\circ C$	20	—	—	20	—	—	20	—	—	ns
			$T_a = -20 \sim 0^\circ C$	10	—	—	10	—	—	10	—	—	ns
Address Delay	$t_{AD}$		—	—	200	—	—	140	—	—	120	ns	
Data Delay Time (Write)	$t_{DDW}$		—	—	200	—	—	140	—	—	110	ns	
E Clock "Low"	$t_{PWEL}$		450	—	9500	295	—	9500	210	—	9500	ns	
E Clock "High" (Measured at $V_{IH}$ )	$t_{PWEH}$		450	—	9500	280	—	9500	220	—	9500	ns	
E Rise and Fall Time	$t_{Er}, t_{Ef}$		—	—	25	—	—	25	—	—	20	ns	
Q Clock "High"	$t_{PWQH}$		450	—	9500	280	—	9500	220	—	9500	ns	
Q Rise and Fall Time	$t_{Qr}, t_{Qf}$		—	—	25	—	—	25	—	—	20	ns	
E "Low" to Q Rising	$t_{EQ1}$		200	—	—	130	—	—	100	—	—	ns	
Q "High" to E Rising	$t_{EQ2}$		200	—	—	130	—	—	100	—	—	ns	
E "High" to Q Falling	$t_{EQ3}$		200	—	—	130	—	—	100	—	—	ns	
Q "Low" to E Falling	$t_{EQ4}$		200	—	—	130	—	—	100	—	—	ns	
Interrupts HALT, RES and TSC Setup Time	$t_{PCS}$		200	—	—	140	—	—	110	—	—	ns	
TSC Drive to Valid Logic Levels	$t_{TSA}$		—	—	210	—	—	150	—	—	120	ns	
TSC Release MOS Buffers to High Impedance	$t_{TSR}$		—	—	200	—	—	140	—	—	110	ns	
TSC Three-State Delay	$t_{TSD}$		—	—	120	—	—	85	—	—	80	ns	
Control Delay (BUSY, LIC)	$t_{CD}$		—	—	300	—	—	250	—	—	200	ns	
Control Delay (AVMA*)	$t_{CD}$	—	—	300	—	—	270	—	—	240	ns		
Processor Control Rise/Fall	$t_{PCr}, t_{PCf}$	—	—	100	—	—	100	—	—	100	ns		
TSC Input Delay	$t_{PCT}$	10	—	—	10	—	—	10	—	—	ns		

\* AVMA drives a not-valid data before providing correct output, so spec  $t_{CD \max} = 270 \text{ nsec}$  (HD68A09E) and  $240 \text{ nsec}$  (HD68B09E) are applied to this signal. When this delay time causes a problem in user's application, please use D-type latch to get stable output.






\* Hold time for BA, BS not specified

(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 1 Read Data from Memory or Peripherals



\* Hold time for BA, BS not specified

(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 2 Write Data to Memory or Peripherals







Figure 3 HD6809E Expanded Block Diagram



C = 30 pF for BA, BS, LIC, AVMA, BUSY  
 130 pF for D<sub>0</sub> ~ D<sub>7</sub>  
 90 pF for A<sub>0</sub> ~ A<sub>15</sub>, R/W

R = 11.7 kΩ for D<sub>0</sub> ~ D<sub>7</sub>  
 16.5 kΩ for A<sub>0</sub> ~ A<sub>15</sub>, R/W  
 24 kΩ for BA, BS, LIC, AVMA, BUSY

All diodes are 1S2074(H) or equivalent.  
 C includes stray capacitance.

Figure 4 Bus Timing Test Load

■ PROGRAMMING MODEL

As shown in Figure 5, the HD6809E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

● Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

● Direct Page Register (DP)

The Direct Page Register of the HD6809E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A<sub>8</sub> ~ A<sub>15</sub>) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.






Figure 5 Programming Model of The Microprocessing Unit

● **Index Registers (X, Y)**

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

● **Stack Pointer (U, S)**

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the HD6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6809E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

● **Program Counter (PC)**

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

● **Condition Code Register (CC)**

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

■ **CONDITION CODE REGISTER DESCRIPTION**

● **Bit 0 (C)**

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

● **Bit 1 (V)**

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

● **Bit 2 (Z)**

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

● **Bit 3 (N)**

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.



● **Bit 4 (I)**

Bit 4 is the  $\overline{IRQ}$  mask bit. The processor will not recognize interrupts from the  $\overline{IRQ}$  line if this bit is set to a one.  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{IRQ}$ ,  $\overline{RES}$  and  $\overline{SWI}$  all set I to a one;  $\overline{SWI2}$  and  $\overline{SWI3}$  do not affect I.

● **Bit 5 (H)**

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

● **Bit 6 (F)**

Bit 6 is the  $\overline{FIRQ}$  mask bit. The processor will not recognize interrupts from the  $\overline{FIRQ}$  line if this bit is a one.  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{SWI}$ , and  $\overline{RES}$  all set F to a one.  $\overline{IRQ}$ ,  $\overline{SWI2}$  and  $\overline{SWI3}$  do not affect F.

● **Bit 7 (E)**

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ **HD6809E MPU SIGNAL DESCRIPTION**

● **Power (Vss, Vcc)**

Two pins are used to supply power to the part: Vss is ground or 0 volts, while Vcc is +5.0 V ±5%.

● **Address Bus (A<sub>0</sub> ~ A<sub>15</sub>)**

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address  $\overline{FFFF}_{16}$ ,  $R/\overline{W}$  = "High", and  $\overline{BS}$  = "Low"; this is a "dummy access" or  $\overline{VMA}$  cycle. All address bus drivers are made high-impedance when output Bus Available (BA) is "High" or when  $\overline{TSC}$  is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

● **Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)**

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

● **Read/Writes (R/ $\overline{W}$ )**

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus.  $R/\overline{W}$  is made high impedance when BA is "High" or when  $\overline{TSC}$  is asserted. Refer to Figures 1 and 2.

●  **$\overline{RES}$**

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations  $\overline{FFFE}_{16}$  and  $\overline{FFFF}_{16}$  (Table 1) when Interrupt Acknowledge is true, ( $\overline{BA} \cdot \overline{BS} = 1$ ). During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6809E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system.

This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Map for Vector Locations		Interrupt Vector Description
MS	LS	
FFFE	FFFF	$\overline{RES}$
FFFC	FFFD	$\overline{NMI}$
FFFA	FFFB	$\overline{SWI}$
FFF8	FFF9	$\overline{IRQ}$
FFF6	FFF7	$\overline{FIRQ}$
FFF4	FFF5	$\overline{SWI2}$
FFF2	FFF3	$\overline{SWI3}$
FFF0	FFF1	Reserved

●  **$\overline{HALT}$**

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance.  $\overline{BS}$  is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests ( $\overline{FIRQ}$ ,  $\overline{IRQ}$ ) although  $\overline{NMI}$  or  $\overline{RES}$  will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state ( $\overline{BA} \cdot \overline{BS} = 1$ ) can be achieved by pulling  $\overline{HALT}$  "Low" while  $\overline{RES}$  is still "Low". See Figure 8.

● **Bus Available, Bus Status (BA, BS)**

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when  $\overline{TSC}$  is active, thus allowing dead cycle consistency.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).


MPU State		MPU State Definition
BA	BS	
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT Acknowledge

**Interrupt Acknowledge** is indicated during both cycles of a hardware-vector-fetch ( $\overline{RES}$ ,  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{IRQ}$ ,  $\overline{SWI}$ ,  $\overline{SWI2}$ ,  $\overline{SWI3}$ ). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

**Sync Acknowledge** is indicated while the MPU is waiting for external synchronization on an interrupt line.


**Halt Acknowledge** is indicated when the HD6809E is in a Halt condition.





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 7 RES Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 8  $\overline{HALT}$  and Single Instruction Execution for System Debug

- **Non Maskable Interrupt ( $\overline{\text{NMI}}$ )\***

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$  or software interrupts. During recognition of an  $\overline{\text{NMI}}$ , the entire machine state is saved on the hardware stack. After reset, an  $\overline{\text{NMI}}$  will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of  $\overline{\text{NMI}}$  low must be at least one E cycle. If the  $\overline{\text{NMI}}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

- **Fast-Interrupt Request ( $\overline{\text{FIRQ}}$ )\***

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request ( $\overline{\text{IRQ}}$ ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

- **Interrupt Request ( $\overline{\text{IRQ}}$ )\***

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since  $\overline{\text{IRQ}}$  stacks the entire machine state it provides a slower response to interrupts than  $\overline{\text{FIRQ}}$ .  $\overline{\text{IRQ}}$  also has a lower priority than  $\overline{\text{FIRQ}}$ . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

\*  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ , and  $\overline{\text{IRQ}}$  requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWA condition is present. If  $\overline{\text{IRQ}}$  and  $\overline{\text{FIRQ}}$  do not remain "Low" until completion of the current instruction they may not be recognized. However,  $\overline{\text{NMI}}$  is latched and need only remain "Low" for one cycle.

- **Clock Inputs E, Q**

E and Q are the clock signals required by the HD6809E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU,  $t_{AD}$  after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6809E.

- **BUSY**

Busy will be "High" for the read and modify cycles of a read-modify-write instruction and during the access of the first byte

of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the re-arbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid  $t_{CD}$  after the rising edge of Q.

- **AVMA**

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multi-processor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid  $t_{CD}$  after the rising edge of Q.

- **LIC**

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWA or RESET) in SYNC state or while stacking during interrupts. LIC is valid  $t_{CD}$  after the rising edge of Q.


- **TSC**

TSC (Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.

- **MPU Operation**


During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWA, RTI and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6809E.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified. E clock shown for reference only.

Figure 9  $\overline{IRQ}$  and  $\overline{NMI}$  Interrupt Timing





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified. E clock shown for reference only.

Figure 10  $\overline{\text{FIRQ}}$  Interrupt Timing




Figure 11 HD6809E Clock Generator






Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.


Figure 13 BUSY Timing (ASL Extended Indirect Instruction)



(NOTES) Data will be asserted by the MPU only during the interval while  $R/W$  is "Low" and  $E$  or  $Q$  is "High".  
Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 14 TSC Timing





- (NOTES) 1. Asserting RES will result in entering the reset sequence from any point in the flow chart.  
 2. BUSY is "High" during first vector fetch cycle.

Figure 15 Flowchart for HD6809E Instruction

■ ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809E:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed
  - Zero-Offset
  - Constant Offset
  - Accumulator Offset
  - Auto Increment/Decrement
- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

● Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLR B.

● Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate Addressing are:

```
LDA #$20
LDX #$F000
LDY #CAT
```

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

● Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```

● Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```

● Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809E is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA $30
SETDP $10 (Assembler directive)
LDB $1030
LDD <CAT
```

(NOTE) < is an assembler directive which forces direct addressing.

● Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

```
TFR X, Y Transfer X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push X, Y, B and A onto S
PULU X, Y, D Pull D, X, and Y from U
```

● Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

Post-Byte Register Bit								Indexed Addressing Mode
7	6	5	4	3	2	1	0	
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	i	0	0	0	1	,R ++
1	R	R	0	0	0	0	1	,-R
1	R	R	i	0	0	1	1	,--R
1	R	R	i	0	1	0	0	EA = ,R + 0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i	1	0	0	0	EA = ,R + 8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = ,R + D Offset
1	x	x	i	1	1	0	0	EA = ,PC + 8 Bit Offset
1	x	x	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	i	1	1	1	1	EA = [,Address]




Figure 16 Index Addressing Postbyte Register Bit Assignments



Table 2 Indexed Addressing Mode

Type	Forms	Non Indirect				Indirect			
		Assembler Form	Postbyte OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	+ #
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
	5 Bit Offset	n, R	0RRnnnnn	1	0	defaults to 8-bit			
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not allowed			
	Increment By 2	,R ++	1RR00001	3	0	[,R ++]	1RR10001	6	0
	Decrement By 1	, - R	1RR00010	2	0	not allowed			
	Decrement By 2	, - - R	1RR00011	3	0	[, - - R]	1RR10011	6	0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	-	-	-	-	[n]	10011111	5	2

R = X, Y, U or S      RR:  
 x = Don't Care      00 = X  
                           01 = Y  
                           10 = U  
                           11 = S

+ and # indicate the number of additional cycles and bytes for the particular variation.

**Zero-Offset Indexed**

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:  
 LDD 0, X  
 LDA S

**Constant Offset Indexed**

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:  
 5-bit (-16 to +15)  
 8-bit (-128 to +127)  
 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:  
 LDA 23, X  
 LDX -2, S

LDY 300, X  
 LDU CAT, Y

**Accumulator-Offset Indexed**

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:  
 LDA B, Y  
 LDX D, Y  
 LEAX B, X

**Auto Increment/Decrement Indexed**

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-



decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```
LDA ,X +
STD ,Y ++
LDB ,-Y
LDX ,--S
```

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

```
STX 0, X++ (X initialized to 0)
```

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

```
0 -> temp    calculate the EA; temp is a holding register
X + 2 -> X    perform autoincrement
X -> (temp)   do store operation
```

● Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

```
Before Execution
A = XX (don't care)
X = $F000
$0100 LDA [$10, X]   EA is now $F010
$F010 $F1            $F150 is now the
$F011 $50            new EA
$F150 $AA
After Execution
A = $AA (Actual Data Loaded)
X = $F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

```
LDA [ , X]
LDD [10, S]
LDA [B, Y]
LDD [ , X++ ]
```

● Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

```
BEQ CAT (short)
BGT DOG (short)
```

```
CAT LBEQ RAT (long)
DOG LBGT RABBIT (long)
.
.
.
RAT NOP
RABBIT NOP
```

● Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

```
LDA CAT, PCR
LEAX TABLE, PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA [CAT, PCR]
LDU [DOG, PCR]
```

■ HD6809E INSTRUCTION SET

The instruction set of the HD6809E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below:


● PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

● PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



```
← Pull Order          Push Order →
PC      U  Y  X  DP  B  A  CC
FFFF ..... ← increasing memory address ..... 0000
PC      S  Y  X  DP  B  A  CC
```




● **TFR/EXG**

Within the HD6809E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4~7 of postbyte define the source register, while bits 0~3 represent the destination register. These are denoted as follows:

0000 — D	0101 — PC
0001 — X	1000 — A
0010 — Y	1001 — B
0011 — U	1010 — CC
0100 — S	1011 — DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE



● **LEAX/LEAY/LEAU/LEAS**

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

```

LEAX   MSG1, PCR
LBSR   PDATA (Print message routine)
.
.
MSG1   FCC    'MESSAGE'
```

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

- LEAa, b+ (any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)
1. b → temp (calculate the EA)
  2. b + 1 → b (modify b, postincrement)
  3. temp → a (load a)
- LEAa, — b
1. b — 1 → temp (calculate EA with predecrement)
  2. b — 1 → b (modify b, predecrement)
  3. temp → a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, —X does decrement X. LEAX 1, X should be used to increment X by one.

Table 3 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-bit A accumulator to Y
LEAY D, Y	Y + D → Y	Adds 16-bit D accumulator to Y
LEAU -10, U	U — 10 → U	Subtracts 10 from U
LEAS -10, S	S — 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	S + 5 → X	Transfers as well as adds

● **MUL**

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

**Long and Short Relative Branches**

The HD6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

● **SYNC**

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

**Software Interrupts**

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809E, and are prioritized in the following order: SWI, SWI2, SWI3.

**16-Bit Operation**

The HD6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ **CYCLE-BY-CYCLE OPERATION**

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this



technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart.  $\overline{VMA}$  is an indication of  $FFFF_{16}$  on the address bus,  $R/\overline{W}$  = "High" and  $BS$  = "Low". The following examples illustrate the use of the chart; see Figure 18.

Example 1: LBSR (Branch Taken)  
Before Execution  $SP = F000$

	.		
	.		
	.		
\$8000	LBSR	CAT	
	.		
	.		
	.		
\$A000	CAT		

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	FFFF	*	1	$\overline{VMA}$ Cycle
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	FFFF	*	1	$\overline{VMA}$ Cycle
8	EFFE	03	0	Stack Low Order Byte of Return Address
9	EFEE	80	0	Stack High Order Byte of Return Address

Example 2: DEC (Extended)

\$8000	DEC	\$A000
\$A000	FCB	\$80

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	A000	7F	0	Store the Decre- mented Data

\* The data bus has the data at that particular address.


■ HD6809E INSTRUCTION SET TABLES

The instructions of the HD6809E have been broken down into five different categories. They are as follows:

- 8-Bit operation (Table 4)
- 16-Bit operation (Table 5)
- Index register/stack pointer instructions (Table 6)
- Relative branches (long or short) (Table 7)
- Miscellaneous instructions (Table 8)


HD6809E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.





- (NOTES) 1. If the associated mask bit is set when the interrupt is requested, LIC will go "Low" and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or TRQ) LIC will remain "High" and interrupt processing will start with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).
2. If mask bits are clear, TRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.
3. Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 17 SYNC Timing



(NOTE)

1. Busy = "High" during access of first byte of double byte immediate load.
2. Write operation during store instruction. Busy = "High" during first two cycles of a double-byte access and the first cycle of read-modify-write access.
3. AVMA is asserted on the cycle before a VMA cycle.

Figure 18 Address Bus Cycle-by-Cycle Performance








Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)

Table 4 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location

(Continued)



Table 4 8-Bit Accumulator and Memory Instructions (Continued)

Mnemonic(s)	Operation
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply ( $A \times B \rightarrow D$ )
NEG, NEGA, NEG B	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMP S, CMPU	Compare memory from stack pointer
CMP X, CMP Y	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)



Table 7 Branch Instructions

Mnemonic(s)	Operation
<b>SIMPLE BRANCHES</b>	
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
<b>SIGNED BRANCHES</b>	
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
<b>UNSIGNED BRANCHES</b>	
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
<b>OTHER BRANCHES</b>	
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

2





INSTRUCTIONS/ FORMS		M P REG		DIRECT		EXTND		IMMED		INDEX①		RELATIVE		DESCRIPTION	7	6	5	4	3	2	1	0
		ACC	REG	OP	#	OP	#	OP	#	OP	#	OP	#		OP	#	E	F	H	I	N	Z
BNE	BNE											26	3	2	●	●	●	●	●	●	●	●
	LBNE											10	5(6)	4	●	●	●	●	●	●	●	●
BPL	BPL											26			●	●	●	●	●	●	●	●
	LBPL											2A	3	2	●	●	●	●	●	●	●	●
												10	5(6)	4	●	●	●	●	●	●	●	●
BRA	BRA											2A			●	●	●	●	●	●	●	●
	LBRA											20	3	2	●	●	●	●	●	●	●	●
BRN	BRN											16	5	3	●	●	●	●	●	●	●	●
	LBRN											21	3	2	●	●	●	●	●	●	●	●
BSR	BSR											10	5	4	●	●	●	●	●	●	●	●
	LBSR											21			●	●	●	●	●	●	●	●
BVC	BVC											8D	7	2	●	●	●	●	●	●	●	●
	LBVC											17	9	3	●	●	●	●	●	●	●	●
BVS	BVS											28	3	2	●	●	●	●	●	●	●	●
	LBVS											10	5(6)	4	●	●	●	●	●	●	●	●
CLR	CLRA	4F	2	1											●	●	●	●	R	S	R	R
	CLRB	5F	2	1											●	●	●	●	R	S	R	R
CMP	CLR				0F	6	2	7F	7	3					●	●	●	●	R	S	R	R
	CMPA				91	4	2	B1	5	3	81	2	2	A1	4	2	2	2	●	●	●	●
	CMPB				D1	4	2	F1	5	3	C1	2	2	E1	4	2	2	2	●	●	●	●
	CMPD				10	7	3	10	8	4	10	5	4	10	7	3	+	+	●	●	●	●
	CMPS				93			B3						A3					●	●	●	●
					11	7	3	11	8	4	11	5	4	11	7	3	+	+	●	●	●	●
	CMPU				9C			BC						AC					●	●	●	●
					11	7	3	11	8	4	11	5	4	11	7	3	+	+	●	●	●	●
	CMPX				93			B3						A3					●	●	●	●
					9C	6	2	BC	7	3	8C	4	3	AC	6	2	+	+	●	●	●	●
CMPY				10	7	3	10	8	4	10	5	4	10	7	3	+	+	●	●	●	●	
				9C			BC						AC					●	●	●	●	
COM	COMA	43	2	1											●	●	●	●	↑	↑	R	S
	COMB	53	2	1											●	●	●	●	↑	↑	R	S
CWAI	COM				03	6	2	73	7	3				63	6	2	+	+	●	●	●	●
															3C ≥ 20	2						
DAA																						
	DECA	19	2	1																		
DEC	DECB	4A	2	1																		
	DEC	5A	2	1																		
EOR	EORA				0A	6	2	7A	7	3				6A	6	2	+	+	●	●	●	●
	EORB				98	4	2	B8	5	3	88	2	2	A8	4	2	+	+	●	●	●	●
EXG	INCA	1E	8	2																		
	INCB	4C	2	1																		
JMP	INCA	4C	2	1																		
	INCB	5C	2	1																		
JSR	INCA	0C	6	2	7C	7	3							6C	6	2	+	+	●	●	●	●
	INCB	0E	3	2	7E	4	3							6E	3	2	+	+	●	●	●	●
JSR	INCB	9D	7	2	BD	8	3							AD	7	2	+	+	●	●	●	●
	INCA																					

(Continued)



# HD6809E, HD68A09E, HD68B09E

INSTRUCTIONS/ FORMS	TEMP ACCM REG			DIRECT		EXTND		IMMED		INDEX①		RELATIVE		DESCRIPTION	7	6	5	4	3	2	1	0													
	OP	~	#	OP	#	OP	#	OP	#	OP	#	OP	③		#	E	F	H	I	N	Z	V	C												
LD LDA LDB LDD LDS LDU LDX LDY				9	6	4	2	B	6	5	3	8	6	2	2	A	6	4	+	2	+			M → A	●	●	●	●	↑	↑	R	●			
				D	6	4	2	F	6	5	3	C	6	2	2	E	6	4	+	2	+			M → B	●	●	●	●	↑	↑	R	●			
				D	C	5	2	F	C	6	3	C	C	3	3	E	C	5	+	2	+			MM + 1 → D	●	●	●	●	↑	↑	R	●			
				1	0	6	3	1	0	7	4	1	0	4	4	1	0	6	+	3	+			MM + 1 → S	●	●	●	●	↑	↑	R	●			
				D	E			F	E			C	E			E																			
				D	E	5	2	F	E	6	3	C	E	3	3	E	E	5	+	2	+			MM + 1 → U	●	●	●	●	↑	↑	R	●			
				9	E	5	2	B	E	6	3	8	E	3	3	A	E	5	+	2	+			MM + 1 → X	●	●	●	●	↑	↑	R	●			
				1	0	6	3	1	0	7	4	1	0	4	4	1	0	6	+	3	+			MM + 1 → Y	●	●	●	●	↑	↑	R	●			
LEA LEAS LEAU LEAX LEAY				9	E			B	E			8	E		A	E									EA③ → S	●	●	●	●	↑	↑	●	●		
																3	2	4	+	2	+			EA③ → U	●	●	●	●	↑	↑	●	●			
																3	3	4	+	2	+			EA③ → X	●	●	●	●	↑	↑	●	●			
																3	0	4	+	2	+			EA③ → Y	●	●	●	●	↑	↑	●	●			
																3	1	4	+	2	+														
LSL LSLA LSLB				4	8	2	1																		A	●	●	●	●	↑	↑	↑	↑		
				5	8	2	1																		B	●	●	●	●	↑	↑	↑	↑		
LSR LSRA LSRB LSR				0	8	6	2	7	8	7	3					6	8	6	+	2	+			M	●	●	●	●	↑	↑	↑	↑			
				4	4	2	1																		A	●	●	●	●	R	↑	●	↑		
				5	4	2	1																		B	●	●	●	●	R	↑	●	↑		
MUL MUL				3	D	1	1																	M	●	●	●	●	R	↑	●	↑			
				3	D	1	1																		A × B → D	●	●	●	●	↑	●	⑨			
NEG NEGA NEGB NEG				4	0	2	1																		A	●	●	⑧	●	↑	↑	↑	↑		
				5	0	2	1																		B	●	●	⑧	●	↑	↑	↑	↑		
				0	0	6	2	7	0	7	3					6	0	6	+	2	+			M	●	●	⑧	●	↑	↑	↑	↑			
NOP NOP				1	2	2	1																												
OR ORA ORB ORCC				9	A	4	2	B	A	5	3	8	A	2	2	A	A	4	+	2	+				A	●	●	●	●	↑	↑	R	●		
				D	A	4	2	F	A	5	3	C	A	2	2	E	A	4	+	2	+				B	●	●	●	●	↑	↑	R	●		
												1	A	3	2																				
PSH PSH				3	4	5	⊕	2																											
				3	6	5	⊕	2																											
PUL PUL				3	5	5	⊕	2																											
				3	7	5	⊕	2																											
ROL ROLA ROLB ROL				4	9	2	1																		A	●	●	●	●	↑	↑	↑	↑		
				5	9	2	1																		B	●	●	●	●	↑	↑	↑	↑		
				0	9	6	2	7	9	7	3					6	9	6	+	2	+			M	●	●	●	●	↑	↑	↑	↑			
ROR RORA RORB ROR				4	6	2	1																		A	●	●	●	●	↑	↑	●	↑		
				5	6	2	1																		B	●	●	●	●	↑	↑	●	↑		
				0	6	6	2	7	6	7	3					6	6	6	+	2	+			M	●	●	●	●	↑	↑	●	↑			
RTI				3	B	6/15	1																												
RTS				3	9	5	1																												
SBC SBCA SBCB				9	2	4	2	B	2	5	3	8	2	2	A	2	4	+	2	+					A	●	●	⑧	●	↑	↑	↑	↑		
				D	2	4	2	F	2	5	3	C	2	2	E	2	4	+	2	+					B	●	●	⑧	●	↑	↑	↑	↑		
SEX				1	D	2	1																												

(Continued)



INSTRUCTIONS/ FORMS	ACCM		REG	DIRECT		EXTND		IMMED		INDEX		RELATIVE		DESCRIPTION	7	6	5	4	3	2	1	0		
	OP	~		#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	E	F	H	I	N	Z	V
ST	STA			97	4	2	B7	5	3			A7	4+2+			●	●	●	●	↑	↑	R	●	
	STB			D7	4	2	F7	5	3			E7	4+2+			●	●	●	●	↑	↑	R	●	
	STD			DD	5	2	FD	6	3			ED	5+2+			●	●	●	●	↑	↑	R	●	
	STS				10	6	3	10	7	4			10	6+3+			●	●	●	●	↑	↑	R	●
					DF			FF					EF											
	STU			DF	5	2	FF	6	3			EF	5+2+			●	●	●	●	↑	↑	R	●	
	STX			9F	5	2	BF	6	3			AF	5+2+			●	●	●	●	↑	↑	R	●	
	STY			10	6	3	10	7	4			10	6+3+			●	●	●	●	↑	↑	R	●	
				9F			BF					AF												
SUB	SUBA			90	4	2	B0	5	3	80	2	2	A0	4+2+		●	●	⊕	●	↑	↑	↑	↑	
	SUBB			D0	4	2	F0	5	3	C0	2	2	E0	4+2+		●	●	⊕	●	↑	↑	↑	↑	
	SUBD			93	6	2	B3	7	3	83	4	3	A3	6+2+		●	●	●	●	↑	↑	↑	↑	
SWI	SWIⓐ	3F	19	1												S	S	●	S	●	●	●	●	
	SWIⓑ	10	20	2												S	●	●	●	●	●	●	●	
	SWIⒸ	11	20	2												S	●	●	●	●	●	●	●	
SYNC		3F														●	●	●	●	●	●	●	●	
		13	≥4	1												●	●	●	●	●	●	●	●	
TFR	R1, R2	1F	6	2																				
TST	TSTA	4D	2	1												●	●	●	●	↑	↑	R	●	
	TSTB	5D	2	1												●	●	●	●	↑	↑	R	●	
	TST		0D	6	2	7D	7	3				6D	6+2+			●	●	●	●	↑	↑	R	●	

(NOTES)

- ① This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.
- ② R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.  
The 8 bit registers are: A, B, CC, DP  
The 16 bit registers are: X, Y, U, S, D, PC
- ③ EA is the effective address.
- ④ The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.
- ⑤ 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.
- ⑥ SWI sets 1 and F bits. SWI2 and SWI3 do not affect 1 and F.
- ⑦ Conditions Codes set as a direct result of the instruction.
- ⑧ Value of half-carry flag is undefined.
- ⑨ Special Case - Carry set if b7 is SET.
- ⑩ Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

LEGEND:

- |    |                              |    |   |
|----|------------------------------|----|---|
| OP | Operation Code (Hexadecimal) | Z  | Zero (byte)                             |
| ~  | Number of MPU Cycles         | V  | Overflow, 2's complement                |
| #  | Number of Program Bytes      | C  | Carry from bit 7                        |
| +  | Arithmetic Plus              | ‡  | Test and set if true, cleared otherwise |
| -  | Arithmetic Minus             | ●  | Not Affected                            |
| X  | Multiply                     | CC | Condition Code Register                 |
| M  | Complement of M              | :  | Concatenation                           |
| →  | Transfer Into                | V  | Logical or                              |
| H  | Half-carry (from bit 3)      | ^  | Logical and                             |
| N  | Negative (sign bit)          | ⊕  | Logical Exclusive or                    |





Table 10 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*	↑			31	LEAY	↑	4+	2+	61	*	↑		
02	*				32	LEAS		4+	2+	62	*			
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM			6+
04	LSR	6	2	34	PSHS	↑	5+	2	64	LSR		6+	2+	
05	*			35	PULS		5+	2	65	*				
06	ROR	6	2	36	PSHU	↑	5+	2	66	ROR		6+	2+	
07	ASR	6	2	37	PULU		5+	2	67	ASR		6+	2+	
08	ASL, LSL	6	2	38	*	↑			68	ASL, LSL		6+	2+	
09	ROL	6	2	39	RTS		5	1	69	ROL		6+	2+	
0A	DEC	6	2	3A	ABX	↓	3	1	6A	DEC		6+	2+	
0B	*			3B	RTI		Implied	6, 15	1	6B	*			
0C	INC	6	2	3C	CWAI	Immed	≥20	2	6C	INC		6+	2+	
0D	TST	6	2	3D	MUL	Implied	11	1	6D	TST		6+	2+	
0E	JMP	3	2	3E	*	↑			6E	JMP		3+	2+	
0F	CLR	Direct	6	2	3F		SWI	Implied	19	1	6F	CLR	Indexed	6+
10	} See Next Page	—	—	—	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11			—	—	—	41	*	↑		71	*	↑		
12	NOP	Implied	2	1	42	*				72	*			
13	SYNC	Implied	≥4	1	43	COMA	2	1	73	COM		7	3	
14	*	↑			44	LSRA	2	1	74	LSR		7	3	
15	*				45	*			75	*				
16	LBRA		Relative	5	3	46	RORA	2	1	76	ROR		7	3
17	LBSR	Relative	9	3	47	ASRA	2	1	77	ASR		7	3	
18	*	↑			48	ASLA, LSLA	2	1	78	ASL, LSL		7	3	
19	DAA		Implied	2	1	49	ROLA	2	1	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA	2	1	7A	DEC		7	3	
1B	*	—			4B	*	↑		7B	*				
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
1D	SEX	Implied	2	1	4D	TSTA	2	1	7D	TST		7	3	
1E	EXG	↑	8	2	4E	*	↓		7E	JMP		4	3	
1F	TFR	Implied	6	2	4F	CLRA		Implied	2	1	7F	CLR	Extended	7
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	↑	3	2	51	*	↑		81	CMPA		2	2	
22	BHI		3	2	52	*				82	SBCA		2	2
23	BLS		3	2	53	COMB	2	1	83	SUBD		4	3	
24	BHS, BCC	3	2	54	LSRB	2	1	84	ANDA		2	2		
25	BLO, BCS	3	2	55	*	↑		85	BITA		2	2		
26	BNE	3	2	56	RORB		2	1	86	LDA		2	2	
27	BEQ	3	2	57	ASRB	2	1	87	*					
28	BVC	3	2	58	ASLB, LSLB	2	1	88	EORA		2	2		
29	BVS	3	2	59	ROLB	2	1	89	ADCA		2	2		
2A	BPL	3	2	5A	DECB	2	1	8A	ORA		2	2		
2B	BMI	3	2	5B	*	↑		8B	ADDA		2	2		
2C	BGE	3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3	
2D	BLT	3	2	5D	TSTB	2	1	8D	BSR	Relative	7	2		
2E	BGT	3	2	5E	*	↓		8E	LDX	Immed	3	3		
2F	BLE	Relative	3	2	5F		CLRB	Implied	2	1	8F	*		

LEGEND:  
 ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)  
 # Number of program bytes  
 \* Denotes unused opcode

(to be continued)



OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#							
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3							
91	CMPA	↑	4	2	C7	*	↑	2	2	FD	STD	↕	6	3							
92	SBCA		4	2	C8	EORB		2	2	FE	LDU		6	3							
93	SUBD		6	2	C9	ADCB		2	2	FF	STU	Extended	6	3							
94	ANDA		4	2	CA	ORB		2	2	2 Bytes Opcode											
95	BITA		4	2	CB	ADDB		2	2												
96	LDA		4	2	CC	LDD		3	3												
97	STA		4	2	CD	*		↓	Immed						3	3	1021	LBRN	Relative	5	4
98	EORA		4	2	CE	LDU									3	3	1022	LBHI	↑	5(6)	4
99	ADCA		4	2	CF	*		↑	Direct						4	2	1023	LBLS		5(6)	4
9A	ORA		4	2	D0	SUBB									4	2	1024	LBHS, LBCC		5(6)	4
9B	ADDA	4	2	D1	CMPB	4	2								1025	LBCS, LBLO	5(6)	4			
9C	CMPX	6	2	D2	SBCB	4	2								1026	LBNE	5(6)	4			
9D	JSR	7	2	D3	ADDD	6	2								1027	LBEQ	5(6)	4			
9E	LDX	5	2	D4	ANDB	4	2			1028	LBVC	5(6)	4								
9F	STX	Direct	5	2	D5	BITB	4			2	1029	LBVS	5(6)	4							
A0	SUBA	Indexed	4+	2+	D6	LDB	4			2	102A	LBPL	5(6)	4							
A1	CMPA	↑	4+	2+	D7	STB	4			2	102B	LBMI	5(6)	4							
A2	SBCA		4+	2+	D8	EORB	4			2	102C	LBGE	5(6)	4							
A3	SUBD		6+	2+	D9	ADCB	4	2	102D	LBLT	5(6)	4									
A4	ANDA		4+	2+	DA	ORB	4	2	102E	LBGT	5(6)	4									
A5	BITA		4+	2+	DB	ADDB	4	2	102F	LBLE	Relative	5(6)	4								
A6	LDA		4+	2+	DC	LDD	5	2	103F	SWI2	Implied	20	2								
A7	STA		4+	2+	DD	STD	5	2	1083	CMPD	Immed	5	4								
A8	EORA		4+	2+	DE	LDU	5	2	108C	CMPY	↕	5	4								
A9	ADCA		4+	2+	DF	STU	Direct	5	2	108E	LDY	Immed	4	4							
AA	ORA		4+	2+	E0	SUBB	↑	Indexed	4+	2+	1093	CMPD	Direct	7	3						
AB	ADDA	4+	2+	E1	CMPB	4+			2+	109C	CMPY	↕	7	3							
AC	CMPX	6+	2+	E2	SBCB	4+			2+	109E	LDY	↕	6	3							
AD	JSR	7+	2+	E3	ADDD	6+			2+	109F	STY	Direct	6	3							
AE	LDX	5+	2+	E4	ANDB	4+			2+	10A3	CMPD	Indexed	7+	3+							
AF	STX	Indexed	5+	2+	E5	BITB			4+	2+	10AC	CMPY	↕	7+	3+						
B0	SUBA	↑	5	3	E6	LDB			4+	2+	10AE	LDY	↕	6+	3+						
B1	CMPA		5	3	E7	STB			4+	2+	10AF	STY	Indexed	6+	3+						
B2	SBCA		5	3	E8	EORB			4+	2+	10B3	CMPD	Extended	8	4						
B3	SUBD		7	3	E9	ADCB			4+	2+	10BC	CMPY	↕	8	4						
B4	ANDA		5	3	EA	ORB	4+	2+	10BE	LDY	↕	7	4								
B5	BITA		5	3	EB	ADDB	4+	2+	10BF	STY	Extended	7	4								
B6	LDA		5	3	EC	LDD	5+	2+	10CE	LDS	Immed	4	4								
B7	STA		5	3	ED	STD	5+	2+	10DE	LDS	Direct	6	3								
B8	EORA		5	3	EE	LDU	5+	2+	10DF	STS	Direct	6	3								
B9	ADCA		5	3	EF	STU	Indexed	5+	2+	10EE	LDS	Indexed	6+	3+							
BA	ORA	5	3	F0	SUBB	↑	Extended	5	3	10EF	STS	Indexed	6+	3+							
BB	ADDA	5	3	F1	CMPB			5	3	10FE	LDS	Extended	7	4							
BC	CMPX	7	3	F2	SBCB			5	3	10FF	STS	Extended	7	4							
BD	JSR	8	3	F3	ADDD			7	3	113F	SWI3	Implied	20	2							
BE	LDX	6	3	F4	ANDB			5	3	1183	CMPU	Immed	5	4							
BF	STX	Extended	6	3	F5			BITB	5	3	118C	CMPY	Immed	5	4						
C0	SUBB	↑	2	2	F6			LDB	5	3	1193	CMPU	Direct	7	3						
C1	CMPB		2	2	F7			STB	5	3	11A3	CMPU	Indexed	7+	3+						
C2	SBCB		2	2	F8			EORB	5	3	11AC	CMPY	Indexed	7+	3+						
C3	ADDD		4	3	F9			ADCB	5	3	11B3	CMPU	Extended	8	4						
C4	ANDB		2	2	FA	ORB	5	3	11BC	CMPY	Extended	8	4								
C5	BITB		Immed	2	2	FB	ADDB	Extended	5	3											

(NOTE): All unused opcodes are both undefined and illegal



■ NOTE FOR USE

**Execution Sequence of CLR Instruction**

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000 CLR \$A000  
 \$A000 FCB \$80

Cycle #	Address	Data	R/W	Description
1	8000	7F	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00" into Specified Location

\* The data bus has the data at that particular address.



Section Three

HD64180 8-Bit  
Microprocessor Family



# HD64180R/Z

## 8-BIT CMOS (Micro Processing Unit)

Based on a microcoded execution unit and advanced CMOS manufacturing technology, the HD64180 is an 8-bit MPU which provides the benefits of high performance, reduced system cost and low power operation while maintaining compatibility with the large base of industry standard 8-bit software.

Performance is improved by virtue of high operating frequency, pipelining, enhanced instruction set and an integrated Memory Management Unit (MMU) with 1M or 512k bytes memory physical address space.

System cost is reduced by incorporating key system functions on-chip including the MMU, two channel refresh, two channel Asynchronous Serial Communication Interface (ASCI), Clocked Serial I/O Port (CSI/O), two channel 16-bit Programmable Reload Timer (PRT), Versatile I2 source interrupt controller and a 'dual' (68x, 80x) bus interface.

Low power consumption during normal CPU operation is supplemented by two specific software controlled low power operation modes.

The HD64180, when combined with CMOS VLSI memories and peripherals, is useful in system applications requiring high performance, battery power operation and standard software compatibility.

The HD64180Z is fully compatible with Z80180 (Z180) which is marketed by Zilog Inc.


### ■ Software Features

- Enhanced standard 8-bit software architecture:  
Upward compatible with CP/M-80®

### ■ Hardware Features


- On-chip MMU supporting 1M byte memory (Provided 512K byte for DP-64S).
- Two channel DMAC with memory-memory, memory-I/O and memory-memory mapped I/O transfer capabilities
- Two channel, full duplex asynchronous serial communication interface (ASC) with programmable baud rate generator and modem control handshake signals
- One channel clocked serial I/O port with serial/parallel shift register
- Two channel 16-bit programmable reload timer for output waveform generation
- Four external and eight internal interrupts
- Dual bus interface compatible with Motorola 68 family and with Intel 80 family
- On-chip clock generator
- Operating Frequency up to 10 MHz
- Low power dissipation: 50 mW at 4 MHz Operation (typ.)
- R = Interface with 63/68, 80xx peripherals
- Z = Interface with Z80 peripherals

HD64180RP  
HD64180ZP




(DP-64S)

HD64180RCP  
HD64180ZCP



(CP-68)

HD64180RF  
HD64180ZF



(FP-80B)

3



Pin Function Differences in the HD64180 Series

Package * Type	Pin No.	HD64180R1	HD64180Z
CP-68	18	V <sub>SS</sub>	V <sub>SS</sub>
	35	A <sub>19</sub>	A <sub>19</sub>
	52	NC	TEST
FP-80B	12	V <sub>SS</sub>	V <sub>SS</sub>
	33	A <sub>19</sub>	A <sub>19</sub>
	53	NC	TEST

\*“J” after package designation indicates industrial temperature parts.

HD64180R


Part No.	Clock Frequency (MHz)	Package Type	Address Space
HD64180RP-6	6	DP-64S	512 K Byte
HD64180RP-8	8		
HD64180RP-10	10		
HD64180RF-6X	6	FP-80	1 M Byte
HD64180RF-8X	8		
HD64180RF-10X	10		
HD64180RCP-6X	6	CP-68	1 M Byte
HD64180RCP-8X	8		
HD64180RCP-10X	10		

HD64180Z

Part No.	Clock Frequency (MHz)	Package Type	Address Space
HD64180ZP-6	6	DP-64S	512 K Byte
HD64180ZP-8	8		
HD64180ZP-10	10		
HD64180ZF-6X	6	FP-80	1 M Byte
HD64180ZF-8X	8		
HD64180ZF-10X	10		
HD64180ZCP-6X	6	CP-68	1 M Byte
HD64180ZCP-8X	8		
HD64180ZCP-10X	10		



■ PIN ASSIGNMENT







# HD64180R/Z

## PIN ASSIGNMENT


• HD64180Z



(DP-64S)



(FP-80B)




(CP-68)

Please leave the TEST pin open.



■ HD64180 BLOCK DIAGRAM



(A<sub>0</sub> ~ A<sub>19</sub>: HD64180R1, HD64180Z; FP-80, CP-68)



## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}$	-0.3 ~ $V_{CC} + 0.3$	V
Operating Temperature	$T_{opr}$	-20 ~ +75*	°C
		-40 ~ +85**	
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI

\*Standard Temp.  
\*\*Industrial Temp.

## ■ ELECTRICAL CHARACTERISTICS

- DC CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $t_a = -20 \sim +75^\circ C$ , Industrial Temp  
 $T_a = -40 \sim +85^\circ C$ , unless otherwise noted.)

Item	Symbol	Condition	min.	typ.	max.	Unit
Input "H" Voltage RESET, EXTAL, NMI	$V_{IH1}$		$V_{CC} - 0.6$	—	$V_{CC} + 0.3$	V
Input "H" Voltage Except RESET, EXTAL, NMI	$V_{IH2}$		2.0	—	$V_{CC} + 0.3$	V
Input "L" Voltage RESET, EXTAL, NMI	$V_{IL1}$		-0.3	—	0.6	V
Input "L" Voltage Except RESET, EXTAL, NMI	$V_{IL2}$		-0.3	—	0.8	V
Output "H" Voltage All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$ $I_{OH} = -20\mu A$	2.4 $V_{CC} - 1.2$	—	—	V
Output "L" Voltage All Outputs	$V_{OL}$	$I_{OL} = 2.2mA$	—	—	0.45	V
Input Leakage Current All Inputs Except XTAL, EXTAL	$I_{IL}$	$V_{in} = 0.5 \sim V_{CC} - 0.5$	—	—	1.0	$\mu A$
Three State Leakage Current	$I_{TL}$	$V_{in} = 0.5 \sim V_{CC} - 0.5$	—	—	1.0	$\mu A$
Power Dissipation (Normal Operation)	$I_{CC}^*$	$f = 4MHz$	—	10	20	mA
		$f = 6MHz$	—	15	30	
		$f = 8MHz$	—	20	40	
		$f = 10MHz$	—	25	50	
		$f = 4MHz$	—	2.5	5.0	
Power Dissipation (SYSTEM STOP mode)	$I_{CC}^*$	$f = 6MHz$	—	3.3	7.5	mA
		$f = 8MHz$	—	5.0	10.0	
		$f = 10MHz$	—	6.3	12.5	
		$f = 10MHz$	—	6.3	12.5	
Pin Capacitance	$C_p$	$V_{in} = 0V$ , $f = 1MHz$ $T_a = 25^\circ C$	—	—	12	pF

\* $V_{IH}$  min. =  $V_{CC} - 1.0V$ ,  $V_{IL}$  max. = 0.8V (all output terminal are at no load)



• DC CHARACTERISTICS ( $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ ,  $t_a=-20 \sim +75^\circ C$ , Industrial Temp  
 $T_a=-40 \sim +85^\circ C$ , unless otherwise noted.)

Item	Symbol	HD64180R/Z-4		HD64180R/Z-6		HD64180R/Z-8		HD64180R/Z-10		unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Clock Cycle Time	$t_{cyc}$	250	2000	162	2000	125	2000	100	2000	ns
Clock "H" Pulse Width	$t_{CHW}$	110		65		50		40		ns
Clock "L" Pulse Width	$t_{CLW}$	110		65		50		40		ns
Clock Fall Time	$t_{cf}$		15		15		15		10	ns
Clock Rise Time	$t_{cr}$		15		15		15		10	ns
Address Delay Time	$t_{AD}$		110		90		80		70	ns
Address Set-up Time ( $\overline{ME}$ or $\overline{IQE} \downarrow$ )	$t_{AS}$	50		30		20			70	ns
$\overline{ME}$ Delay Time 1	$t_{MED1}$		85		60		45	10		ns
$\overline{RD}$ Delay Time 1 IO C = 1 IO C = 0	$t_{RDD1}$		85		60		45		50	ns
			85		65		60		55	
$\overline{LIR}$ Delay Time 1	$t_{LD1}$		100		80		70*		60	ns
Address Hold Time 1 ( $\overline{ME}$ , $\overline{IQE}$ , $\overline{RD}$ or $\overline{WR} \uparrow$ )	$t_{AH}$	80		35		20		10		ns
$\overline{ME}$ Delay Time 2	$t_{MED2}$		85		60		45		50	ns
$\overline{RD}$ Delay Time 2	$t_{RDD2}$		85		60		45		50	ns
$\overline{LIR}$ Delay Time 2	$t_{LD2}$		100		80		70*		60	ns
Data Read Set-up Time	$t_{DRS}$	50		40		30		25		ns
Data Read Hold Time	$t_{DRH}$	0		0		0		0		ns
ST Delay Time 1	$t_{STD1}$		110		90		70		60	ns
ST Delay Time 2	$t_{STD2}$		110		90		70		60	ns
$\overline{WAIT}$ Set-up Time	$t_{WS}$	80		40		40		30		ns
$\overline{WAIT}$ Hold Time	$t_{WH}$	70		40		40		30		ns
Write Data Floating Delay Time	$t_{WDZ}$		100		95		70		60	ns
$\overline{WR}$ Delay Time 1	$t_{WRD1}$		90		65		60		50	ns
Write Data Delay Time	$t_{WDD}$		110		90		80		60	ns
Write Data Set-up Time ( $\overline{WR} \downarrow$ )	$t_{WDS}$	60		40		20		15		ns
$\overline{WR}$ Delay Time 2	$t_{WRD2}$		90		80		60		50	ns
$\overline{WR}$ Pulse Width	$t_{WRP}$	280		170		130		110		ns

\*For a loading capacitance of less than or equal to 40 picofarads and operating temperature from 0 to 50 degrees, subtract 10 nanoseconds from the value given in the maximum columns.



# HD64180R/Z


Item	Symbol	HD64180R/Z-4		HD64180R/Z-6		HD64180R/Z-8		HD64180R/Z-10		unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Data Hold Time ( $\overline{WR} \uparrow$ )	$t_{WDH}$	60		40		15		10		ns
$\overline{IOE}$ Delay Time 1	$t_{IOD1}$		85		60		45		50	ns
			85		65		60		55	ns
$\overline{IOE}$ Delay Time 2	$t_{IOD2}$		85		60		45		50	ns
$\overline{IOE}$ Delay Time 2 (LIR $\downarrow$ )	$t_{IOD3}$	540		340		250		200		ns
INT Set-up Time ( $\phi \downarrow$ )	$t_{INTS}$	80		40		40		30		ns
INT Hold Time ( $\phi \downarrow$ )	$t_{INTH}$	70		40		40		30		ns
NMI Pulse Width	$t_{NMIW}$	120		120		100		80		ns
BUSREQ Set-up Time ( $\phi \downarrow$ )	$t_{BRS}$	80		40		40		30		ns
BUSREQ Hold Time	$t_{BRH}$	70		40		40		30		ns
BUSACK Delay Time 1	$t_{BAD1}$		100		95		70		60	ns
BUSACK Delay Time 2	$t_{BAD2}$		100		95		70		60	ns
Bus Floating Delay Time	$t_{BZD}$		130		125		90		70	ns
$\overline{ME}$ Pulse Width (HIGH)	$t_{MEWH}$	200		110		90		70		ns
$\overline{ME}$ Pulse Width (LOW)	$t_{MEWL}$	210		125		100		80		ns
REF Delay Time 1	$t_{RFD1}$		110		90		80		60	ns
REF Delay Time 2	$t_{RFD2}$		110		90		80		60	ns
HALT Delay Time 1	$t_{HAD1}$		110		90		80		50	ns
HALT Delay Time 2	$t_{HAD2}$		110		90		80		50	ns
DREQ $\overline{i}$ Set-up Time	$t_{DRQS}$	80		40		40		30		ns
DREQ $\overline{i}$ Hold Time	$t_{DRQH}$	70		40		40		30		ns
TEND $\overline{i}$ Delay Time 1	$t_{TED1}$		85		70		60		50	ns
TEND $\overline{i}$ Delay Time 2	$t_{TED2}$		85		70		60		50	ns
Enable Delay Time 1	$t_{ED1}$		100		95		70		60	ns
Enable Delay Time 2	$t_{ED2}$		100		95		70		60	ns
E Pulse Width (HIGH)	PWEH	150		75		65		55		ns
E Pulse Width (LOW)	PWEL	300		180		130		110		ns



Item	Symbol	HD64180R/Z-4		HD64180R/Z-6		HD64180R/Z-8		HD64180R/Z-10		unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Enable Rise Time	$t_{Er}$		25		20		20		20	ns
Enable Fall Time	$t_{Ef}$		25		20		20		20	ns
Timer Output Delay Time	$t_{TOD}$		300		300		200		150	ns
CSI/O Transmit Data Delay Time (Internal Clock Operation)	$t_{STDI}$		200		200		200		150	ns
CSI/O Transmit Data Delay Time (External Clock Operation)	$t_{STDE}$		7.5tcyc + 300		7.5tcyc + 300		7.5tcyc + 200		7.5tcyc + 150	ns
CSI/O Receive Data Set-up Time (Internal Clock Operation)	$t_{SRSI}$	1		1		1		1		tcyc
CSI/O Receive Data Hold Time (Internal Clock Operation)	$t_{SRHI}$	1		1		1		1		tcyc
CSI/O Receive Data Set-up Time (External Clock Operation)	$t_{SRSE}$	1		1		1		1		tcyc
CSI/O Receive Data Hold Time (External Clock Operation)	$t_{SRHE}$	1		1		1		1		tcyc
RESET Set-up Time	$t_{RES}$	120		120		100		80		ns
RESET Hold Time	$t_{REH}$	80		80		70		60		ns
Oscillator Stabilization Time	$t_{OSC}$		20		20		20		40	ms
External Clock Rise Time (EXTAL)	$t_{EXr}$		25		25		25		25	ns
External Clock Fall Time (EXTAL)	$t_{EXf}$		25		25		25		25	ns
RESET Rise Time	$t_{Rr}$		50		50		50		50	ms
RESET Fall Time	$t_{Rf}$		50		50		50		50	ms
Input Rise Time (except EXTAL, RESET)	$t_{Ir}$		10		100		100		100	ns
Input Fall Time (except EXTAL, RESET)	$t_{If}$		100		100		100		100	ns

3





\*1 Output buffer is off at this point.

Figure 1 CPU Timing (1)






Figure 1 CPU Timing (2)

3








Figure 2 DMA Control Signals




Figure 3 E Clock Timing (1)




Figure 3 E Clock Timing (2)






Figure 4 Timer Output Timing




Figure 5 SLP Execution Cycle

3










Figure 6 CSI/O Receive/Transmit Timing




Reference Level (Input)



Reference Level (Output)



EXTAL Rise time and Fall time



Inputs, other than EXTAL, Rise time and Fall time

Figure 7 Bus Timing Test Load (TTL Load)



**1 PIN DESCRIPTION**

**XTAL (IN)**

Crystal oscillator connection. Should be left open if an external TTL clock is used. It is noted this input is not a TTL level input. See Table D.C. characteristics.

**EXTAL (IN)**

Crystal oscillator connection. An external TTL clock can be input on this line. This input is schmitt triggered.

**φ (OUT)**

System Clock. The frequency is equal to one-half of crystal oscillator.

**RESET — CPU Reset (IN)**

When LOW, initializes the HD64180 CPU. All output signals are held inactive during RESET.

**A<sub>0</sub>-A<sub>17</sub> — Address Bus (OUT, 3-STATE)**

**A<sub>18</sub>/TOUT**

19-bit address bus provides physical memory addresses of up to 512k bytes. The address bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ and BUSACK LOW. A<sub>18</sub> is multiplexed with the TOUT output from PRT channel 1. During RESET, the address bus function is selected. TOUT function can be selected under software control.

**D<sub>0</sub>-D<sub>7</sub> — Data Bus (IN/OUT, 3-STATE)**

Bidirectional 8-bit data bus. The data bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ and BUSACK LOW.

**RD — Read (OUT, 3-STATE)**

Used during a CPU read cycle to enable transfer from the external memory or I/O device to the CPU data bus.

**WR — Write (OUT, 3-STATE)**

Used during a CPU write cycle to enable transfer from the CPU data bus to the external memory or I/O device.

**ME — Memory Enable (OUT, 3-STATE)**

Indicates memory read or write operation. The HD64180 asserts ME LOW in the following cases.

- (a) When fetching instructions and operands.
- (b) When reading or writing memory data.
- (c) During memory access cycles of DMA.
- (d) During dynamic RAM refresh cycles.

**IOE — I/O Enable (OUT, 3-STATE)**

Indicates I/O read or write operation. The HD64180 asserts IOE LOW in the following cases.

- (a) When reading or writing I/O data.
- (b) During I/O access cycles of DMA.
- (c) During INT<sub>0</sub> acknowledge cycle

**WAIT — Bus Cycle Wait (IN)**

Introduces wait states to extend memory and I/O cycles. If LOW at the falling edge of T<sub>p</sub>, a wait state (Tw) is inserted. Wait states will continue to be inserted until the WAIT input is sampled HIGH at the falling edge of Tw, at which time the bus cycle will proceed to completion.

**E — Enable (OUT)**

Synchronous clock for connection to HD63×× series and other 6800/6500 series compatible peripheral LSIs.

**BUSREQ — Bus Request (IN)**

Another device may request use of the bus by asserting BUSREQ LOW. The CPU will stop executing instructions and

places the address bus, data bus, RD, WR, ME and IOE in the high impedance state.

**BUSACK — Bus Acknowledge (OUT)**

When the CPU completes bus release (in response to BUSREQ LOW), it will assert BUSACK LOW. This acknowledges that the bus is free for use by the requesting device

**HALT — Halt/Sleep Status (OUT)**

Asserted LOW after execution of the HALT or SLP instructions. Used with LIR and ST output pins to encode CPU status.

**LIR — Load Instruction Register (OUT)**

Asserted LOW when the current cycle is an op-code fetch cycle. Used with HALT and ST output pins to encode CPU status.

**ST — Status (OUT)**

Used with the HALT and LIR output pins to encode CPU status.

Table 1 Status Summary

ST	HALT	LIR	Operation
0	1	0	CPU operation (1st op-code fetch)
1	1	0	CPU operation (2nd op-code and 3rd op-code fetch)
1	1	1	CPU operation (MC except for op-code fetch)
0	X	1	DMA operation
0	0	0	HALT mode
1	0	1	SLEEP mode (including SYSTEM STOP mode)

NOTE) X: Don't care  
MC: Machine cycle

**REF — Refresh (OUT)**

When LOW, indicates the CPU is in the dynamic RAM refresh cycle and the low-order 8 bits (A<sub>0</sub>-A<sub>7</sub>) of the address bus contain the refresh address.

**NMI — Non-Maskable Interrupt (IN)**

When edge transition from HIGH to LOW is detected, forces the CPU to save certain state information and vector to an interrupt service routine at address 0066H. The saved state information is restored by executing the RETN (Return from Non-Maskable Interrupt) instruction.

**INT<sub>0</sub> — Maskable Interrupt Level 0 (IN)**

When LOW, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. INT<sub>0</sub> requests service using one of three software programmable interrupt modes.

Mode	Operation
0	Instruction fetched and executed from data bus.
1	Instruction fetched and executed from address 003BH.
2	Vector System — Low-order 8 bits vector table address fetched from data bus.

In all modes, the saved state information is restored by executing RETI (Return from Interrupt) instruction.



## **$\overline{INT}_1, \overline{INT}_2$ – Maskable Interrupt Level 1, 2 (IN)**

When LOW, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software.  $\overline{INT}_1$  and  $\overline{INT}_2$  (and internally generated interrupts) request interrupt service using a vector system similar to Mode 2 of  $\overline{INT}_0$ .

## **$\overline{DREQ}_0$ – DMA Request – Channel 0 (IN)**

When LOW (programmable edge or level sensitive), requests DMA transfer service from channel 0 of the HD64180 DMAC.  $\overline{DREQ}_0$  is used for Channel 0 memory  $\longleftrightarrow$  I/O and memory  $\longleftrightarrow$  memory mapped I/O transfers.  $\overline{DREQ}_0$  is not used for memory  $\longleftrightarrow$  memory transfers. This pin is multiplexed with  $\overline{CKA}_0$ .

## **$\overline{TEND}_0$ – Transfer End – Channel 0 (OUT)**

Asserted LOW synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with  $\overline{CKA}_1$ .

## **$\overline{DREQ}_1$ – DMA Request – Channel 1 (IN)**

When LOW (programmable edge or level sense), requests DMA transfer service from channel 1 of the HD64180 DMAC. Channel 1 supports Memory  $\longleftrightarrow$  I/O transfers.

## **$\overline{TEND}_1$ – Transfer End – Channel 1 (OUT)**

Asserted LOW synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.

## **$\overline{TXA}_0$ – Asynchronous Transmit Data – Channel 0 (OUT)**

Asynchronous transmit data from channel 0 of the Asynchronous Serial Communication Interface (ASCI).

## **$\overline{RXA}_0$ – Asynchronous Receive Data – Channel 0 (IN)**

Asynchronous receive data to channel 0 of the ASCI.

## **$\overline{CKA}_0$ – Asynchronous Clock – Channel 0 (IN/OUT)**

Clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with  $\overline{DREQ}_0$ .

## **$\overline{RTS}_0$ – Request to Send – Channel 0 (OUT)**

Programmable modem control output signal for channel 0 of the ASCI.

## **$\overline{CTS}_0$ – Clear to Send – Channel 0 (IN)**

Modem control input signal for channel 0 of the ASCI.

## **$\overline{DCD}_0$ – Data Carrier Detect – Channel 0 (IN)**

Modem control input signal for channel 0 of the ASCI.

## **$\overline{TXA}_1$ – Asynchronous Transmit Data – Channel 1 (OUT)**

Asynchronous transmit data from channel 1 of the ASCI.

## **$\overline{RXA}_1$ – Asynchronous Receive Data – Channel 1 (IN)**

Asynchronous receive data to channel 1 of the ASCI.

## **$\overline{CKA}_1$ – Asynchronous Clock – Channel 1 (IN/OUT)**

Clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with  $\overline{TEND}_0$ .

## **$\overline{CTS}_1$ – Clear to Send – Channel 1 (IN)**

Modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

## **$\overline{TXS}$ – Clocked Serial Transmit Data (OUT)**

Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

## **$\overline{RXS}$ – Clocked Serial Receive Data (IN)**

Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCI channel 1  $\overline{CTS}_1$ ; modem control input.

## **$\overline{CKS}$ – Serial Clock (IN/OUT)**

Input or output clock for the CSI/O.

## **$\overline{TOUT}$ – Timer Output (OUT)**

Pulse output from Programmable Reload Timer channel 1. This pin is multiplexed (software selectable) with  $A_{18}$  (Address 18).

## **$V_{CC}$ – Power Supply**

## **$V_{SS}$ – Ground**

## **Multiplexed pin descriptions**

### **$A_{18}/\overline{TOUT}$**

During RESET, this pin is initialized as  $A_{18}$  pin. If either TOC1 or TOC0 bit in Timer Control Register (TCR) is set to 1,  $\overline{TOUT}$  function is selected.

If TOC1 and TOC0 bits are cleared to 0,  $A_{18}$  function is selected.

### **$\overline{CKA}_0/\overline{DREQ}_0$**

During RESET, this pin is initialized as  $\overline{CKA}_0$  pin. If either DM1 or SM1 in DMA Mode Register (DMODE) is set to 1,  $\overline{DREQ}_0$  function is always selected.

### **$\overline{CKA}_1/\overline{TEND}_0$**

During RESET, this pin is initialized as  $\overline{CKA}_1$  pin. If  $\overline{CKA1D}$  bit in ASCI control register ch 1 (CNTLA1) is set to 1,  $\overline{TEND}_0$  function is selected. If  $\overline{CKA1D}$  bit is set to 0,  $\overline{CKA}_1$  function is selected.

### **$\overline{RXS}/\overline{CTS}_1$**

During RESET, this pin is initialized as  $\overline{RXS}$  pin. If CTS1E bit in ASCI status register ch1 (STAT1) is set to 1,  $\overline{CTS}_1$  function is selected.

If CTS1E bit is set to 0,  $\overline{RXS}$  function is selected.



**2 CPU REGISTERS**

The HD64180 CPU registers consist of Register Set GR, Register Set GR' and Special Registers.

The Register Set GR consists of 8-bit Accumulator (A), 8-bit Flag Register (F), and three General Purpose Registers (BC, DE, and HL) which may be treated as 16-bit registers (BC, DE, and HL) or as individual 8-bit registers (B, C, D, E, H, and L) depending on the instruction to be executed. The Register Set GR' is alternate register set of Register Set GR and also contains Accumulator

(A'), Flag Register (F') and three General Purpose Registers (BC', DE', and HL'). While the alternate Register Set GR' contents are not directly accessible, the contents can be programmably exchanged at high speed with those of Register Set GR.

The Special Registers consist of 8-bit Interrupt Vector Register (I), 8-bit R Counter (R), two 16-bit Index Registers (IX and IY), 16-bit Stack Pointer (SP), and 16-bit Program Counter (PC).

Fig. 8 shows CPU registers configuration.




Figure 8 CPU Register Configuration

**2.1 Register Description**

**(1) Accumulator (A, A')**

The Accumulator (A) serves as the primary register used for many arithmetic, logical and I/O instructions.

**(2) Flag Registers (F, F')**

The flag register stores various status bits (described in the next section) which reflect the results of instruction execution.

**(3) General Purpose Registers (BC, BC', DE, DE', HL, HL')**

The General Purpose Registers are used for both address and data operation. Depending on instruction, each half (8 bits) of these registers (B, C, D, E, H, and L) may also be used.

**(4) Interrupt Vector Register (I)**

For interrupts which require a vector table address to be calculated (INT<sub>0</sub> Mode 2, INT<sub>1</sub>, INT<sub>2</sub> and internal interrupts), the Interrupt Vector Register (I) provides the most significant byte of the vector table address.

**(5) R Counter (R)**

The least significant seven bits of the R Counter (R) serve to count the number of instructions executed by the HD64180. R is

incremented for each CPU op-code fetch cycles (each LIR cycles).

**(6) Index Registers (IX, and IY)**

The Index Registers are used for both address and data operations. For addressing, the contents of a displacement specified in the instruction are added to or subtracted from the Index Register to determine an effective operand address.

**(7) Stack Pointer (SP)**

The Stack Pointer (SP) contains the memory address based LIFO stack.


**(8) Program Counter (PC)**

The Program Counter (PC) contains the address of the instruction to be executed and is automatically updated after each instruction fetch.

**(9) Flag Register (F)**

The Flag Register stores the logical state reflecting the results of instruction execution. The contents of the Flag Register are used to control program flow and instruction operation.





**S: Sign (bit 7)**

S stores the state of the most significant bit (bit 7) of the result. This is useful for operations with signed numbers in which values with bit 7 = 1 are interpreted as negative.

**Z: Zero (bit 6)**

Z is set to 1 when instruction execution results containing 0. Otherwise, Z is reset to 0.

**H: Half Carry (bit 4)**

H is used by the DAA (Decimal Adjust Accumulator) instruction to reflect borrow or carry from the least significant 4 bits and thereby adjust the results of BCD addition and subtraction.

**P/V: Parity/Overflow (bit 2)**

P/V serves a dual purpose. For logical operations P/V is set to 1 if the number of 1 bit in the result is even and P/V is reset to 0 if the number of 1 bit in the result is odd. For two complement arithmetic, P/V is set to 1 if the operation produces a result which is outside the allowable range (+127 to -128 for 8-bit operations, +32767 to -32768 for 16-bit operations).

**N: Negative (bit 1)**

N is set to 1 if the last arithmetic instruction was a subtract operation (SUB, DEC, CP, etc.) and N is reset to 0 if the last arithmetic

instruction was an addition operation (ADD, INC, etc.).

**C: Carry (bit 0)**

C is set to 1 when a carry (addition) or borrow (subtraction) from the most significant bit of the result occurs. C is also affected by Accumulator logic operations such as shifts and rotates.

**3 ADDRESSING MODES**

The HD64180 instruction set includes eight addressing modes.

- Implied Register
- Register Direct
- Register Indirect
- Indexed
- Extended
- Immediate
- Relative
- IO

**(1) Implied Register (IMP)**

Certain op-codes automatically imply register usage, such as the arithmetic operations which inherently reference the Accumulator, Index Registers, Stack Pointer and General Purpose Registers.

**(2) Register Direct (REG)**

Many op-codes contain bit fields specifying registers to be used for the operation. The exact bit field definition vary depending on instruction as follows.

**8-bit Register**

g or g' field	Register
0 0 0	B
0 0 1	C
0 1 0	D
0 1 1	E
1 0 0	H
1 0 1	L
1 1 0	-
1 1 1	A

ww field	Register
0 0	B C
0 1	D E
1 0	H L
1 1	S P

xx field	Register
0 0	B C
0 1	D E
1 0	I X
1 1	S P

**16-bit Register**

zz field	Register
0 0	B C
0 1	D E
1 0	H L
1 1	A F

yy field	Register
0 0	B C
0 1	D E
1 0	I Y
1 1	S P

Suffixed H and L to ww,xx,yy,zz (ex. wwH,IXL) indicate upper and lower 8-bit of the 16-bit register respectively.




**(3) Register Indirect (REG)**

The memory operand address is contained in one of the 16-bit General Purpose Registers (BC, DE and HL).




**(4) Indexed (INDX)**

The memory operand address is calculated using the contents of an Index Register (IX or IY) and an 8-bit signed displacement specified in the instruction.




**(5) Extended (EXT)**

The memory operand address is specified by two bytes contained in the instruction.




**(6) Immediate (IMMED)**

The memory operands are contained within one or two bytes of the instruction.



**(7) Relative (REL)**

Relative addressing mode is only used by the conditional and unconditional branch instructions. The branch displacement (relative to the contents of the program counter) is contained in the instruction.



**(8) IO (IO)**

IO addressing mode is used only by I/O instructions. This mode specifies I/O address ( $\overline{IOE} = 0$ ) and outputs them as follows.

- (1) An operand is output to  $A_0-A_7$ . The Contents of Accumulator is output to  $A_8-A_{15}$ .
- (2) The Contents of Register B is output to  $A_0-A_7$ . The Contents of Register C is output to  $A_8-A_{15}$ .
- (3) An operand is output to  $A_0-A_7$ . 00H is output to  $A_8-A_{15}$ . (useful for internal I/O register access)
- (4) The Contents of Register C is output to  $A_0-A_7$ . 00H is output to  $A_8-A_{15}$ . (useful for internal I/O register access)



## CPU BUS TIMING

This section explains the HD64180 CPU timing for the following operations.

- (1) Instruction (op-code) fetch timing.
- (2) Operand and data read/write timing.
- (3) I/O read/write timing.
- (4) Basic instruction (fetch and execute) timing.
- (5) RESET timing.
- (6)  $\overline{\text{BUSREQ}}/\overline{\text{BUSACK}}$  bus exchange timing.

The basic CPU operation consists of one or more "machine cycles" (MC). A machine cycle consists of three system clocks,  $T_1$ ,  $T_2$  and  $T_3$  while accessing memory or I/O, or it consists of one system clock,  $T_1$  while the CPU internal operation. The system clock ( $\phi$ ) is half frequency of crystal oscillation (Ex. 8 MHz crystal  $\rightarrow \phi$  of 4

MHz, 250 nsec). For interfacing to slow memory or peripherals, optional wait states ( $T_w$ ) may be inserted between  $T_2$  and  $T_3$ .

### Instruction (op-code) Fetch Timing

Fig. 9 shows the instruction (op-code) fetch timing with no wait states.

An op-code fetch cycle is externally indicated when the  $\overline{\text{LIR}}$  (Load Instruction Register) output pin is LOW.

In the first half of  $T_1$ , the address bus ( $A_0-A_{18}$ ) is driven with the contents of the Program Counter (PC). Note that this is the translated address output of the HD64180 on-chip MMU.

In the second half of  $T_1$ , the  $\overline{\text{ME}}$  (Memory Enable) and  $\overline{\text{RD}}$  (Read) signals are asserted LOW, enabling the memory.

The op-code on the data bus is latched at the rising edge of  $T_3$  and the bus cycle terminates at the end of  $T_3$ .




Figure 9 Op-Code Fetch Timing

Fig. 10 illustrates the insertion of wait states ( $T_w$ ) into the op-code fetch cycle. Wait states ( $T_w$ ) are controlled by the external  $\overline{\text{WAIT}}$  input combined with an on-chip programmable wait state generator.

At the falling edge of  $T_2$  the combined  $\overline{\text{WAIT}}$  input is sampled. If

$\overline{\text{WAIT}}$  input is asserted LOW, a wait state ( $T_w$ ) is inserted. The address bus,  $\overline{\text{ME}}$ ,  $\overline{\text{RD}}$  and  $\overline{\text{LIR}}$  are held stable during wait states. When the  $\overline{\text{WAIT}}$  is sampled inactive HIGH at the falling edge of  $T_w$ , the bus cycle enters  $T_3$  and completes at the end of  $T_3$ .




Figure 10 Op-Code Fetch Timing (with wait state)



• **Operand and Data Read/Write Timing**

The instruction operand and data read/write timing differs from op-code fetch timing in two ways. First, the LIR output is held inactive. Second, the read cycle timing is relaxed by one-half clock cycle since data is latched at the falling edge of  $T_3$ .

Instruction operands include immediate data, displacement and extended addresses and have the same timing as memory data reads.

During memory write cycles the  $\overline{ME}$  signal goes active in the

second half of  $T_1$ . At the end of  $T_1$ , the data bus is driven with the write data.

At the start of  $T_2$ , the  $\overline{WR}$  signal is asserted LOW enabling the memory.  $\overline{ME}$  and  $\overline{WR}$  go inactive in the second half of  $T_3$  followed by deactivation of the write data on the data bus.

Wait states ( $T_w$ ) are inserted as previously described for op-code fetch cycles.

Fig. 11 illustrates the read/write timing without wait states ( $T_w$ ), while Fig. 12 illustrates read/write timing with wait states ( $T_w$ ).




Figure 11 Memory Read/Write Timing (without wait state)




Figure 12 Memory Read/Write Timing (with wait state)

3



**4.3 I/O Read/Write Timing**

I/O instructions cause data read/write transfer which differs from memory data transfer in the following three ways. The IOE (I/O Enable) signal is asserted LOW instead of the ME signal. The 16-bit I/O address is not translated by the MMU and A<sub>16</sub>-A<sub>18</sub> are held

LOW. At least one wait state (Tw) is always inserted for I/O read and write cycles (except internal I/O cycles).

Fig. 13 shows I/O read/write timing with the automatically inserted wait state (Tw).




Figure 13 I/O Read/Write Timing

**4.4 Basic Instruction Timing**

An instruction may consist of a number of machine cycles including op-code fetch, operand fetch and data read/write cycles. An instruction may also include cycles for internal processing in which case the bus is idle.

The example in Fig. 14 illustrates the bus timing for the data transfer instruction LD (IX+d),g. This instruction moves the contents of a CPU register (g) to the memory location with address

computed by adding a signed 8-bit displacement (d) to the contents of an index register (IX).

The instruction cycle starts with the two machine cycles to read the two bytes instruction op-code as indicated by LIR LOW. Next, the instruction operand (d) is fetched.

The external bus is idle while the CPU computes the effective address. Finally, the computed memory location is written with the contents of the CPU register (g).






Figure 14 LD (IX+d), g Instruction Timing

**4.5 RESET Timing**

Fig. 15 shows the HD64180 hardware RESET timing. If the RESET pin is LOW for at least six clock cycles, processing is termi-

nated and the HD64180 restarts execution from (logical and physical) address 00000H.




Figure 15 RESET Timing

**4.6 BUSREQ/BUSACK Bus Exchange Timing**

The HD64180 can coordinate the exchange of control, address and data bus ownership with another bus master. The alternate bus master can request the bus release by asserting the BUSREQ (Bus Request) input LOW. After the HD64180 releases the bus, it relinquishes control to the alternate bus master by asserting the BUSACK (Bus Acknowledge) output LOW.

The bus may be released by the HD64180 at the end of each machine cycle. In this context a machine cycle consists of a minimum of 3 clock cycles (more if wait states are inserted) for op-code fetch, memory read/write and I/O read/write cycles. Except for these cases, a machine cycle corresponds to one clock cycle.

When the bus is released, the address ( $A_0-A_{18}$ ), data ( $D_0-D_7$ )

and control ( $\overline{ME}$ ,  $\overline{IOE}$ ,  $\overline{RD}$ , and  $\overline{WR}$ ) signals are placed in the high impedance state.

Note that dynamic RAM refresh is not performed when the HD64180 has released the bus. The alternate bus master must provide dynamic memory refreshing if the bus is released for long periods of time.

Fig. 16 illustrates BUSREQ/BUSACK bus exchange during a memory read cycle. Fig. 17 illustrates bus exchange when the bus release is requested during an HD64180 CPU internal operation. BUSREQ is sampled at the falling edge of the system clock prior to  $T_3$ ,  $T_1$  and  $T_x$  (BUS RELEASE state). If BUSREQ is asserted LOW at the falling edge of the clock state prior to  $T_x$ , another  $T_x$  is executed.






Figure 16 Bus Exchange Timing (1)




Figure 17 Bus Exchange Timing (2)



**5 HALT AND LOW POWER OPERATION MODES**

The HD64180 can operate in 4 different modes. HALT mode, IOSTOP mode and two low power operation modes — SLEEP and SYSTEM STOP. Note that in all operating modes, the basic CPU clock (XTAL, EXTAL) must remain active.

**5.1 HALT Mode**

HALT mode is entered by execution of the HALT instruction (op-code = 76H) and has the following characteristics.

- (1) The internal CPU clock remains active.
- (2) All internal and external interrupts can be received.
- (3) Bus exchange (BUSREQ and BUSACK) can occur.
- (4) Dynamic RAM refresh cycle (REF) insertion continues at the programmed interval.
- (5) I/O operations (ASCI, CSI/O and PRT) continue.
- (6) The DMAC can operate.
- (7) The HALT output pin is asserted LOW.
- (8) The external bus activity consists of repeated 'dummy' fetches of the op-code following the HALT instruction.

Essentially, the HD64180 operates normally in HALT mode, except that instruction execution is stopped.

HALT mode can be exited in the following two ways.

**RESET Exit from HALT Mode**

If the RESET input is asserted LOW for at least six clock cycles, HALT mode is exited and the normal RESET sequence (restart at address 00000H) is initiated.

**Interrupt Exit from HALT Mode**

When an internal or external interrupt is generated, HALT mode is exited and the normal interrupt response sequence is initiated.

If the interrupt source is masked (individually by enable bit, or globally by IEF<sub>1</sub> state), the HD64180 remains in HALT mode. However, NMI interrupt will initiate the normal NMI interrupt response sequence independent of the state of IEF<sub>1</sub>.

HALT timing is shown in Fig. 18




Figure 18 HALT Timing

**5.2 SLEEP Mode**

SLEEP mode is entered by execution of the 2 byte SLP instruction. SLEEP mode has the following characteristics

- (1) The internal CPU clock stops, reducing power consumption.
- (2) The internal crystal oscillator does not stop.
- (3) Internal and external interrupt inputs can be received.
- (4) DRAM refresh cycles stop.
- (5) I/O operations using on-chip peripherals continue.
- (6) The internal DMAC stop.
- (7) BUSREQ can be received and acknowledged.
- (8) Address outputs go HIGH and all other control signal output become inactive HIGH.
- (9) Data Bus, 3-state.

SLEEP mode is exited in one of two ways as shown below.

**RESET Exit from SLEEP Mode**

If the RESET input is held LOW for at least six clock cycles, the HD64180 will exit SLEEP mode and begin the normal RESET sequence with execution starting at address (logical and physical) 00000H.

**Interrupt Exit from SLEEP Mode**

The SLEEP mode is exited by detection of an external (NMI, INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>) or internal (ASCI, CSI/O, PRT) interrupt.

In the case of NMI, SLEEP Mode is exited and the CPU begins the normal NMI interrupt response sequence.

In the case of all other interrupts, the interrupt response depends on the state of the global interrupt enable flag (IEF<sub>1</sub>) and the individual interrupt source enable bit.

If the individual interrupt condition is disabled by the corresponding enable bit, occurrence of that interrupt is ignored and the CPU remains in the SLEEP state.

Assuming the individual interrupt condition is enabled, the response to that interrupt depends on the global interrupt enable flag (IEF<sub>1</sub>). If interrupts are globally enabled (IEF<sub>1</sub>=1) and an individually enabled interrupt occurs, SLEEP mode is exited and the appropriate normal interrupt response sequence is executed.

If interrupts are globally disabled (IEF<sub>1</sub>=0) and an individually enabled interrupt occurs, SLEEP mode is exited and instruction execution begins with the instruction following the SLP instruction. Note that this provides a technique for synchronization with high speed external events without incurring the latency imposed by an interrupt response sequence.

Fig. 19 shows SLEEP timing.



**5.3 IOSTOP Mode**

IOSTOP mode is entered by setting the IOSTP bit of the I/O Control Register (ICR) to 1. In this case, on-chip I/O (ASCI, CSI/O, PRT) stops operating. However, the CPU continues to operate. Recovery from IOSTOP mode is by clearing the IOSTP bit in ICR to 0.

**5.4 SYSTEM STOP Mode**

SYSTEM STOP mode is the combination of SLEEP and IOSTOP modes. SYSTEM STOP mode is entered by setting the IOSTP bit in ICR to 1 followed by execution of the SLP instruction. In this mode, on-chip I/O and CPU stop operating, reducing power consumption. Recovery from SYSTEM STOP mode is the same as recovery from SLEEP mode, noting that internal I/O sources (disabled by IOSTOP) cannot generate a recovery interrupt.




Figure 19 SLEEP Timing



**6 INTERRUPTS**

The HD64180 CPU has twelve interrupt sources, four external and eight internal, with fixed priority.

This section explains the CPU registers associated with interrupt

processing, the TRAP interrupt, interrupt response modes and the external interrupts. The detailed discussion of internal interrupt generation (except TRAP) is presented in the appropriate hardware section (i.e. PRT, DMAC, ASCI and CSI/O).

Priority	Interrupt	
Higher Priority	1	TRAP (Undefined Op-code Trap) . . . . . Internal Interrupt
	2	NMI (Non Maskable Interrupt)
	3	INT <sub>0</sub> (Maskable Interrupt Level 0) } External Interrupt
	4	INT <sub>1</sub> (Maskable Interrupt Level 1) }
	5	INT <sub>2</sub> (Maskable Interrupt Level 2) }
	6	Timer 0
	7	Timer 1
	8	DMA channel 0
	9	DMA channel 1
	10	Clocked Serial I/O Port
	11	Asynchronous SCI channel 0
Lower Priority	12	Asynchronous SCI channel 1

Figure 20 Interrupt Sources

**6.1 Interrupt Control Registers and Flags**

The HD64180 contains three registers and two flags which are associated with interrupt processing.

Register and Flag Name	Function	Access Method
I	Contains upper 8-bit of interrupt vector	LD A, I and LD I, A instructions
IL	Contains lower 8-bit of interrupt vector	I/O instruction (addr = 33H)
ITC	Interrupt/Trap control	I/O instruction (addr = 34H)
IEF <sub>1</sub> , IEF <sub>2</sub>	Enable/disable interrupt	EI, DI, LD A, I, and LD A, R instructions


**(1) Interrupt Vector Register (I)**

Mode 2 for INT<sub>0</sub> external interrupt, INT<sub>1</sub> and INT<sub>2</sub> external interrupts and all internal interrupts (except TRAP) use a programmable vectored technique to determine the address at which interrupt processing starts. In response to the interrupt a 16-bit address is generated. This address accesses a vector table in memory to obtain the address at which execution restarts.

While the method for generation of the least significant byte of the table address differs, all vectored interrupts use the contents of I as the most significant byte of the table address. By programming the contents of I, vector tables can be relocated on 256 bytes boundaries throughout the 64k bytes logical address space.

Note that I is read/written with the LD A, I and LD I, A instructions rather than I/O (IN, OUT) instructions. I is initialized to 00H during RESET.


**(2) Interrupt Vector Low Register (IL)**



This register determines the most significant three bits of the low-order byte of the interrupt vector table address for external interrupts INT<sub>1</sub> and INT<sub>2</sub> and all internal interrupts (except TRAP). The five least significant bits are fixed for each specific interrupt source. By programming IL the vector table can be relocated on 32 bytes boundaries

IL is initialized to 00H during RESET

**(3) INT/TRAP Control Register (ITC)**



ITC is used to handle TRAP interrupts and to enable or disable the external maskable interrupt inputs INT<sub>0</sub>, INT<sub>1</sub>, and INT<sub>2</sub>.

**TRAP (bit 7)**

This bit is set to 1 when an undefined op-code is fetched. TRAP can be reset under program control by writing it with 0, however it cannot be written with 1 under program control. TRAP is cleared to 0 during RESET.

**UFO: Undefined Fetch Object (bit 6)**

When a TRAP interrupt occurs (TRAP bit is set to 1), the contents of UFO allow determination of the starting address of the undefined instruction. This is necessary since the TRAP may occur on either the second or third byte of the op-code. UFO allows the stacked PC value (stacked in response to TRAP) to be correctly adjusted. If UFO = 0, the first op-code should be interpreted as the stacked PC-1. If UFO = 1, the first op-code address is stacked PC-2. UFO is read-only

**ITE2,1,0: Interrupt Enable 2,1,0 (bits 2-0)**

ITE<sub>2</sub>, ITE<sub>1</sub> and ITE<sub>0</sub> enable and disable the external interrupt inputs INT<sub>2</sub>, INT<sub>1</sub>, and INT<sub>0</sub> respectively. If cleared to 0, the interrupt is masked. During RESET, ITE<sub>0</sub> is initialized to 1 while ITE<sub>1</sub> and ITE<sub>2</sub> are initialized to 0

**Interrupt Enable Flag 1,2 (IEF<sub>1</sub>, IEF<sub>2</sub>)**

IEF<sub>1</sub> controls the overall enabling and disabling of all internal and external maskable interrupts (i.e. all interrupts except NMI and





**TRAP).**

If  $IEF_1 = 0$ , all maskable interrupts are disabled.  $IEF_1$  can be reset to 0 by the DI (Disable Interrupts) instruction and set to 1 by the EI (Enable Interrupts) instruction.

The purpose of  $IEF_2$  is to correctly manage the occurrence of  $\overline{NMI}$ . During  $\overline{NMI}$ , the prior interrupt reception state is saved and all maskable interrupts are automatically disabled ( $IEF_1$  copied to

$IEF_2$  and then  $IEF_1$  cleared to 0). At the end of the  $\overline{NMI}$  interrupt service routine, execution of the RETN (Return from Non-maskable Interrupt) will automatically restore the interrupt receiving state (by copying  $IEF_2$  to  $IEF_1$ ) prior to the occurrence of  $\overline{NMI}$ .

$IEF_2$  state can be reflected in the P/V bit of the CPU Status register by executing LD A, I or LD A, R instructions.

Table 2 shows the state of  $IEF_1$  and  $IEF_2$ .

Table 2 State of  $IEF_1$  and  $IEF_2$

CPU Operation	$IEF_1$	$IEF_2$	REMARKS
RESET	0	0	Inhibits the interrupt except $\overline{NMI}$ and TRAP.
$\overline{NMI}$	0	$IEF_1$	Copies the contents of $IEF_1$ to $IEF_2$ .
RETN	$\overline{IEF_2}$	not affected	Returns from the $\overline{NMI}$ service routine.
Interrupt except $\overline{NMI}$ and TRAP	0	0	Inhibits the interrupt except $\overline{NMI}$ and TRAP
RETI	not affected	not affected	
TRAP	not affected	not affected	
EI	1	1	
DI	0	0	
LD A, I	not affected	not affected	Transfers the contents of $IEF_2$ to P/V flag
LD A, R	not affected	not affected	Transfers the contents of $IEF_2$ to P/V flag.

**6.2 TRAP Interrupt**

The HD64180 generates a non-maskable (not affected by the state of  $IEF_1$ ) TRAP interrupt when an undefined op-code fetch occurs. This feature can be used to increase software reliability, implement an 'extended' instruction set, or both. TRAP may occur during op-code fetch cycles and also if an undefined op-code is fetched during the interrupt acknowledge cycle for  $\overline{INT}_0$  when Mode 0 is used.

When a TRAP interrupt occurs the HD64180 operates as follows.

- (1) The TRAP bit in the Interrupt TRAP/Control (ITC) register is set to 1.
- (2) The current PC (Program Counter) value, reflecting the location of the undefined op-code, is saved on the stack.
- (3) The HD64180 vectors to logical address 0. Note that if logical

address 0000H is mapped to physical address 00000H, the vector is the same as for RESET. In this case, testing the TRAP bit in ITC will reveal whether the restart at physical address 00000H was caused by RESET or TRAP.

The state of the UFO (Undefined Fetch Object) bit in ITC allows TRAP manipulation software to correctly 'adjust' the stacked PC depending on whether the second or third byte of the op-code generated the TRAP. If  $UFO = 0$ , the starting address of the invalid instruction is equal to the stacked PC-1. If  $UFO = 1$ , the starting address of the invalid instruction is equal to the stacked PC-2. Fig. 21 shows TRAP Timing.

Note that Bus Release cycle, Refresh cycle, DMA cycle and WAIT cycle can't be inserted just after  $T_{TP}$  state which is inserted for TRAP interrupt sequence.




Figure 21 (a) TRAP Timing – 2nd Op-code Undefined




Figure 21 (b) TRAP Timing – 2nd Op-code Undefined

3

**6.3 External Interrupts**

The HD64180 has four external hardware interrupt inputs.

- (1)  $\overline{\text{NMI}}$  — Non-maskable Interrupt
- (2)  $\overline{\text{INT}}_0$  — Maskable Interrupt Level 0
- (3)  $\overline{\text{INT}}_1$  — Maskable Interrupt Level 1
- (4)  $\overline{\text{INT}}_2$  — Maskable Interrupt Level 2

$\overline{\text{NMI}}$ ,  $\overline{\text{INT}}_1$ , and  $\overline{\text{INT}}_2$  have fixed interrupt response modes.  $\overline{\text{INT}}_0$  has three different software programmable interrupt response modes — Mode 0, Mode 1 and Mode 2.

**6.4 NMI — Non-Maskable Interrupt**

The NMI interrupt input is edge sensitive and cannot be masked by software. When NMI is detected, the HD64180 operates as follows.

- (1) DMAC operation is suspended by clearing the DME (DMA Main Enable) bit in DCNTL.
- (2) The PC is pushed onto the stack.
- (3) The contents of  $\text{IEF}_1$  are copied to  $\text{IEF}_2$ . This saves the interrupt reception state that existed prior to NMI.
- (4)  $\text{IEF}_1$  is cleared to 0. This disables all external and internal maskable interrupts (i.e. all interrupts except NMI and TRAP).

- (5) Execution commences at logical address 0066H.

The last instruction of an NMI service routine should be RETN (Return from Non-maskable Interrupt). This restores the stacked PC, allowing the interrupted program to continue. Furthermore, RETN causes  $\text{IEF}_2$  to be copied to  $\text{IEF}_1$ , restoring the interrupt reception state that existed prior to the NMI.

Note that NMI, since it can be accepted during HD64180 on-chip DMAC operation, can be used to externally interrupt DMA transfer. The NMI service routine can reactivate or abort the DMAC operation as required by the application.

For NMI, special care must be taken to insure that interrupt inputs do not 'overrun' the NMI service routine. Unlimited NMI inputs without a corresponding number of RETN instructions will eventually cause stack overflow.

Fig. 22 shows the use of NMI and RETN while Fig. 23 details NMI response timing. NMI is edge sensitive and the internally latched NMI falling edge is sampled before the falling edge of clock state prior to  $T_3$  or  $T_i$  in the last machine cycle, the internally latched NMI is sampled at the falling edge of the clock state prior to  $T_3$  or  $T_i$  in the last machine cycle and NMI acknowledge cycle begins at the end of the current machine cycle.




Figure 22  $\overline{\text{NMI}}$  Sequence




Figure 23  $\overline{\text{NMI}}$  Timing



**6.5  $\overline{INT}_0$  – Maskable Interrupt Level 0**

The next highest priority external interrupt after  $\overline{NMI}$  is  $\overline{INT}_0$ .  $\overline{INT}_0$  is sampled at the falling edge of the clock state prior to  $T_3$  or  $T_i$  in the last machine cycle. If  $\overline{INT}_0$  is asserted LOW at the falling edge of the clock state prior to  $T_3$  or  $T_i$  in the last machine cycle,  $\overline{INT}_0$  is accepted. The interrupt is masked if either the IEF<sub>1</sub> flag or the ITE0 (Interrupt Enable 0) bit in ITC are cleared to 0. Note that after RESET the state is as follows.

- (1) IEF<sub>1</sub> is 0, so  $\overline{INT}_0$  is masked.
- (2) ITE0 is 1, so  $\overline{INT}_0$  is enabled by execution of the EI (Enable Interrupts) instruction.

The  $\overline{INT}_0$  interrupt is unique in that three programmable interrupt response modes are available – Mode 0, Mode 1, and Mode 2. The specific mode is selected with the IM 0, IM 1 and IM 2 (Set Interrupt Mode) instructions. During RESET, the HD64180 is initialized to use Mode 0 for  $\overline{INT}_0$ .

The three interrupt response modes for  $\overline{INT}_0$  are...


- (1) Mode 0 – Instruction fetch from data bus.
- (2) Mode 1 – Restart at logical address 0038H.
- (3) Mode 2 – Low byte vector table address fetch from data bus.

**$\overline{INT}_0$  Mode 0**

During the interrupt acknowledge cycle, an instruction is fetched from the data bus ( $D_0$ - $D_7$ ) at the rising edge of  $T_3$ . Often, this instruction is one of the eight single byte RST (RESTART) instructions which stack the PC and restart execution at a fixed logical address. However, multibyte instructions can be processed if the interrupt acknowledging device can provide a multibyte response. Unlike all other interrupts, the PC is not automatically stacked.

Note that TRAP interrupt will occur if an invalid instruction is fetched during  $\overline{INT}_0$  Mode 0 interrupt acknowledge.

Fig. 24 shows  $\overline{INT}_0$  Mode 0 Timing.



\* Two wait states are automatically inserted.

Figure 24  $\overline{INT}_0$  Mode 0 Timing (RST Instruction on the Data Bus)

3

**$\overline{INT}_0$  Mode 1**

When  $\overline{INT}_0$  is received, the PC is stacked and instruction execution restarts at logical address 0038H. Both IEF<sub>1</sub> and IEF<sub>2</sub> flags are reset to 0, disabling all maskable interrupts. The interrupt service routine should normally terminate with the EI (Enable Interrupts)

instruction followed by the RETI (Return from Interrupt) instruction, so that the interrupts are reenabled. Fig. 25 shows the use of  $\overline{INT}_0$  (Mode 1) and RETI.

Fig. 26 shows  $\overline{INT}_0$  Mode 1 timing.




Figure 25  $\overline{INT}_0$  Mode 1 Interrupt Sequence




Figure 26  $\overline{INT}_0$  Mode 1 Timing



**INT<sub>0</sub> Mode 2**

This method determines the restart address by reading the contents of a table residing in memory. The vector table consists of up to 128 two-byte restart addresses stored in low byte, high byte order.

The vector table address is located on 256 bytes boundaries in the 64k bytes logical address space as programmed in the 8-bit Interrupt Vector Register (I). Fig. 27 shows the INT<sub>0</sub> Mode 2 Vector acquisition.

During INT<sub>0</sub> Mode 2 acknowledge cycle, first, the low-order 8 bits of vector is fetched from the data bus at the rising edge of T<sub>3</sub>

and CPU acquires the 16-bit vector.

Next, the PC is stacked. Finally, the 16-bit restart address is fetched from the vector table and execution commences at that address.

Note that external vector acquisition is indicated by  $\overline{\text{LIR}}$  and  $\overline{\text{IOE}}$  both LOW. Two wait states (Tw) are automatically inserted for external vector fetch cycles.

During RESET the Interrupt Vector Register (I) is initialized to 00H and, if necessary, should be set to a different value prior to the occurrence of a INT<sub>0</sub> Mode 2 interrupt. Fig. 28 shows INT<sub>0</sub> Mode 2 interrupt Timing.





Figure 27 INT<sub>0</sub> Mode 2 Vector Acquisition



\* Two wait states are automatically inserted.

Figure 28  $\overline{INT}_0$  Mode 2 Timing

**6.6  $\overline{INT}_1, \overline{INT}_2$**

The operation of external interrupts  $\overline{INT}_1$  and  $\overline{INT}_2$  is a vector mode similar to  $\overline{INT}_0$  Mode 2. The difference is that  $\overline{INT}_1$  and  $\overline{INT}_2$  generate the low-order byte of vector table address using the  $IL_0$  (Interrupt Vector Low) register rather than fetching it from the data bus. This is also the interrupt response sequence used for all internal interrupts (except TRAP).

As shown in Fig. 29 the low-order byte of vector table address is comprised of the most significant three bits of the software programmable  $IL$  register and the least significant five bits which are a unique fixed value for each interrupt ( $\overline{INT}_1, \overline{INT}_2$  and internal) source.

$\overline{INT}_1$  and  $\overline{INT}_2$  are globally masked by  $IEF_1 = 0$ . Each is also individually maskable by respectively clearing the  $ITE1$  and  $ITE2$  (bits 1, 2) of the  $INT/TRAP$  control register to 0.

During RESET,  $IEF_1, ITE1$  and  $ITE2$  bits are initialized to 0.

**6.7 Internal interrupts**

Internal interrupts (except TRAP) use the same vectored response mode as  $\overline{INT}_1$  and  $\overline{INT}_2$  (Fig 29). Internal interrupts are globally masked by  $IEF_1 = 0$ . Individual internal interrupts are enabled/disabled by programming each individual I/O (PRT, DMAC, CSI/O, ASCII) control register. The lower vector of  $\overline{INT}_1, \overline{INT}_2$ , and internal interrupt are summarized in Table 3.






Figure 29  $\overline{INT_1}$ ,  $\overline{INT_2}$  and Internal Interrupts Vector Acquisition

Table 3 Interrupt Source and Lower Vector

Interrupt Source	Priority	IL			Fixed Code				
		b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>
$\overline{INT_1}$	Highest ↑ ↓ Lowest	*	*	*	0	0	0	0	0
$\overline{INT_2}$		*	*	*	0	0	0	1	0
PRT channel 0		*	*	*	0	0	1	0	0
PRT channel 1		*	*	*	0	0	1	1	0
DMA channel 0		*	*	*	0	1	0	0	0
DMA channel 1		*	*	*	0	1	0	1	0
CSI/O		*	*	*	0	1	1	0	0
ASCI channel 0		*	*	*	0	1	1	1	0
ASCI channel 1		*	*	*	1	0	0	0	0

\* Programmable

3



**Interrupt Acknowledge Cycle Timing**

Fig. 30 shows interrupt acknowledge cycle timing for internal interrupts,  $\overline{INT}_1$ , and  $\overline{INT}_2$ .  $\overline{INT}_1$  and  $\overline{INT}_2$  are sampled at the falling

edge of clock state prior to  $T_3$  or  $T_i$  in the last machine cycle. If  $\overline{INT}_1$  or  $\overline{INT}_2$  is asserted LOW at the falling edge of clock state prior to  $T_3$  or  $T_i$  in the last machine cycle, the interrupt request is accepted.




Figure 30  $\overline{INT}_1, \overline{INT}_2$  and Internal Interrupts Timing

**6.8 Interrupt Sources and Reset**

**(1) Interrupt Vector Register (I)**

All bits are reset to 0. Since  $I = 0$  locates the vector tables starting at logical address 0000H, vectored interrupts ( $\overline{INT}_0$  Mode 2,  $\overline{INT}_1, \overline{INT}_2$  and internal interrupts) will overlap with fixed restart interrupts like RESET (0), NMI (0066H),  $\overline{INT}_0$  Mode 1 (0038H) and RST (0000H - 0038H). The vector table(s) can be built elsewhere in memory and located on 256 bytes boundaries by reprogramming I with the LD I, A instruction.

**(2) IL Register**

Bits 7 - 5 are reset to 0. The IL Register can be programmed to locate the vector table for  $\overline{INT}_1, \overline{INT}_2$  and internal interrupts on 32 bytes sub-boundaries within the 256 bytes area specified by I.

**(3) IEF<sub>1</sub>, IEF<sub>2</sub> Flags**

Reset to 0. Interrupts other than  $\overline{NMI}$  and TRAP are disabled.

**(4) ITC Register**

ITE0 are set to 1. ITE1 and ITE2 are reset to 0.  $\overline{INT}_0$  can be enabled by the EI instruction, which sets IEF<sub>1</sub> = 1. To enable  $\overline{INT}_1$  and  $\overline{INT}_2$  also requires that the ITE1 and ITE2 bits be respectively set = 1 by writing to ITC.

**(5) I/O Control Registers**

Interrupt enable bits reset to 0. All HD64180 on-chip I/O (PRT, DMAC, CSI/O, ASCII) interrupts are disabled and can be individually enabled by writing to each I/O control register interrupt enable bit.

**6.9 Difference between  $\overline{INT}_0$  interrupt and the other interrupts ( $\overline{INT}_1, \overline{INT}_2$  and internal interrupts) in the interrupt acknowledge cycles**

As shown in Fig. 24, Fig. 26, Fig. 28 and Fig. 30, the interrupt acknowledge cycle of  $\overline{INT}_0$  is different from those of the other interrupts, that is,  $\overline{INT}_1, \overline{INT}_2$  and internal interrupts concerning the state of control signals. The state of the control signals in each interrupt acknowledge cycle are shown below.

$\overline{INT}_0$  interrupt acknowledge cycle:  $\overline{LIR} = 0, \overline{IOE} = 0, ST = 0$   
 $\overline{INT}_1, \overline{INT}_2$ , and internal interrupt acknowledge cycle:  $\overline{LIR} = 1, \overline{IOE} = 1, ST = 0$



**7 MEMORY MANAGEMENT UNIT (MMU)**

The HD64180 contains an on-chip MMU which performs the translation of the CPU 64k bytes (16-bit addresses- 0000H to FFFFH) logical memory address space into a 512k bytes (19-bit addresses- 00000H to 7FFFFH) physical memory address space. Address translation occurs internally in parallel with other CPU operation.

**7.1 Logical Address Spaces**

The 64k bytes CPU logical address space is interpreted by the MMU as consisting of up to three separate logical address areas, Common Area 0, Bank Area and Common Area 1.

As shown in Fig. 31 a variety of logical memory configurations are possible. The boundaries between the Common and Bank Areas can be programmed with 4k bytes resolution.




Figure 31 Logical Address Mapping Examples

**7.2 Logical to Physical Address Translation**

Fig. 32 shows an example in which the three logical address space portions are mapped into a 512k bytes physical address space. The important points to note are that Common and Bank Areas can

overlap and that Common Area 1 and Bank Area can be freely relocated (on 4k bytes physical address boundaries). Common Area 0 (if it exists) is always based at physical address 00000H.




Figure 32 Logical → Physical Memory Mapping Example



**7.3 MMU Block Diagram**

The MMU block diagram is shown in Fig. 33. The MMU translates internal 16-bit logical addresses to external 19-bit physical addresses.




Figure 33 MMU Block Diagram

Whether address translation takes place depends on the type of CPU cycle as follows.

(1) Memory Cycles

Address Translation occurs for all memory access cycles including instruction and operand fetches, memory data reads and writes, hardware interrupt vector fetch and software interrupt restarts.

(2) I/O Cycles

The MMU is logically bypassed for I/O cycles. The 16-bit logical I/O address space corresponds directly with the 16-bit physical I/O address space. The upper three bits (A<sub>16</sub>-A<sub>18</sub>) of the physical address are always 0 during I/O cycles.




Figure 34 I/O Address Translation

(3) DMA Cycles

When the HD64180 on-chip DMAC is using the external bus, the MMU is physically bypassed. The 19-bit source and destination

registers in the DMAC are directly output on the physical address bus (A<sub>0</sub>-A<sub>18</sub>).

**7.4 MMU Registers**

Three MMU registers are used to program a specific configuration of logical and physical memory.

- (1) MMU Common/Bank Area Register (CBAR)
- (2) MMU Common Base Register (CBR)
- (3) MMU Bank Base Register (BBR)

CBAR is used to define the logical memory organization, while CBR and BBR are used to relocate logical areas within the 512k bytes physical address space. The resolution for both setting boundaries within the logical space and relocation within the physical

space is 4k bytes.

The CAR field of CBAR determines the start address of Common Area 1 (Upper Common) and by default, the end address of the Bank Area. The BAR field determines the start address of the Bank Area and by default, the end address of Common Area 0 (Lower Common).

The CA and BA fields of CBAR may be freely programmed subject only to the restriction that CA may never be less than BA. Fig. 35 and Fig. 36 shows example of logical memory organizations associated with different values of CA and BA.




Figure 35 Logical Memory Organization




Figure 36 Logical Space Configuration (Example)




3

7.5 MMU Register Description

(1) MMU Common/Bank Area Register (CBAR)

CBAR specifies boundaries within the HD64180 64k bytes logical address space for up to three areas, Common Area 0, Bank Area, and Common Area 1.



CA3-CA0: CA (bits 7-4)

CA specifies the start (low) address (on 4k bytes boundaries) for the Common Area 1. This also determines the last address of the Bank Area. All bits of CA are initialized to 1 during RESET


BA3-BA0: BA (bits 3-0)

BA specifies the start (low) address (on 4k bytes boundaries) for the Bank Area. This also determines the last address of the Common Area 0. All bits of BA are initialized to 0 during RESET.

(2) MMU Common Base Register (CBR)

CBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Common Area 1 accesses. All bits of CBR are initialized to 0 during RESET.


MMU Common Base Register (CBR . I/O Address = 38H)



(3) MMU Bank Base Register (BBR)

BBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Bank Area accesses. All bits of BBR are initialized to 0 during RESET.

MMU Bank Base Register (BBR . I/O Address = 39H)



7.6 Physical Address Translation

Fig. 37 shows the way in which physical addresses are generated based on the contents of CBAR, CBR and BBR. MMU comparators classify an access by logical area as defined by CBAR. Depending on which of the three potential logical areas (Common Area 1, Bank Area or Common Area 0) is being accessed, the appropriate 7-bit base address is added to the upper 4 bits of the logical address, yielding a 19-bit physical address. CBR is associated with Common Area 1 accesses. Common Area 0 accesses use a (non-accessible, internal) base register which contains 0. Thus, Common Area 0, if defined, is always based at physical address 00000H.




Figure 37 Physical Address Generation



**7.7 MMU and RESET**

During RESET, all bits of the CA field of CBAR are set to 1 while all bits of the BA field of CBAR, CBR, and BBR are cleared to 0. The logical 64k bytes address space corresponds directly with the first 64k bytes (0000H to FFFFH) of the 512k bytes (00000H to 7FFFFH) physical address space. Thus, after RESET, the HD64180 will begin execution at logical and physical address 0.

**7.8 MMU Register Access Timing**

When data is written into CBAR, CBR, or BBR, the value will be effective from the cycle immediately following the I/O write cycle which updates these registers.

Care must be taken during MMU programming to insure that CPU program execution is not disrupted. Observe that the next cycle following MMU register programming will normally be an op-code fetch from the newly translated address. One simple technique is to localize all MMU programming routines in a Common Area that is always enabled.


**8 DYNAMIC RAM REFRESH CONTROL**

The HD64180 incorporates a dynamic RAM refresh control circuit including 8-bit refresh address generation and programmable refresh timing. This circuit generates asynchronous refresh cycles inserted at the programmable interval independent of CPU program execution. For systems which don't use dynamic RAM, the refresh function can be disabled.

When the internal refresh controller determines that a refresh cycle should occur, the current instruction is interrupted at the first breakpoint between machine cycles. The refresh cycle is inserted by placing the refresh address on A<sub>0</sub>-A<sub>7</sub> and the REF output is driven LOW.

Refresh cycles may be programmed to be either two or three clock cycles in duration by programming the REFW (Refresh Wait) bit in Refresh Control Register (RCR). Note that the external WAIT input and the internal wait state generator are not effective during refresh.

Fig. 38 shows the timing of a refresh cycle with a refresh wait (T<sub>RW</sub>) cycle.



NOTE: \* If three refresh cycles are specified, T<sub>RW</sub> is inserted. Otherwise, T<sub>RW</sub> is not inserted.  
MC: Machine Cycle

Figure 38 Refresh Timing

**8.1 Refresh Control Register (RCR)**

RCR specifies the interval and length of refresh cycles, as well as enabling or disabling the refresh function.

Refresh Control Register (RCR, I/O Address = 36H)

bit 7	6	5	4	3	2	1	0
REFE	REFW	-	-	-	-	CYC1	CYC0
R/W	R/W					R/W	R/W

**REFE: Refresh Enable (bit 7)**

REFE = 0 disables the refresh controller while REFE = 1 enables refresh cycle insertion. REFE is set to 1 during RESET.

**REFW: Refresh Wait (bit 6)**

REFW = 0 causes the refresh cycle to be two clocks in duration. REFW = 1 causes the refresh cycle to be three clocks in duration by adding a refresh wait cycle (T<sub>RW</sub>). REFW is set to 1 during RESET.

**CYC1, 0: Cycle Interval (bits 1-0)**

CYC1 and CYC0 specify the interval (in clock cycles) between refresh cycles.

In the case of dynamic RAMs requiring 128 refresh cycles every 2 ms (or 256 cycles every 4 ms), the required refresh interval is less than or equal to 15.625 μs. Thus, the underlined values indicate the best refresh interval depending on CPU clock frequency. CYC0 and CYC1 are cleared to 0 during RESET.



Table 4 Refresh Interval

CYC1	CYC0	Insertion interval	Time interval				
			$\phi$ : 10 MHz	8 MHz	6 MHz	4 MHz	2.5 MHz
0	0	10 states	(1.0 $\mu$ s)*	(1.25 $\mu$ s)*	1.66 $\mu$ s	2.5 $\mu$ s	4.0 $\mu$ s
0	1	20 states	(2.0 $\mu$ s)*	(2.5 $\mu$ s)*	3.3 $\mu$ s	5.0 $\mu$ s	8.0 $\mu$ s
1	0	40 states	(4.0 $\mu$ s)*	(5.0 $\mu$ s)*	6.6 $\mu$ s	10.0 $\mu$ s	16.0 $\mu$ s
1	1	80 states	(8.0 $\mu$ s)*	(10.0 $\mu$ s)*	13.3 $\mu$ s	20.0 $\mu$ s	32.0 $\mu$ s

\* calculated interval

**8.2 Refresh control and reset**

After RESET, based on the initialized value of RCR, refresh cycles will occur with an interval of 10 clock cycles and be 3 clock cycles in duration.

**8.3 Dynamic RAM refresh operation notes**

- (1) Refresh cycle insertion is stopped when the CPU is in the following states.
  - (a) During RESET
  - (b) When the bus is released in response to  $\overline{\text{BUSREQ}}$
  - (c) During SLEEP mode
  - (d) During WAIT states
- (2) Refresh cycles are suppressed when the bus is released in response to  $\overline{\text{BUSREQ}}$ . However, the refresh timer continues to operate. Thus, the time at which the first refresh cycle occurs after the HD64180 re-acquires the bus depends on the refresh timer, and has no timing relationship with the bus exchange.
- (3) Refresh cycles are suppressed during SLEEP mode. If a refresh cycle is requested during SLEEP mode, the refresh cycle request is internally 'latched' (until replaced with the next refresh request). The 'latched' refresh cycle is inserted at the end of the first machine cycle after SLEEP mode is exited. After this initial cycle, the time at which the next refresh cycle will occur depending on the refresh time, and has no timing relationship with the exit from SLEEP mode.
- (4) Regarding (2) and (3), the refresh address is incremented by 1 for each successful refresh cycle, not for each refresh request. Thus, independent of the number of 'missed' refresh requests, each refresh bus cycle will use a refresh address incremented by 1 from that of the previous refresh bus cycles.

**9 WAIT STATE GENERATOR**

**9.1 Wait State Timing**

To ease interfacing with slow memory and I/O devices, the HD64180 uses wait states ( $T_w$ ) to extend bus cycle timing. A wait state(s) is inserted based on the combined (logical OR) state of the external  $\overline{\text{WAIT}}$  input and an internal programmable wait state ( $T_w$ ) generator. Wait states ( $T_w$ ) can be inserted in both CPU execution and DMA transfer cycles.

**9.2  $\overline{\text{WAIT}}$  Input**

When the external  $\overline{\text{WAIT}}$  input is asserted LOW, wait state ( $T_w$ ) are inserted between  $T_2$  and  $T_3$  to extend the bus cycle duration. The  $\overline{\text{WAIT}}$  input is sampled at the falling edge of the system clock in  $T_2$  or  $T_w$ . If the  $\overline{\text{WAIT}}$  input is asserted LOW at the falling edge of the system clock in  $T_w$ , another  $T_w$  is inserted into the bus cycle. Note that  $\overline{\text{WAIT}}$  input transitions must meet specified set-up and hold times. This can easily be accomplished by externally synchronizing  $\overline{\text{WAIT}}$  input transitions with the rising edge of the system clock.

Dynamic RAM refresh is not performed during wait states ( $T_w$ ) and thus systems designs which uses the automatic refresh function must consider the affects of the occurrence and duration of wait states ( $T_w$ ).

Fig. 39 shows  $\overline{\text{WAIT}}$  timing.





Figure 39  $\overline{\text{WAIT}}$  Timing

**9.3 Programmable Wait State Insertion**

In addition to the WAIT input, wait states (Tw) can also be programmably inserted using the HD64180 on-chip wait state generator. Wait state (Tw) timing applies for both CPU execution and on-chip DMAC cycles.

By programming the 4 significant bits of the DMA/WAIT Control Register (DCNTL), the number of wait states (Tw) automatically inserted in memory and I/O cycles can be separately specified. Bits 4-5 specify the number of wait states (Tw) inserted for I/O access and bits 6-7 specify the number of wait states (Tw) inserted for memory access.



The number of wait states (Tw) inserted in a specific cycle is the maximum of the number requested by the WAIT input, and the

number automatically generated by the on-chip wait state generator.

**MW11, MW10: Memory Wait Insertion (bits 7-6)**

For CPU and DMAC cycles which access memory (including memory mapped I/O), 0 to 3 wait states may be automatically inserted depending on the programmed value in MW11 and MW10.

MW11	MW10	The number of wait states
0	0	0
0	1	1
1	0	2
1	1	3

**IW11, IW10: I/O Wait Insertion (bits 5-4)**

For CPU and DMA cycles which access external I/O (and interrupt acknowledge cycles), 1 to 6 wait states (Tw) may be automatically inserted depending on the programmed value in IW11 and IW10.

IW11	IW10	The number of wait states				
		For external I/O registers accesses	For internal I/O registers accesses	For $\overline{INT}_0$ interrupt acknowledge cycles when $\overline{LIR}$ is LOW	For $\overline{INT}_1, \overline{INT}_2$ and internal interrupts acknowledge cycles (Note (2))	For $\overline{NMI}$ interrupt acknowledge cycles when $\overline{LIR}$ is LOW (Note (2))
0	0	1	0 (Note (1))	2	2	0
0	1	2		4		
1	0	3		5		
1	1	4		6		

NOTE. (1) For HD64180 internal I/O register access (I/O addresses 0000H-003FH), IW11 and IW10 do not determine wait state (Tw) timing. For ASCII, CSI/O and PRT Data Register accesses, 0 to 4 wait states (Tw) will be generated. Wait states inserted during access to these registers is a function of internal synchronization requirements and CPU state. All other on-chip I/O register accesses (i.e. MMU, DMAC, ASCII Control Registers, etc.) have 0 wait states inserted and thus require only three clock cycles.

(2) For interrupt acknowledge cycles in which  $\overline{LIR}$  is HIGH, such as interrupt vector table read and PC stacking cycle, memory access timing applies.

**9.4 WAIT Input and RESET**

During RESET, MW11, MW10, IW11 and IW10 are all set to 1, selecting the maximum number of wait states (Tw) (3 for memory accesses, 4 for external I/O accesses).

Also, note that the WAIT input is ignored during RESET. For

example, if RESET is detected while the HD64180 is in a wait state (Tw), the wait stated cycle in progress will be aborted, and the RESET sequence initiated. Thus, RESET has higher priority than WAIT.



## 10 DMA CONTROLLER (DMAC)

The HD64180 contains a two channel DMA (Direct Memory Access) controller which supports high speed data transfer. Both channels (channel 0 and channel 1) have the following capabilities.

### Memory Address Space

Memory source and destination addresses can be directly specified anywhere within the 512k bytes physical address space using 19-bit source and destination memory addresses. In addition, memory transfers can arbitrarily cross 64k bytes physical address boundaries without CPU intervention.

### I/O Address Space

I/O source and destination addresses can be directly specified anywhere within the 64k bytes I/O address space (16-bit source and destination I/O addresses).

### Transfer Length

Up to 64k bytes can be transferred based on a 16-bit byte count register.

### DREQ Input

Level and edge sense  $\overline{\text{DREQ}}$  input detection are selectable.

### TEND Output

Used to indicate DMA completion to external devices.

### Transfer Rate

Each byte transfer can occur every six clock cycles. Wait states can be inserted in DMA cycles for slow memory or I/O devices. At the system clock ( $\phi$ ) = 6 MHz, the DMA transfer rate is as high as 1.0 megabytes/second (no wait states).

Additional feature disk for DMA interrupt request by DMA END.

Each channel has the following additional specific capabilities.

### Channel 0

- Memory  $\longleftrightarrow$  memory, memory  $\longleftrightarrow$  I/O, memory  $\longleftrightarrow$  memory mapped I/O transfers
- Memory address increment, decrement, no-change
- Burst or cycle steal memory  $\longleftrightarrow$  memory transfers
- DMA to and from both ASCII channels
- Higher priority than DMAC channel 1

### Channel 1

- Memory  $\longleftrightarrow$  I/O transfer
- Memory address increment, decrement

### DMAC Registers

Each channel of the DMAC (channel 0, 1) has three registers specifically associated with that channel.

#### Channel 0

- SAR0 – Source Address Register
- DAR0 – Destination Address Register
- BCR0 – Byte Count Register

#### Channel 1

- MAR1 – Memory Address Register
- IAR1 – I/O Address Register
- BCR1 – Byte Count Register

The two channels share the following three additional registers in common.

- DSTAT – DMA Status Register
- DMODE – DMA Mode Register
- DCNTL – DMA Control Register

## 10.1 DMAC Block Diagram

Fig. 40 shows the HD64180 DMAC Block Diagram.




Figure 40 DMAC Block Diagram

10.2 DMAC Register Description

(1) DMA Source Address Register Channel 0 (SAR0: I/O Address = 20H to 22H)

Specifies the physical source address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 source can be memory, I/O or memory mapped I/O

(2) DMA Destination Address Register Channel 0 (DAR0: I/O Address = 23H to 25H)

Specifies the physical destination address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 destination can be memory, I/O or memory mapped I/O.

(3) DMA Byte Count Register Channel 0 (BCR0: I/O Address = 26H to 27H)

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one. If "n" bytes should be transferred, "n" must be stored before the DMA operation.

(4) DMA Memory Address Register Channel 1 (MAR1: I/O Address = 28H to 2AH)

Specifies the physical memory address for channel 1 transfers. This may be destination or source memory address. This register contains 19 bits and may specify up to 512k bytes memory addresses.

(5) DMA I/O Address Register Channel 1 (IAR1: I/O Address = 2BH to 2CH)


Specifies the I/O address for channel 1 transfers. This may be destination or source I/O address. This register contains 16 bits and may specify up to 64k bytes I/O addresses.

(6) DMA Byte Count Register Channel 1 (BCR1: I/O Address = 2EH to 2FH)

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one.

(7) DMA Status Register (DSTAT)

DSTAT is used to enable and disable DMA transfer and DMA termination interrupts. DSTAT also allows determining the status of a DMA transfer i.e. completed or in progress.



DE1: DMA Enable Channel 1 (bit 7)

When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE1, DWE1 should be written with 0 during the same register write access. Writing DE1 to 0 disables channel 1 DMA, but DMA is restartable. Writing DE1 to 1 enables channel 1 DMA and automatically sets DME (DMA Main Enable) to 1. DE1 is cleared to 0 during RESET.

DE0: DMA Enable Channel 0 (bit 6)

When DE0 = 1 and DME = 1, channel 0 DMA is enabled. When a DMA transfer terminates (BCR0 = 0), DE0 is cleared to 0 by the DMAC. When DE0 = 0 and the DMA interrupt is enabled

(DIE0 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE0, DWE0 should be written with 0 during the same register write access. Writing DE0 to 0 disables channel 0 DMA. Writing DE0 to 1 enables channel 0 DMA and automatically sets DME (DMA Main Enable) to 1. DE0 is cleared to 0 during RESET.

DWE1: DE1 Bit Write Enable (bit 5)

When performing any software write to DE1, DWE1 should be written with 0 during the same access. DWE1 write value of 0 is not held and DWE1 is always read as 1.

DWE0: DE0 Bit Write Enable (bit 4)

When performing any software write to DE0, DWE0 should be written with 0 during the same access. DWE0 write value of 0 is not held and DWE0 is always read as 1.

DIE1: DMA Interrupt Enable Channel 1 (bit 3)

When DIE1 is set to 1, the termination of channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt request to be generated. When DIE1 = 0, the channel 1 DMA termination interrupt is disabled. DIE1 is cleared to 0 during RESET.

DIE0: DMA Interrupt Enable Channel 0 (bit 2)

When DIE0 is set to 1, the termination channel 0 of DMA transfer (indicated when DE0 = 0) causes a CPU interrupt request to be generated. When DIE0 = 0, the channel 0 DMA termination interrupt is disabled. DIE0 is cleared to 0 during RESET.


DME: DMA Main Enable (bit 0)

A DMA operation is only enabled when its DE bit (DE0 for channel 0, DE1 for channel 1) and the DME bit are set to 1.

When NMI occurs, DME is reset to 0, thus disabling DMA activity during the NMI interrupt service routine. To restart DMA, DE0 and/or DE1 should be written with 1 (even if the contents are already 1). This automatically sets DME to 1, allowing DMA operations to continue. Note that DME cannot be directly written. It is cleared to 0 by NMI or indirectly set to 1 by setting DE0 and/or DE1 to 1. DME is cleared to 0 during RESET.

(8) DMA Mode Register (DMODE)

DMODE is used to set the addressing and transfer mode for channel 0.



DM1, DM0: Destination Mode Channel 0 (bits 5, 4)

Specifies whether the destination for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. DM1 and DM0 are cleared to 0 during RESET.

Table 5 Destination

DM1	DM0	Memory/I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed



**SM1, SM0: Source Mode Channel 0 (bits 3, 2)**

Specifies whether the source for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. SM1 and SM0 are cleared to 0 during RESET.

Table 7 shows all DMA transfer mode combinations of DM0, DM1, SM0, SM1. Since I/O ↔ I/O transfers are not implemented, twelve combinations are available.

Table 6 Source

SM1	SM0	Memory/I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

Table 7 Combination of Transfer Mode

DM1	DM0	SM1	SM0	Transfer Mode	Address Increment/Decrement
0	0	0	0	Memory→Memory	SARO+1, DAR0+1
0	0	0	1	Memory→Memory	SARO-1, DAR0+1
0	0	1	0	Memory*→Memory	SARO fixed, DAR0+1
0	0	1	1	I/O→Memory	SARO fixed, DAR0+1
0	1	0	0	Memory→Memory	SARO+1, DAR0-1
0	1	0	1	Memory→Memory	SARO-1, DAR0-1
0	1	1	0	Memory*→Memory	SARO fixed, DAR0-1
0	1	1	1	I/O→Memory	SARO fixed, DAR0-1
1	0	0	0	Memory→Memory*	SARO+1, DAR0 fixed
1	0	0	1	Memory→Memory*	SARO-1, DAR0 fixed
1	0	1	0	reserved	
1	0	1	1	reserved	
1	1	0	0	Memory→I/O	SARO+1, DAR0 fixed
1	1	0	1	Memory→I/O	SARO-1, DAR0 fixed
1	1	1	0	reserved	
1	1	1	1	reserved	

\* : includes memory mapped I/O


**MMOD: Memory Mode Channel 0 (bit 1)**

When channel 0 is configured for memory ↔ memory transfers, the external DREQ<sub>0</sub> input is not used to control the transfer timing. Instead, two automatic transfer timing modes are selectable - burst (MMOD = 1) and cycle steal (MMOD = 0). For burst memory ↔ memory transfers, the DMAC will seize control of the bus continuously until the DMA transfer completes (as shown by the byte count register = 0). In cycle steal mode, the CPU is given a cycle for each DMA byte transfer cycle until the transfer is completed.

For channel 0 DMA with I/O source or destination, the DREQ<sub>0</sub> input times the transfer and thus MMOD is ignored. MMOD is cleared to 0 during RESET.

**DMA/WAIT Control Register (DCNTL)**

DCNTL controls the insertion of wait states into DMAC (and CPU) accesses of memory or I/O. Also, the DMA request mode for each DREQ (DREQ<sub>0</sub> and DREQ<sub>1</sub>) input is defined as level or edge sense. DCNTL also sets the DMA transfer mode for channel 1, which is limited to memory ↔ I/O transfers.



**MW11, MW10: Memory Wait Insertion (bits 7-6)**

Specifies the number of wait states introduced into CPU or DMAC memory access cycles. MW11 and MW10 are set to 1 during RESET. See section of Wait State Control for details.

**IW11, IW10: I/O Wait Insertion (bits 5-4)**

Specifies the number of wait states introduced into CPU or DMAC I/O access cycles. IW11 and IW10 are set to 1 during RESET. See section of Wait State Control for details.

**DMS1, DMS0: DMA Request Sense (bits 3-2)**

DMS1 and DMS0 specify the DMA request sense for channel 0 (DREQ<sub>0</sub>) and channel 1 (DREQ<sub>1</sub>) respectively. When reset to 0, the input is level sense. When set to 1, the input is edge sense. DMS1 and DMS0 are cleared to 0 during RESET.

**DIM1, DIM0: DMA Channel 1 I/O and Memory Mode (bits 1-0)**

Specifies the source/destination and address modifier for channel 1 memory ↔ I/O transfer modes. IM1 and IM0 are cleared to 0 during RESET.

Table 8 Channel 1 Transfer Mode

DIM1	DIM0	Transfer Mode	Address Increment/Decrement
0	0	Memory→I/O	MAR1+1, IAR1 fixed
0	1	Memory→I/O	MAR1-1, IAR1 fixed
1	0	I/O→Memory	IAR1 fixed, MAR1+1
1	1	I/O→Memory	IAR1 fixed, MAR1-1

**10.3 DMA Operation**

This section discusses the three DMA operation modes for channel 0, memory ↔ memory, memory ↔ I/O and memory ↔ memory mapped I/O. In addition, the operation of channel 0 DMA with the on-chip ASCI (Asynchronous Serial Communication Interface) as well as Channel 1 DMA are described.




**(1) Memory ↔ Memory – Channel 0**

For memory ↔ memory transfers, the external  $\overline{DREQ}_0$  input is not used for DMA transfer timing. Rather, the DMA operation is timed in one of two programmable modes – burst or cycle steal. In both modes, the DMA operation will automatically proceed until termination as shown by byte count (BCR0) = 0.

In burst mode, the DMA operation will proceed until termination. In this case, the CPU cannot perform any program execution

until the DMA operation is completed.

In cycle steal mode, the DMA and CPU operation are alternated after each DMA byte transfer until the DMA is completed. The sequence ...



is repeated until DMA is completed. Fig. 41 shows cycle steal mode DMA timing.




Figure 41 Cycle Steal Mode DMA Timing

To initiate memory ↔ memory DMA transfer for channel 0, perform the following operations.

- ① Load the memory source and destination addresses into SAR0 and DAR0.
- ② Specify memory ↔ memory mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- ③ Load the number of bytes to transfer in BCR0.
- ④ Specify burst or cycle steal mode in the MMOD bit of DCNTL.
- ⑤ Program DE0 = 1 (with DWE0 = 0 in the same access) in DSTAT and the DMA operation will start 1 machine cycle later. If interrupt occurs at the same time, the DIE0 bit should be set to 1.

**(2) Memory ↔ I/O (Memory Mapped I/O) – Channel 0**

For memory ↔ I/O (and memory ↔ memory mapped I/O) the  $\overline{DREQ}_0$  input is used to time the DMA transfers. In addition, the  $\overline{TEND}_0$  (Transfer End) output is used to indicate the last (byte count register BCR0 = 00H) transfer.

The  $\overline{DREQ}_0$  input can be programmed as level or edge sensitive. When level sense is programmed, the DMA operation begins when  $\overline{DREQ}_0$  is sampled LOW. If  $\overline{DREQ}_0$  is sampled HIGH, after the next DMA byte transfer, control is relinquished to the HD64180 CPU. As shown in Fig. 42,  $\overline{DREQ}_0$  is sampled at the rising edge of the clock cycle prior to T<sub>3</sub> i.e. either T<sub>2</sub> or T<sub>w</sub>.




Figure 42 CPU Operation and DMA Operation ( $\overline{DREQ}_0$  is programmed for level sense)

3

When edge sense is programmed, DMA operation begins at the falling edge of  $\overline{DREQ}_0$ . If another falling edge is detected before the rising edge of the clock prior to  $T_3$  during DMA write cycle (i.e.  $T_2$  or  $T_w$ ), the DMAC continues operating. If an edge is not detected, the CPU is given control after the current byte DMA transfer com-

pletes. The CPU will continue operating until a  $\overline{DREQ}_0$  falling edge is detected before the rising edge of the clock prior to  $T_3$  at which time the DMA operation will (re)start. Fig. 43 shows the edge sense DMA timing.




Figure 43 CPU Operation and DMA Operation ( $\overline{DREQ}_0$  is programmed for edge sense)

During the transfers for channel 0, the  $\overline{TEND}_0$  output will go LOW synchronous with the write cycle of the last

DMA transfer as shown in Fig. 44.




Figure 44  $\overline{TEND}_0$  Output Timing

The  $\overline{DREQ}_0$  and  $\overline{TEND}_0$  pins are programmably multiplexed with the CKA0 and CKA1 ASCI clock input/outputs. However, when DMA channel 0 is programmed for memory  $\leftrightarrow$  I/O (and memory  $\leftrightarrow$  memory mapped I/O) transfers, the CKA0/ $\overline{DREQ}_0$  pin automatically functions as input pin even if it has been programmed as output pin for CKA0. And the CKA1/ $\overline{TEND}_0$  pin functions as output pin for  $\overline{TEND}_0$  by setting CKA1D to 1 in CNTLA1.

To initiate memory  $\leftrightarrow$  I/O (and memory  $\leftrightarrow$  memory mapped I/O) DMA transfer for channel 0, perform the following operations.

- ① Load the memory and I/O or memory mapped I/O source and destination addresses into SAR0 and DAR0. Note that I/O addresses (not memory mapped I/O) are limited to 16 bits ( $A_0$ - $A_{15}$ ). Make sure that bits  $A_{16}$  and  $A_{17}$  are 0 ( $A_{18}$  is a don't care) to correctly enable the external  $\overline{DREQ}_0$  input.
- ② Specify memory  $\leftrightarrow$  I/O or memory  $\leftrightarrow$  memory mapped I/O mode and address increment/decrement in the SM0, SM1, DM0, and DM1 bits of DMODE.
- ③ Load the number of bytes to transfer in BCR0.
- ④ Specify whether  $\overline{DREQ}_0$  is edge or level sense by programming the DMS0 bit of DCNTL.
- ⑤ Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.
- ⑥ Program DE0 = 1 (with  $\overline{DWE0}$  = 0 in the same access) in

DSTAT and the DMA operation will begin under the control of the  $\overline{DREQ}_0$  input.

**(3) Memory  $\leftrightarrow$  ASCI - Channel 0**

Channel 0 has extra capability to support DMA transfer to and from the on-chip two channel ASCI. In this case the external  $\overline{DREQ}_0$  input is not used for DMA timing. Rather, the ASCI status bits are used to generate an internal  $\overline{DREQ}_0$ . The TDRE (Transmit Data Register Empty) bit and the RDRF (Receive Data Register Full) bit are used to generate an internal  $\overline{DREQ}_0$  for ASCI transmission and reception respectively.

To initiate memory  $\leftrightarrow$  ASCI DMA transfer, perform the following operations.

- ① Load the source and destination addresses into SAR0 and DAR0. Specify the I/O (ASCI) address as follows. Bits  $A_0$ - $A_7$  should be contain the address of the ASCI channel transmitter or receiver (I/O addresses 06H-09H). Bits  $A_8$ - $A_{15}$  should equal 0. Bits  $A_{17}$ - $A_{16}$  should be set according to the following table to enable use of the appropriate ASCI status bit as an internal DMA request.

Table 9 DMA Request

SAR18	SAR17	SAR16	DMA Transfer Request
X	0	0	$\overline{\text{DREQ}}_0$
X	0	1	RDRF (ASCI channel 0)
X	1	0	RDRF (ASCI channel 1)
X	1	1	reserved

X Don't care

DAR18	DAR17	DAR16	DMA Transfer Request
X	0	0	$\overline{\text{DREQ}}_0$
X	0	1	TDRE (ASCI channel 0)
X	1	0	TDRE (ASCI channel 1)
X	1	1	reserved

X Don't care

- ② Specify memory  $\longleftrightarrow$  I/O transfer mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- ③ Load the number of bytes to transfer in BCR0.
- ④ The DMA request sense mode (DMS0 bit in DCNTL) MUST be specified as 'edge sense'.
- ⑤ Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.
- ⑥ Program DE0 = 1 (with  $\overline{\text{DWE0}} = 0$  in the same access) in DSTAT and the DMA operation with the ASCII will begin under control of the ASCII generated internal DMA request.

The ASCII receiver or transmitter being used for DMA must be initialized to allow the first DMA transfer to begin.

The ASCII receiver must be 'empty' as shown by RDRF = 0.

The ASCII transmitter must be 'full' as shown by TDRE = 0. Thus, the first byte should be written to the ASCII Transmit Data Register under program control. The remaining bytes will be transferred using DMA.

**(4) Channel 1 DMA**

DMAC Channel 1 can perform memory  $\longleftrightarrow$  I/O transfers. Except for different registers and status/control bits, operation is exactly the same as described for channel 0 memory  $\longleftrightarrow$  I/O DMA.

To initiate DMA channel 1 memory  $\longleftrightarrow$  I/O transfer perform the following operations.

- ① Load the memory address (19 bits) into MAR1.
- ② Load the I/O address (16 bits) into IAR1.
- ③ Program the source/destination and address increment/decrement mode using the DIM1 and DIM0 bits in DCNTL.
- ④ Specify whether  $\overline{\text{DREQ}}_1$  is level or edge sense in the DMS1 bit

in DCNTL.

- ⑤ Enable or disable DMA termination interrupt with the DIE1 bit in DSTAT.
- ⑥ Program DE1 = 1 (with  $\overline{\text{DWE1}} = 0$  in the same access) in DSTAT and the DMA operation with the external I/O device will begin using the external  $\overline{\text{DREQ}}_1$  input and TEND<sub>1</sub> output.

**10.4 DMA Bus Timing**

When memory (and memory mapped I/O) is specified as a source or destination, ME goes LOW during the memory access. When I/O is specified as a source or destination, IOE goes LOW during the I/O access.

When I/O (and memory mapped I/O) is specified as a source or destination, the DMA timing is controlled by the external  $\overline{\text{DREQ}}$  input and the TEND output indicates DMA termination. Note that external I/O devices may not overlap addresses with internal I/O and control registers, even using DMA.

For I/O accesses, 1 wait state is automatically inserted. Additional wait states can be inserted by programming the on-chip wait state generator or using the external WAIT input. Note that for memory mapped I/O accesses, this automatic I/O wait state is not inserted.

For memory to memory transfers (channel 0 only), the external  $\overline{\text{DREQ}}_0$  input is ignored. Automatic DMA timing is programmed as either burst or cycle steal.

When a DMA memory address carry/borrow between bits A<sub>15</sub> and A<sub>16</sub> of the address bus occurs (when crossing 64k bytes boundaries), the minimum bus cycle is extended to four clocks by automatic insertion of one internal T<sub>i</sub> state.

**10.5 DMAC Channel Priority**

For simultaneous  $\overline{\text{DREQ}}_0$  and  $\overline{\text{DREQ}}_1$  requests, channel 0 has priority over channel 1. When channel 0 is performing a memory  $\longleftrightarrow$  memory transfer, channel 1 cannot operate until the channel 0 operation has terminated. If channel 1 is operating, channel 0 cannot operate until channel 1 releases control of the bus.

**10.6 DMAC and BUSREQ, BUSACK**

The BUSREQ and BUSACK inputs allow another bus master to take control of the HD64180 bus. BUSREQ and BUSACK have priority over the on-chip DMAC and will suspend DMAC operation. The DMAC releases the bus to the external bus master at the breakpoint of the DMAC memory or I/O access. Since a single byte DMAC transfer requires a read and a write cycle, it is possible for the DMAC to be suspended after the DMAC read, but before the DMAC write. Even in this case, when the external master releases the HD64180 bus (BUSREQ HIGH), the on-chip DMAC will correctly continue the suspended DMA operation.

**10.7 DMAC Internal Interrupts**

Fig. 45 illustrates the internal DMA interrupt request generation circuit.




Figure 45 DMAC Interrupt Request Circuit Diagram



3

DE0 and DE1 are automatically cleared to 0 by the HD64180 at the completion (byte count = 0) of a DMA operation for channel 0 and channel 1 respectively. They remain 0 until a 1 is written. Since DE0 and DE1 use level sense, an interrupt will occur if the CPU IEF<sub>1</sub> flag is set to 1. Therefore, the DMA termination interrupt service routine should disable further DMA interrupts (by programming the channel DIE bit = 0) before enabling CPU interrupts (i.e. IEF<sub>1</sub> is set to 1). After reloading the DMAC address and count registers, the DIE bit can be set to 1 to reenble the channel interrupt, and at the same time DMA can resume by programming the channel DE bit = 1.

**10.8 DMAC and  $\overline{NMI}$**

$\overline{NMI}$ , unlike all other interrupts, automatically disables DMAC operation by clearing the DME bit of DSTAT. Thus, the  $\overline{NMI}$  interrupt service routine may respond to time critical events without delay due to DMAC bus usage. Also,  $\overline{NMI}$  can be effectively used as an external DMA abort input, recognizing that both channels are suspended by the clearing of DME.

If the falling edge of  $\overline{NMI}$  occurs before the falling clock of the state prior to T<sub>3</sub> (T<sub>2</sub> or T<sub>w</sub>) of the DMA write cycle, the DMAC will be suspended and the CPU will start the  $\overline{NMI}$  response at the end of the current cycle.

By setting a channels DE bit to 1, that channels operation can be restarted, and DMA will correctly resume from the point at which it was suspended by  $\overline{NMI}$ . See Fig. 46 for details.




Figure 46  $\overline{NMI}$  and DMA Operation

**10.9 DMAC and RESET**

During RESET the bits in DSTAT, DMODE, and DCNTL are initialized as stated in their individual register descriptions. Any DMA operation in progress is stopped allowing the CPU to use the

bus to perform the RESET sequence. However, the address register (SAR0, DAR0, MAR1, IAR1) and byte count register (BCR0, BCR1) contents are not changed during RESET.



**11 ASYNCHRONOUS SERIAL COMMUNICATION INTERFACE (ASCII)**

The HD64180 on-chip ASCII has two independent full duplex channels. Based on full programmability of the following functions, the ASCII can directly communicate with a wide variety of standard UARTs (Universal Asynchronous Receiver/Transmitter) including the HD6350 CMOS ACIA and the Serial Communication Interface (SCI) contained on the HD6301 series CMOS single chip controllers.

The key functions for ASCII are shown below. Each channel is independently programmable.

- Full duplex communication
- 7- or 8-bit data length
- Program controlled 9th data bit for multiprocessor communication

- 1 or 2 stop bits
- Odd, even, no parity
- Parity, overrun, framing error detection
- Programmable baud rate generator, /16 and /64 modes
- Speed to 38.4k bits per second (CPU  $f_c = 6.144$  MHz)
- Modem control signals – Channel 0 has  $\overline{DCD}_0$ ,  $\overline{CTS}_0$  and  $\overline{RTS}_0$ , Channel 1 has  $\overline{CTS}_1$
- Programmable interrupt condition enable and disable
- Operation with on-chip DMAC

**11.1 ASCII Block Diagram**

Fig. 47 shows the ASCII Block Diagram.




Figure 47 ASCII Block Diagram

**11.2 ASCII Register Description**

**(1) ASCII Transmit Shift Register 0, 1 (TSR0, 1)**

When the ASCII Transmit Shift Register receives data from the ASCII Transmit Data Register (TDR), the data is shifted out to the TXA pin. When transmission is completed, the next byte (if available) is automatically loaded from TDR into TSR and the next transmission starts. If no data is available for transmission, TSR idles by outputting a continuous HIGH level. This register is not program accessible.

**(2) ASCII Transmit Data Register 0, 1 (TDR0, 1: I/O Address = 06H, 07H)**

Data written to the ASCII Transmit Data Register is transferred to the TSR as soon as TSR is empty. Data can be written to while TSR is shifting out the previous byte of data. Thus, the ASCII transmitter is double buffered.

Data can be written into and read from the ASCII Transmit Data Register.

If data is read from the ASCII Transmit Data Register, the ASCII

data transmit operation won't be affected by this read operation.

**(3) ASCII Receive Shift Register 0, 1 (RSR0, 1)**

This register receives data shifted in on the RXA pin. When full, data is automatically transferred to the ASCII Receive Data Register (RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an overrun error occurs. This register is not program accessible.

**(4) ASCII Receive Data Register 0, 1 (RDR0, 1: I/O Address = 08H, 09H)**

When a complete incoming data byte is assembled in RSR, it is automatically transferred to the RDR if RDR is empty. The next incoming data byte can be shifted into RSR while RDR contains the previous received data byte. Thus, the ASCII receiver is double buffered.

The ASCII Receive Data Register is read-only-register.



However, if RDRF = 0, data can be written into the ASCII Receive Data Register, and the data can be read.





**(5) ASCII Status Register 0, 1 (STAT0, 1)**

Each channel status register allows interrogation of ASCII communication, error and modem control signal status as well as enabling and disabling of ASCII interrupts.



**RDRF: Receive Data Register Full (bit 7)**

RDRF is set to 1 when an incoming data byte is loaded into RDR. Note that if a framing or parity error occurs, RDRF is still set and the receive data (which generated the error) is still loaded into RDR. RDRF is cleared to 0 by reading RDR, when the DCD<sub>0</sub> input is HIGH, in IOSTOP mode and during RESET.

**OVRN: Overrun Error (bit 6)**

OVRN is set to 1 when RDR is full and RSR becomes full. OVRN is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when DCD<sub>0</sub> is HIGH, in IOSTOP mode and during RESET.

**PE: Parity Error (bit 5)**

PE is set to 1 when a parity error is detected on an incoming data byte and ASCII parity detection is enabled (the MOD1 bit of CNTLA is set to 1). PE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when DCD<sub>0</sub> is HIGH, in IOSTOP mode and during RESET.

**FE: Framing Error (bit 4)**

If a receive data byte frame is delimited by an invalid stop bit (i.e. 0, should be 1), FE is set to 1. FE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when DCD<sub>0</sub> is HIGH, in IOSTOP mode and during RESET.

**RIE: Receive Interrupt Enable (bit 3)**

RIE should be set to 1 to enable ASCII receive interrupt requests. When RIE to 1, if any of the flags RDRF, OVRN, PE, FE become set to 1 an interrupt request is generated. For channel 0, an interrupt will also be generated by the transition of the external DCD<sub>0</sub> input from LOW to HIGH. RIE is cleared to 0 during RESET.

**DCD<sub>0</sub>: Data Carrier Detect (bit 2 STAT0)**

Channel 0 has an external DCD<sub>0</sub> input pin. The DCD<sub>0</sub> bit is set to 1 when the DCD<sub>0</sub> input is HIGH. It is cleared to 0 on the first read of STAT0 following the HIGH to LOW transition of DCD<sub>0</sub> input and during RESET. When DCD<sub>0</sub> = 1, receiver unit is reset and receiver operation is inhibited.

**CTS1E: Channel 1 CTS Enable (bit 2 STAT1)**

Channel 1 has an external CTS<sub>1</sub> input which is multiplexed with the receive data pin (RXS) for the CSI/O (Clocked Serial I/O Port). Setting CTS1E to 1 selects the CTS<sub>1</sub> function and clearing CTS1E to 0 selects the RXS function.

**TDRE: Transmit Data Register Empty (bit 1)**

TDRE = 1 indicates that the TDR is empty and the next transmit data byte can be written to TDR. After the byte is written to TDR, TDRE is cleared to 0 until the ASCII transfers the byte from the TDR to the TSR, at which time TDRE is again set to 1. TDRE



is set to 1 in IOSTOP mode and during RESET. When the external CTS input is HIGH, TDRE is reset to 0.

**TIE: Transmit Interrupt Enable (bit 0)**

TIE should be set to 1 to enable ASCII transmit interrupt requests. If TIE = 1, an interrupt will be requested when TDRE = 1. TIE is cleared to 0 during RESET.

**ASCII Control Register A0, 1 (CNTLA0, 1)**

Each ASCII channel Control Register A configures the major operating modes such as receiver/transmitter enable and disable, data format, and multiprocessor communication mode.



**MPE: Multi Processor Mode Enable (bit 7)**

The ASCII has a multiprocessor communication mode which utilizes an extra data bit for selective communication when a number of processors share a common serial bus. Multiprocessor data format is selected when the MP bit in CNTLB is set to 1. If multiprocessor mode is not selected (MP bit in CNTLB = 0), MPE has no effect. If multiprocessor mode is selected, MPE enables or disables the 'wake-up' feature as follows. If MPE is set to 1, only received bytes in which the MPB (multiprocessor bit) = 1 can affect the RDRF and error flags. Effectively, other bytes (with MPB = 0) are 'ignored' by the ASCII. If MPE is reset to 0, all bytes, regardless of the state of the MPB data bit, affect the RDRF and error flags. MPE is cleared to 0 during RESET.

**RE: Receiver Enable (bit 6)**

When RE is set to 1, the ASCII receiver is enabled. When RE is cleared to 0, the receiver is disabled and any receive operation in progress is interrupted. However, the RDRF and error flags are not reset and the previous contents of RDRF and error flags are held. RE is cleared to 0 in IOSTOP mode and during RESET.

**TE: Transmitter Enable (bit 5)**

When TE is set to 1, the ASCII transmitter is enabled. When TE is cleared to 0, the transmitter is disabled and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the previous contents of TDRE are held. TE is cleared to 0 in IOSTOP mode and during RESET.

**RTS<sub>0</sub> - Request to Send Channel 0 (bit 4 in CNTLA0)**

When RTS<sub>0</sub> is cleared to 0, the RTS<sub>0</sub> output pin will go LOW. When RTS<sub>0</sub> is set to 1, the RTS<sub>0</sub> output immediately goes HIGH. RTS<sub>0</sub> is set to 1 during RESET.

**CKA1D: CKA1 Clock Disable (bit 4 in CNTLA1)**

When CKA1D is set to 1, the multiplexed CKA1/TEND<sub>0</sub> pin is used for the TEND<sub>0</sub> function. When CKA1D = 0, the pin is used as CKA1, an external data clock input/output for channel 1. CKA1D is cleared to 0 during RESET.

**MPBR/EFR: Multiprocessor Bit Receive/Error Flag Reset (bit 3)**

When multiprocessor mode is enabled (MP in CNTLB = 1), MPBR, when read, contains the value of the MPB bit for the last re-



ceive operation. When written to 0, the EFR function is selected to reset all error flags (OVRN, FE and PE) to 0. MPBR/EFR is undefined during RESET.

**MOD2, 1, 0: ASCII Data Format Mode 2, 1, 0 (bits 2-0)**

These bits program the ASCII data format as follows.

- MOD2
  - = 0 → 7 bit data
  - = 1 → 8 bit data
- MOD1
  - = 0 → No parity
  - = 1 → Parity enabled
- MOD0
  - = 0 → 1 stop bit
  - = 1 → 2 stop bits

The data formats available based on all combinations of MOD2, MOD1 and MOD0 are shown in Table 10.

Table 10 Combination of Data Format

MOD2	MOD1	MOD0	Data Format
0	0	0	Start+7 bit data+1 stop
0	0	1	Start+7 bit data+2 stop
0	1	0	Start+7 bit data+parity+1 stop
0	1	1	Start+7 bit data+parity+2 stop
1	0	0	Start+8 bit data+1 stop
1	0	1	Start+8 bit data+2 stop
1	1	0	Start+8 bit data+parity+1 stop
1	1	1	Start+8 bit data+parity+2 stop

**(6) ASCII Control Register B0, 1 (CNTLB0, 1)**

Each ASCII channel control register B configures multiprocessor mode, parity and baud rate selection.

ASCII Control Register B 0 (CNTLB0 : I/O Address = 02H)  
 ASCII Control Register B 1 (CNTLB1 : I/O Address = 03H)

bit	7	6	5	4	3	2	1	0
	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MPBT: Multiprocessor Bit Transmit (bit 7)**

When multiprocessor communication format is selected (MP bit = 1), MPBT is used to specify the MPB data bit for transmission. If MPBT = 1, then MPB = 1 is transmitted. If MPBT = 0, then MPB = 0 is transmitted. MPBT state is undefined during and after RESET.

**MP: Multiprocessor Mode (bit 6)**

When MP is set to 1, the data format is configured for multiprocessor mode based on the MOD2 (number of data bits) and MOD0 (number of stop bits) bits in CNTLA. The format is as follows.

Start bit + 7 or 8 data bits + MPB bit + 1 or 2 stop bits

Note that multiprocessor (MP = 1) format has no provision for parity. If MP = 0, the data format is based on MOD0, MOD1 and MOD2 and may include parity. The MP bit is cleared to 0 during RESET.

**CTS/PS: Clear to Send/Prescale (bit 5)**

When read, CTS/PS reflects the state of the external CTS input. If the CTS input pin is HIGH, CTS/PS will be read as 1. Note that when the CTS input pin is HIGH, the TDRE bit is inhibited (i.e. held at 0). For channel 1, the CTS<sub>1</sub> input is multiplexed with RXS pin (Clocked Serial Receive Data). Thus, CTS/PS is only valid when read if the channel 1 CTS1E bit = 1 and the CTS<sub>1</sub> input pin function is selected. The read data of CTS/PS is not affected by RESET.

When written, CTS/PS specifies the baud rate generator prescale factor. If CTS/PS is set to 1, the system clock ( $\phi$ ) is prescaled by 30 while if CTS/PS is cleared to 0, the system clock is prescaled by 10. CTS/PS is cleared to 0 during RESET.

**PEO: Parity Even Odd (bit 4)**

PEO selects even or odd parity. PEO does not affect the enabling/disabling of parity (MOD1 bit of CNTLA). If PEO is cleared to 0, even parity is selected. If PEO is set to 1, odd parity is selected. PEO is cleared to 0 during RESET.

**DR: Divide Ratio (bit 3)**

DR specifies the divider used to obtain baud rate from the data sampling clock. If DR is cleared to 0, divide by 16 is used while if DR is set to 1, divide by 64 is used. DR is cleared to 0 during RESET.

**SS2, 1, 0: Source/Speed Select 2, 1, 0 (bits 2-0)**

Specify the data clock source (internal or external) and baud rate prescale factor. SS2, SS1, and SS0 are all set to 1 during RESET. Table 11 shows the divide ratio corresponding to SS2, SS1, and SS0.

Table 11 Divide Ratio

SS2	SS1	SS0	Divide Ratio
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	0	+16
1	0	1	+32
1	1	0	+64
1	1	1	external clock

The external ASCII channel 0 data clock pins are multiplexed with DMA control lines (CKA<sub>0</sub>/DREQ<sub>0</sub> and CKA<sub>1</sub>/TEND<sub>0</sub>). During RESET, these pins are initialized as ASCII data clock inputs. If SS2, SS1, and SS0 are reprogrammed (any other value than SS2, SS1, SS0 = 1) these pins become ASCII data clock outputs. However, if DMAC channel 0 is configured to perform memory ↔ I/O (and memory mapped I/O) transfers the CKA<sub>0</sub>/DREQ<sub>0</sub> pin revert to DMA control signals regardless of SS2, SS1, and SS0 programming. Also, if the CKA1D bit in the CNTLA register is set to 1, then the CKA<sub>1</sub>/TEND<sub>0</sub> reverts to the DMA Control output function regardless of SS2, SS1, and SS0 programming.

Final data clock rates are based on CTS/PS (prescale), DR, SS2, SS1, SS0, and the HD64180 system clock ( $\phi$ ) frequency as shown in Table 12.



Table 12 Baud Rate List

Prescaler		Sampling Rate		Baud Rate				General Divide Ratio	Baud Rate (Example) (BPS)			CKA	
PS	Divide Ratio	DR	Rate	SS2	SS1	SS0	Divide Ratio		$\phi = 6.144$ MHz	$\phi = 4.608$ MHz	$\phi = 3.072$ MHz	I/O	Clock Frequency
0	$\phi \div 10$	0	16	0	0	0	$\div 1$	$\phi \div 160$	38400		19200	0	$\phi \div 10$
				0	0	1	2	320	19200	9600	20		
				0	1	0	4	640	9600	4800	40		
				0	1	1	8	1280	4800	2400	80		
				1	0	0	16	2560	2400	1200	160		
				1	0	1	32	5120	1200	600	320		
	1	1	0	64	10240	600	300	640					
	1	1	1	—	fc $\div 16$	—	—	—	I	fc			
	$\phi \div 30$	1	64	0	0	0	$\div 1$	$\phi \div 640$	9600		4800	0	$\phi \div 10$
				0	0	1	2	1280	4800	2400	20		
				0	1	0	4	2560	2400	1200	40		
				0	1	1	8	5120	1200	600	80		
1				0	0	16	10240	600	300	160			
1				0	1	32	20480	300	150	320			
1	1	0	64	40960	150	75	640						
1	1	1	—	fc $\div 64$	—	—	—	I	fc				
1	$\phi \div 30$	0	16	0	0	0	$\div 1$	$\phi \div 480$		9600	0	$\phi \div 30$	
				0	0	1	2	960	4800	4800		60	
				0	1	0	4	1920	2400	2400		120	
				0	1	1	8	3840	1200	1200		240	
				1	0	0	16	7680	600	600		480	
				1	0	1	32	15360	300	300		960	
	1	1	0	64	30720	150	150	1920					
	1	1	1	—	fc $\div 16$	—	—	—	I	fc			
	$\phi \div 30$	1	64	0	0	0	$\div 1$	$\phi \div 1920$		2400	0	$\phi \div 30$	
				0	0	1	2	3840	1200	1200		60	
				0	1	0	4	7680	600	600		120	
				0	1	1	8	15360	300	300		240	
1				0	0	16	30720	150	150	480			
1				0	1	32	61440	75	75	960			
1	1	0	64	122880	37.5	37.5	1920						
1	1	1	—	fc $\div 64$	—	—	—	I	fc				

**11.3 MODEM Control Signals**

ASCI channel 0 has  $\overline{CTS}_0$ ,  $\overline{DCD}_0$ , and  $\overline{RTS}_0$  external modem control signals. ASCII channel 1 has a  $\overline{CTS}_1$  modem control signal which is multiplexed with RXS pin (Clocked Serial Receive Data).

**(1)  $\overline{CTS}_0$ : Clear to Send 0 (input)**

The  $\overline{CTS}_0$  input allows external control (start/stop) of ASCII channel 0 transmit operations. When  $\overline{CTS}_0$  is HIGH, channel 0 TDRE bit is held at 0 regardless of whether the TDR0 (Transmit Data Register) is full or empty. When  $\overline{CTS}_0$  is LOW, TDRE will reflect the state of TDR0. Note that the actual transmit operation is not disabled by  $\overline{CTS}_0$  HIGH, only TDRE is inhibited.

**(2)  $\overline{DCD}_0$ : Data Carrier Detect 0 (input)**

The  $\overline{DCD}_0$  input allows external control (start/stop) of ASCII channel 0 receive operations. When  $\overline{DCD}_0$  is HIGH, channel 0 RDRF bit is held at 0 regardless of whether the RDR0 (Receive Data Register) is full or empty. The error flags (PE, FE and OVRN bits) are also held at 0. Even after the  $\overline{DCD}_0$  input goes LOW, these

bits will not resume normal operation until the status register (STAT0) is read. Note that this first read of STAT0, while enabling normal operation, will still indicate the  $\overline{DCD}_0$  input is HIGH (DCD0 bit = 1) even though it has gone LOW. Thus, the STAT0 register should be read twice to insure the  $\overline{DCD}_0$  bit is cleared to 0.

**(3)  $\overline{RTS}_0$ : Request to Send 0 (output)**

$\overline{RTS}_0$  allows the ASCII to control (start/stop) another communication devices transmission (for example, by connection to that devices  $\overline{CTS}$  input).  $\overline{RTS}_0$  is essentially a 1 bit output port, having no side effects on other ASCII registers or flags.

**(4)  $\overline{CTS}_1$ : Clear to Send 1 (input)**

Channel 1  $\overline{CTS}_1$  input is multiplexed with the RXS pin (Clocked Serial Receive Data). The  $\overline{CTS}_1$  function is selected when the CTS1E bit in STAT1 is set to 1. When enabled, the  $\overline{CTS}_1$  operation is equivalent to  $\overline{CTS}_0$ .

Modem control signal timing is shown in Fig. 48 (a) and Fig. 48 (b).






Figure 48 (a)  $\overline{DCD}_0$  Timing




Figure 48 (b)  $\overline{RTS}_0$  Timing

11.4 ASCII Interrupts

Fig. 49 shows the ASCII interrupt request generation circuit.




Figure 49 ASCII Interrupt Request Circuit Diagram

3



**11.5 ASCII ↔ DMAC operation**

Operation of the ASCII with the on-chip DMAC channel 0 requires the DMAC be correctly configured to utilize the ASCII flags as DMA request signals.

**11.6 ASCII and RESET**

During RESET, the ASCII status and control registers are initialized as defined in the individual register descriptions.

Receive and Transmit operations are stopped during RESET. However, the contents of the transmit and receive data registers (TRDR and RDR) are not changed by RESET

**11.7 ASCII Clock**

In external clock input mode, the external clock is directly input to the sampling rate ( $\div 16/\div 64$ ) as shown in Fig. 50.




Figure 50 ASCII Clock Block Diagram

**12 CLOCKED SERIAL I/O PORT (CSI/O)**

The HD64180 includes a simple, high speed clock synchronous serial I/O port. The CSI/O includes transmit/receive (half duplex), fixed 8-bit data and internal or external data clock selection. High speed operation (baud rate as high as 200k bits/second at  $f_C = 4$  MHz) is provided. The CSI/O is ideal for implementing a multi-processor communication link between the HD64180 and the HMCS400 series (4-bit) and the HD6301 series (8-bit) single chip

controllers as well as additional HD64180s. These secondary devices may typically perform a portion of the system I/O processing such as keyboard scan/decode, LDC interface etc

**12.1 CSI/O Block Diagram**

The CSI/O block diagram is shown in Fig 51. The CSI/O consists of two registers – the Transmit/Receive Data Register (TRDR) and Control Register (CNTR).




Figure 51 CSI/O Block Diagram

**12.2 CSI/O Register Description**

**(1) CSI/O Transmit/Receive Data Register (TRDR: I/O Address = 0BH)**

TRDR is used for both CSI/O transmission and reception. Thus, the system design must insure that the constraints of half-duplex operation are met (Transmit and receive operation can't occur simultaneously). For example, if a CSI/O transmission is attempted at the same time that the CSI/O is receiving data, a CSI/O will not work. Also note that TRDR is not buffered. Therefore, attempting to perform a CSI/O transmit while the previous transmit data is still being shifted out causes the shift data to be immediately updated, thereby corrupting the transmit operation in progress. Similarly, reading TRDR while a transmit or receive is in progress should be avoided.

**(2) CSI/O Control/Status Register (CNTR: I/O Address = 0AH)**

CNTR is used to monitor CSI/O status, enable and disable the CSI/O, enable and disable interrupt generation and select the data clock speed and source.

CSI/O Control Register (CNTR: I/O Address = 0AH)

bit	7	6	5	4	3	2	1	0
	EF	EIE	RE	TE	–	SS2	SS1	SS0
	R	R/W	R/W	R/W		R/W	R/W	R/W

**EF: End Flag (bit 7)**

EF is set to 1 by the CSI/O to indicate completion of an 8-bit data transmit or receive operation. If EIE (End Interrupt Enable)



bit = 1 during the time EF = 1, a CPU interrupt request will be generated. Program access of TRDR should only occur if EF = 1. The CSI/O clears EF to 0 when TRDR is read or written. EF is cleared to 0 during RESET and IOSTOP mode.

**EIE: End Interrupt Enable (bit 6)**

EIE should be set to 1 to enable EF = 1 to generate a CPU interrupt request. The interrupt request is inhibited if EIE is cleared to 0. EIE is cleared to 0 during RESET.

**RE: Receive Enable (bit 5)**

A CSI/O receive operation is started by setting RE to 1. When RE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted in on the RXS pin in synchronization with the (internal or external) data clock. After receiving 8 bits of data, the CSI/O automatically clears RE to 0, EF is set to 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that RE and TE should never both be set to 1 at the same time. RE is cleared to 0 during RESET and IOSTOP mode.

Note that the RXS pin (pin 52) is multiplexed with  $\overline{\text{CTS}}$ , modem control input of ASCII channel 1. In order to enable the RXS function, the CTSIE bit in CNTA1 should be reset to 0.

**TE: Transmit Enable (bit 4)**

A CSI/O transmit operation is started by setting TE to 1. When TE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted out on the TXS pin synchronous with the (internal or external) data clock. After transmitting 8 bits of data, the CSI/O automatically clears TE

to 0, EF is set to 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that TE and RE should never both be set to 1 at the same time. TE is cleared to 0 during RESET and IOSTOP mode.

**SS2, 1, 0: Speed Select 2, 1, 0 (bits 2-0)**

SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set to 1 during RESET. Table 13 shows CSI/O Baud Rate Selection.

Table 13 CSI/O Baud Rate Selection

SS2	SS1	SS0	Divide Ratio	Baud Rate
0	0	0	+ 20	(200000)
0	0	1	+ 40	(100000)
0	1	0	+ 80	(50000)
0	1	1	+ 160	(25000)
1	0	0	+ 320	(12500)
1	0	1	+ 640	(6250)
1	1	0	+ 1280	(3125)
1	1	1	external Clock input (less than + 20)	

( ) shows the baud rate (BPS) at  $\phi = 4$  MHz.

After RESET, the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock will be output when transmit or receive operations are enabled.

**12.3 CSI/O Interrupts**

The CSI/O interrupt request circuit is shown in Fig. 52.




Figure 52 CSI/O Interrupt Circuit Diagram

**12.4 CSI/O Operation**

The CSI/O can be operated using status polling or interrupt driven algorithms.

**(1) Transmit – Polling**

- ① Poll the TE bit in CNTR until TE = 0.
- ② Write the transmit data into TRDR.
- ③ Set the TE bit in CNTR to 1.
- ④ Repeat 1 to 3 for each transmit data byte.

**(2) Transmit – Interrupts**

- ① Poll the TE bit in CNTR until TE = 0.
- ② Write the first transmit data byte into TRDR.
- ③ Set the TE and EIE bits in CNTR to 1.
- ④ When the transmit interrupt occurs, write the next transmit data byte into TRDR.
- ⑤ Set the TE bit in CNTR to 1.
- ⑥ Repeat 4 to 5 for each transmit data byte.

**(3) Receive – Polling**

- ① Poll the RE bit in CNTR until RE = 0.
- ② Set the RE bit in CNTR to 1.
- ③ Poll the RE bit in CNTR until RE = 0.

- ④ Read the receive data from TRDR.
- ⑤ Repeat 2 to 4 for each receive data byte.

**(4) Receive – Interrupts**

- ① Poll the RE bit in CNTR until RE = 0.
- ② Set the RE and EIE bits in CNTR to 1.
- ③ When the receive interrupt occurs read the receive data from TRDR.
- ④ Set the RE bit in CNTR to 1.
- ⑤ Repeat 3 to 4 for each receive data byte.

**12.5 CSI/O Operation Timing Notes**

- (1) Note that transmitter clocking and receiver sampling timings are different from internal and external clocking modes. Fig. 53 to Fig. 54 shows CSI/O Transmit/Receive Timing.
- (2) The transmitter and receiver should be disabled (TE and RE = 0) when initializing or changing the baud rate.

**12.6 CSI/O Operation Notes**

- (1) Disable the transmitter and receiver (TE and RE = 0) before initializing or changing the baud rate. When changing the baud rate after completion of transmission or reception, a delay of at least one bit time is required before baud rate modification.



- (2) When RE or TE is cleared to 0 by software, a corresponding receive or transmit operation is immediately terminated. Normally, TE or RE should only be cleared to 0 when EF = 1.
- (3) Simultaneous transmission and reception is not possible. Thus, TE and RE should not both be 1 at the same time.




Figure 53 Transmit Timing — Internal Clock




Figure 54 Transmit Timing — External Clock






Figure 55 Receive Timing – Internal Clock




Figure 56 Receive Timing – External Clock

**12.7 CSI/O and RESET**

During RESET each bit in the CNTR is initialized as defined in the CNTR register description.

CSI/O transmit and receive operations in progress are aborted during RESET. However, the contents of TRDR are not changed.



**13 PROGRAMMABLE RELOAD TIMER (PRT)**

The HD64180 contains a two channel 16-bit Programmable Reload Timer. Each PRT channel contains a 16-bit down counter and a 16-bit reload register. The down counter can be directly read and written and a down counter overflow interrupt can be programmably enabled or disabled. In addition, PRT channel 1 has a TOUT output pin (multiplexed with  $A_{1,8}$ ) which can be set HIGH, LOW, or toggled. Thus PRT1 can perform programmable output waveform

generation.

**13.1 PRT Block Diagram**

The PRT block diagram is shown in Fig. 57. The two channels have separate timer data and reload registers and a common status/control register. The PRT input clock for both channels is equal to the system clock ( $\phi$ ) divided by 20.




Figure 57 PRT Block Diagram

**13.2 PRT Register Description**

**(1) Timer Data Register (TMDR: I/O Address = CH0: 0DH, 0CH CH1: 15H, 14H)**

PRT0 and PRT1 each have 16-bit Timer Data Registers (TMDR). TMDR0 and TMDR1 are each accessed as low and high byte registers (TMDR0H, TMDR0L and TMDR1H, TMDR1L). During RESET, TMDR0 and TMDR1 are set to FFFFH.

TMDR is decremented once every twenty  $\phi$  clocks. When TMDR counts down to 0, it is automatically reloaded with the value contained in the Reload Register (RLDR).

TMDR can be read and written by software using the following procedures. The read procedure uses a PRT internal temporary storage register to return accurate data without requiring the timer to be stopped. The write procedure requires the PRT to be stopped.

For reading (without stopping the timer), TMDR must be read in the order of lower byte — higher byte (TMDRnL, TMDRnH). The lower byte read (TMDRnL) will store the higher byte value in an internal register. The following higher byte read (TMDRnH) will access this internal register. This procedure insures timer data validity by eliminating the problem of potential 16-bit timer updating between each 8-bit read. Specifically, reading TMDR in higher byte — lower byte order may result in invalid data. Note the implications of TMDR higher byte internal storage for applications which may read only the lower and/or higher bytes. In normal operation all TMDR read routines should access both the lower and higher bytes, in that order.

For writing, the TMDR down counting must be inhibited using the TDE (Timer Down Count Enable) bits in the TCR (Timer Control Register), following which any or both higher and lower bytes of TMDR can be freely written (and read) in any order.

**(2) Timer Reload Register (RLDR: I/O Address = CH0: 0EH, 0FH CH1: 16H, 17H)**

PRT0 and PRT1 each have 16-bit Timer Reload Registers (RLDR). RLDR0 and RLDR1 are each accessed as low and high byte registers (RLDR0H, RLDR0L and RLDR1H, RLDR1L). During RESET RLDR0 and RLDR1 are set to FFFFH.

When the TMDR counts down to 0, it is automatically reloaded with the contents of RLDR.

**(3) Timer Control Register (TCR)**

TCR monitors both channels (PRT0, PRT1) TMDR status and controls enabling and disabling of down counting and interrupts as well as controlling the output pin ( $A_{1,8}$ /TOUT) for PRT 1.

Timer Control Register (TCR : I/O Address = 10H)

bit	7	6	5	4	3	2	1	0
	TIF1	TIFO	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0
	R	R	R/W	R/W	R/W	R/W	R/W	R/W

**TIF1: Timer Interrupt Flag 1 (bit 7)**

When TMDR1 decrements to 0, TIF1 is set to 1. This can generate an interrupt request if enabled by TIE1 = 1. TIF1 is reset to 0 when TCR is read and the higher or lower byte of TMDR1 are read. During RESET, TIF1 is cleared to 0.

**TIFO: Timer Interrupt Flag 0 (bit 6)**

When TMDR0 decrements to 0, TIFO is set to 1. This can generate an interrupt request if enabled by TIE0 = 1. TIFO is reset to 0 when TCR is read and the higher or lower byte of TMDR0 are read. During RESET, TIFO is cleared to 0.



**TIE1: Timer Interrupt Enable 1 (bit 5)**

When TIE1 is set to 1, TIF1 = 1 will generate a CPU interrupt request. When TIE1 is reset to 0, the interrupt request is inhibited. During RESET, TIE1 is cleared to 0.

**TIE0: Timer Interrupt Enable 0 (bit 4)**

When TIE0 is set to 1, TIF0 = 1 will generate a CPU interrupt request. When TIE0 is reset to 0, the interrupt request is inhibited. During RESET, TIE0 is cleared to 0.

**TOC1, 0: Timer Output Control (bits 3, 2)**

TOC1 and TOC0 control the output of PRT1 using the multiplexed A<sub>18</sub>/TOUT pin as shown below. During RESET, TOC1 and TOC0 are cleared to 0. This selects the address function for A<sub>18</sub>/TOUT. By programming TOC1 and TOC0, the A<sub>18</sub>/TOUT pin can be forced HIGH, LOW or toggled when TMDR1 decrements to 0.

TOC1	TOC0	OUTPUT	
0	0	Inhibited	(A <sub>18</sub> /TOUT pin is selected as an address output function.)
0	1	] toggled*	(A <sub>18</sub> /TOUT pin is selected as a PRT1 output function.)
1	0		
1	1		

\* When TMDR1 decrements to 0, TOUT level is reversed. This can provide square wave with 50% duty to external devices without any software support.

**TDE1, 0: Timer Down Count Enable (bits 1, 0)**

TDE1 and TDE0 enable and disable down counting for TMDR1 and TMDR0 respectively. When TDEn (n = 0, 1) is set to 1, down counting is executed for TMDRn. When TDEn is reset to 0, down counting is stopped and TMDRn can be freely read or written. TDE1 and TDE0 are cleared to 0 during RESET and TMDRn will not decrement until TDEn is set to 1.

Fig. 58 shows timer initialization, count down and reload timing. Fig. 59 shows timer output (A<sub>18</sub>/TOUT) timing.




Figure 58 PRT Operation Timing




Figure 59 PRT Output Timing






Figure 60 PRT Interrupt Request Circuit Diagram

**13.3 PRT Interrupts**

The PRT interrupt request circuit is shown in Fig. 60.

**13.4 PRT and RESET**

During RESET the bits in TCR are initialized as defined in the TCR register description. Down counting is stopped and the TMDR and RLDR registers are initialized to FFFFH. The  $A_{18}$ /TOUT pin reverts to the address output function.

**13.5 PRT Operation Notes**

- (1) TMDR data can be accurately read without stopping down counting by reading the lower (TMDRnL\*) and higher (TMDRnH\*) bytes in that order. Or, TMDR can be freely read or written by stopping the down counting.
- (2) Care should be taken to insure that a timer reload does not occur during or between lower (RLDRnL\*) and higher (RLDRnH\*) byte writes. This may be guaranteed by system design/timing or by stopping down counting (with TMDR containing a non-zero value) during the RLDR updating. Similarly, in applications in which TMDR is written at each TMDR overflow, the system/software design should guarantee that RLDR can be updated before the next overflow occurs. Otherwise, time base inaccuracy will occur.  
NOTE: \* n = 0, 1

- (3) During RESET, the multiplexed  $A_{18}$ /TOUT pin reverts to the address output.  
By reprogramming the TOC1 and TOC0 bits, the timer output

function for PRT channel 1 can be selected. The following shows the initial state of the TOUT pin after TOC1 and TOC0 are programmed to select the PRT channel 1 timer output function.

- (i) PRT (channel 1) has not counted down to 0.  
If the PRT has not counted down to 0 (timed out), the initial state of TOUT depends on the programmed value in TOC1 and TOC0.

TOC1	TOC0	TOUT State After Programming TOC1/TOC0	TOUT State After Next Timeout
0	1	HIGH (1)	LOW (0)
1	0	HIGH (1)	LOW (0)
1	1	HIGH (1)	HIGH (1)

- (ii) PRT (channel 1) has counted down to 0 at least once.  
If the PRT has counted down to 0 (timed out) at least once, the initial state of TOUT depends on the number of time outs (even or odd) that have occurred.

Numbers of Timeouts (even or odd)	TOUT State After Programming TOC1/TOC0
Even (2, 4, 6 ...)	HIGH (1)
Odd (1, 3, 5 ...)	LOW (0)


**14 INTERNAL I/O REGISTERS**

The HD64180 internal I/O Registers occupy 64 I/O addresses (including reserved addresses). These registers access the internal I/O modules (ASCI, CSI/O, PRT) and control functions (DMAC, DRAM refresh, interrupts, wait state generator, MMU and I/O relocation).

To avoid address conflicts with external I/O, the HD64180 internal I/O addresses can be relocated on 64 bytes boundaries within the bottom 256 bytes of the 64k bytes I/O address space.

**14.1 I/O Control Register (ICR)**

ICR allows relocating of the internal I/O addresses. ICR also controls enabling/disabling of the IOSTOP mode.



**IOA7,6: I/O Address Relocation (bits 7-6)**

IOA7 and IOA6 relocate internal I/O as shown in Fig. 61. Note that the high-order 8 bits of 16-bit internal I/O addresses are always 0. IOA7 and IOA6 are cleared to 0 during RESET.




Figure 61 Internal I/O Address Relocation

**IOSTP: IOSTOP Mode (bit 5)**

IOSTOP mode is enabled when IOSTP is set to 1. Normal I/O operation resumes when IOSTP is reset to 0. IOSTP is cleared to 0 during RESET.

**14.2 Internal I/O Registers Address Map**

The internal I/O register addresses are shown in Table 14. These addresses are relative to the 64 bytes boundary base address specified in ICR.



Table 14 Internal I/O Register Address Map (1)

	Register	Mnemonic	Address	
			Binary	Hexadecimal
ASCII	ASCII Control Register A Ch 0	CNTLA0	XX000000	00H
	ASCII Control Register A Ch 1	CNTLA1	XX000001	01H
	ASCII Control Register B Ch 0	CNTLB0	XX000010	02H
	ASCII Control Register B Ch 1	CNTLB1	XX000011	03H
	ASCII Status Register Ch 0	STAT0	XX000100	04H
	ASCII Status Register Ch 1	STAT1	XX000101	05H
	ASCII Transmit Data Register Ch 0	TDR0	XX000110	06H
	ASCII Transmit Data Register Ch 1	TDR1	XX000111	07H
	ASCII Receive Data Register Ch 0	RDR0	XX001000	08H
	ASCII Receive Data Register Ch 1	RDR1	XX001001	09H
CSI/O	CSI/O Control Register	CNTR	XX001010	0AH
	CSI/O Transmit/Receive Data Register	TRDR	XX001011	0BH
Timer	Timer Data Register Ch 0L	TMDROL	XX001100	0CH
	Timer Data Register Ch 0H	TMDROH	XX001101	0DH
	Reload Register Ch 0L	RLDROL	XX001110	0EH
	Reload Register Ch 0H	RLDROH	XX001111	0FH
	Timer Control Register	TCR	XX010000	10H
	Reserved		XX010001	11H
			§	§
			XX010011	13H
	Timer Data Register Ch 1L	TMDR1L	XX010100	14H
	Timer Data Register Ch 1H	TMDR1H	XX010101	15H
	Reload Register Ch 1L	RLDR1L	XX010110	16H
Reload Register Ch 1H	RLDR1H	XX010111	17H	
Others	Free Running Counter	FRC	XX011000	18H
	Reserved		XX011001	19H
			§	§
		XX011111	1FH	



Table 14 Internal I/O Register Address Map (2)

	Register	Mnemonic	Address	
			Binary	Hexadecimal
DMA	DMA Source Address Register Ch 0L	SAR0L	XX100000	20H
	DMA Source Address Register Ch 0H	SAR0H	XX100001	21H
	DMA Source Address Register Ch 0B	SAR0B	XX100010	22H
	DMA Destination Address Register Ch 0L	DAR0L	XX100011	23H
	DMA Destination Address Register Ch 0H	DAR0H	XX100100	24H
	DMA Destination Address Register Ch 0B	DAR0B	XX100101	25H
	DMA Byte Count Register Ch 0L	BCROL	XX100110	26H
	DMA Byte Count Register Ch 0H	BCROH	XX100111	27H
	DMA Memory Address Register Ch 1L	MAR1L	XX101000	28H
	DMA Memory Address Register Ch 1H	MAR1H	XX101001	29H
	DMA Memory Address Register Ch 1B	MAR1B	XX101010	2AH
	DMA I/O Address Register Ch 1L	IAR1L	XX101011	2BH
	DMA I/O Address Register Ch 1H	IAR1H	XX101100	2CH
	Reserved		XX101101	2DH
	DMA Byte Count Register Ch 1L	BCR1L	XX101110	2EH
	DMA Byte Count Register Ch 1H	BCR1H	XX101111	2FH
	DMA Status Register	DSTAT	XX110000	30H
	DMA Mode Register	DMODE	XX110001	31H
DMA/WAIT Control Register	DCNTL	XX110010	32H	
INT	IL Register (Interrupt Vector Low Register)	IL	XX110011	33H
	INT/TRAP Control Register	ITC	XX110100	34H
	Reserved		XX110101	35H
Refresh	Refresh Control Register	RCR	XX110110	36H
	Reserved		XX110111	37H
MMU	MMU Common Base Register	CBR	XX111000	38H
	MMU Bank Base Register	BBR	XX111001	39H
	MMU Common/Bank Area Register	CBAR	XX111010	3AH
I/O	Reserved		XX111011	3BH
			XX111110	3EH
	I/O Control Register	ICR	XX111111	3FH

3

**14.3 I/O Addressing Notes**

The internal I/O register addresses are located in the I/O address space from 0000H to 00FFH (16-bit I/O addresses). Thus, to access the internal I/O registers (using I/O instructions), the high-order 8 bits of the 16-bit I/O address must be 0.

The conventional I/O instructions (OUT (m), A/ IN A, (m) / OUT1 / IN1/ etc.) place the contents of a CPU register on the high-order 8 bits of the address bus, and thus may be difficult to use for accessing internal I/O registers.

For efficient internal I/O register access, a number of new instructions have been added, which force the high-order 8 bits of the 16-bit I/O address to 0. These instructions are IN0, OUT0, OTIM,

OTIMR, OTDM, OTDMR and TSTIO (See section 19 Instruction Set).

Note that when writing to an internal I/O register, the same I/O write occurs on the external bus. However, the duplicate external I/O write cycle will exhibit internal I/O write cycle timing. For example, the WAIT input and programmable wait state generator are ignored. Similarly, internal I/O read cycles also cause a duplicate external I/O read cycle — however, the external read data is ignored by the HD64180.

Normally, external I/O addresses should be chosen to avoid overlap with internal I/O addresses to avoid duplicate I/O accesses.



**15 E CLOCK OUTPUT TIMING — 6800 TYPE BUS INTERFACE**


A large selection of 6800 type peripheral devices can be connected to the HD64180, including the Hitachi 6300 CMOS series (6321 PIA, 6350 ACIA, etc.) as well as 6500 family devices.

These devices require connection with the HD64180 synchronous E clock output. The speed (access time) required for the peripheral device are determined by the HD64180 clock rate. Table 15, Fig. 62 and Fig. 63 define E clock output timing.

Table 15 E Clock Timing in Each Condition

Condition	Duration of E Clock Output "High"
Op-code Fetch Cycle Memory Read/Write Cycle	$T_2 \uparrow - T_3 \downarrow$ <span style="margin-left: 2em;"><math>(1.5\phi + n_w \cdot \phi)</math></span>
I/O read Cycle	$1st\ Tw \uparrow - T_3 \downarrow$ <span style="margin-left: 2em;"><math>(0.5\phi + n_w \cdot \phi)</math></span>
I/O Write Cycle	$1st\ Tw \uparrow - T_3 \downarrow$ <span style="margin-left: 2em;"><math>(n_w \cdot \phi)</math></span>
NMI Acknowledge 1st MC	$T_2 \uparrow - T_3 \downarrow$ <span style="margin-left: 2em;"><math>(1.5\phi)</math></span>
$\overline{INT}_0$ Acknowledge 1st MC	$1st\ Tw \uparrow - T_3 \downarrow$ <span style="margin-left: 2em;"><math>(0.5\phi + n_w \cdot \phi)</math></span>
BUS RELEASE mode SLEEP mode SYSTEM STOP mode	$\phi \downarrow - \phi \downarrow$ <span style="margin-left: 2em;"><math>(2\phi\text{ or }1\phi)</math></span>


NOTE)  $n_w$  . the number of wait states  
MC Machine Cycle




\* Two wait states are automatically inserted.

NOTE) MC: Machine Cycle

Figure 62 E Clock Timing (During Read/Write Cycle and Interrupt Acknowledge Cycle)



(a) E Clock Timing in BUS RELEASE Mode



(b) E Clock Timing in SLEEP Mode and SYSTEM STOP Mode

Figure 63 E Clock Timing  
(in BUS RELEASE mode, SLEEP mode, SYSTEM STOP mode)

Wait states inserted in op-code fetch, memory read/write and I/O read/write cycles extend the duration of E clock output HIGH. Note that during I/O read/write cycles with no wait states (only occurs during on-chip I/O register accesses), E will not go HIGH.

The correspondence between the duration of E clock output HIGH and standard peripheral device speed selections is as follows.

Device Speed Selection	Required duration of E clock output HIGH
1.0 MHz (ex: HD6321P)	500 ns min
1.5 MHz (ex: HD63A21P)	333 ns min.
2.0 MHz (ex: HD63B21P)	230 ns min.

### 15.1 6800 Type Bus Interfacing Note

When the HD64180 is connected to 6800 type peripheral LSIs with E clock, the 6800 type peripheral LSIs should be located in I/O address space.

If the 6800 type peripheral LSIs are located in memory address space,  $\overline{WR}$  set-up time and  $\overline{WR}$  hold time for E clock won't be guaranteed during memory read/write cycles and 6800 type peripheral LSIs can't be connected correctly.



## 16 ON-CHIP CLOCK GENERATOR

The HD64180 contains a crystal oscillator and system clock ( $\phi$ ) generator. A crystal can be directly connected or an external clock input can be provided. In either case, the system clock ( $\phi$ ) is equal to one-half the input clock. For example, a crystal or external clock

input of 8 MHz corresponds with a system clock rate of  $\phi = 4$  MHz.

The following table shows the AT cut crystal characteristics ( $C_o$ ,  $R_s$ ) and the load capacitance ( $CL_1$ ,  $CL_2$ ) required for various frequencies of HD64180 operation.

Table 16 Crystal Characteristics

Clock Frequency	4MHz	4MHz < f ≤ 12MHz	12MHz < f ≤ 16MHz
Item			
$C_o$	< 7 pF	< 7 pF	< 7 pF
$R_s$	< 60Ω	< 60Ω	< 60Ω
$CL_1, CL_2$	10 to 22 pF ± 10%	10 to 22 pF ± 10%	10 to 22 pF ± 10%

If an external clock input is used instead of a crystal, the waveform (twice the  $\phi$  clock rate) should exhibit a  $50\% \pm 5\%$  duty cycle. Note that the minimum clock input HIGH voltage level is  $V_{CC} - 0.6V$ . The external clock input is connected to the EXTAL pin, while the XTAL pin is left open. Fig. 64 shows external clock interface.




Figure 64 External Clock Interface

Fig. 65 shows the HD64180 clock generator circuit while Fig. 66 and Fig. 67 specify circuit board design rules.




Figure 65 Crystal Interface





Figure 66 Note for Board Design of the Oscillation Circuit




Figure 67 Example of Board Design

Circuit Board design should observe the followings.

- (1) To prevent induced noise, the crystal and load capacitors should be physically located as close to the LSI as possible.
- (2) Signal lines should not run parallel to the clock oscillator inputs. In particular, the clock input circuitry and the system clock  $\phi$  output should be separated as much as possible.
- (3) Similar to (2),  $V_{CC}$  power lines should be separated from the clock oscillator input circuitry.
- (4) Resistivity between XTAL or EXTAL and the other pins should be greater than 10M ohms. Signal line layout should avoid areas marked with // // // //.

## 17 MISCELLANEOUS

### Free Running Counter (I/O Address = 18H)

Read only 8-bit free running counter without control registers and status registers. The contents of the 8-bit free running counter is counted down by 1 with an interval of  $10\phi$  clock cycles. The free running counter continues counting down without being affected by the read operation.

If data is written into the free running counter, we can't guarantee the interval of DRAM refresh cycle and baud rates of ASCII and CSI/O.

In IOSTOP mode, the free running counter continues counting down. It is initialized to FFH during RESET.

## 18 OPERATION NOTES

### 18.1 Precaution on Interfacing the Z80\* Family Peripheral LSIs to the HD64180

#### (1) Problem

In daisy chain, the Z80\* family peripheral LSI (PIO, DMA, CTC, SIO, or DART) resets interrupt circuit (i.e. IEO changes from LOW to HIGH) by fetching the RETI op-code on the data bus concurrently during the CPU fetches the RETI. Therefore, the followings should be noted for the RETI op-code (EDH, 4DH) fetch timing in the Z80\* peripheral LSI.

When the peripheral LSI fetches the first op-code of RETI (EDH),  $\overline{LIR}$  should be negated HIGH at the rising edge of system clock  $\phi$  as shown in Fig. 71, A. (This isn't referred in the manuals for the Z80\* peripheral LSI.) So,  $\overline{LIR}$  hold time ( $\overline{LIR} = \text{HIGH}$ ) should be required as shown in Fig. 71.




Figure 71  $\overline{LIR}$  Hold Time

Because  $\overline{LIR}$  changes synchronously with the rising edge of system clock  $\phi$ ,  $\overline{LIR}$  delay time is equal to  $\overline{LIR}$  hold time of the Z80\* peripheral LSI. However, this  $\overline{LIR}$  hold time may not be sufficient for the Z80\* peripheral LSI in some case and IEO line may not be reset.

#### (2) An example of countermeasure

Fig. 72 shows an example of circuit, while Fig. 73 shows the  $\overline{LIR}$  and  $\overline{LIR}'$  timing in the circuit.




Figure 72 Circuit Example

\* Z80 is a registered trademark of Zilog, Inc.




Figure 73  $\overline{LIR}$  and  $\overline{LIR}'$  Timing in the Circuit

$\overline{LIR}'$ , which is synchronized with the falling edge of system clock  $\phi$ , is provided to the peripheral LSI. In this case, one-half clock cycle duration is confirmed as the hold time.

Please carefully examine the circuit before you use it on your application.

**18.5 Precaution on Interfacing HD64180 with Z80\* CTC**

**(1) Problem**

The following problem may happen when interfacing HD64180 with Z80\* CTC (Z8430). Therefore, countermeasure shown in section 2 should be taken. Fig. 81 illustrates Z80\* CTC write timing specified in Z80\* CTC Data Sheet. Fig. 82 and Fig. 83 show Z80\* I/O write timing and HD64180 I/O write timing respectively.

As shown above,  $\overline{IOE}$  in HD64180 goes LOW by a half  $\phi$  clock cycle faster than  $\overline{IORQ}$  in Z80. When interfacing Z80 with Z80\* CTC, data is written into Z80\* CTC at the rising edge of  $T_w$ . By contrast, when interfacing HD64180 with Z80\* CTC, data is written into Z80\* CTC at the rising edge of  $T_2$ . In the latter case, data may not be written into Z80\* CTC if  $\overline{IOE}$  set-up time for the rising edge of  $T_2$  is less than the set-up time specified in Z80\* CTC.




Figure 81 Z80\* CTC Write Timing\*\*




Figure 82 Z80\* I/O Write Timing





Figure 83 HD64180 I/O Write Timing


**(2) Countermeasure**

To Avoid the problem,  $\overline{IOE}$  in HD64180 should be asserted LOW at the rising edge of  $T_2$  to assure the set-up time specified in Z80\* CTC. Fig. 84 (a) shows a circuit for delaying  $\overline{IOE}$  by a half  $\phi$  clock cycle.


If this circuit is externally connected between HD64180 and Z80\* CTC,  $\overline{IOE}'$  will be pulled LOW at the rising edge of  $T_2$  only in I/O read/write cycle as shown in Fig. 84 (b). While in  $\overline{INT}_0$  acknowledge cycle,  $\overline{IOE}$  and  $\overline{IOE}'$  are asserted LOW at the timing shown in Fig. 84 (c). In  $\overline{INT}_0$  acknowledge cycle,  $\overline{IOE}'$  delays because of propagation time of TTL gates of the countermeasure circuit and the vector access time is shortened. If vector access time for HD64180 is not assured during  $\overline{INT}_0$  acknowledge cycle, wait states should be inserted by programming IW10 and IW11 bits of DMA/WAIT Control Register. However, note that wait states insertion by software should be inhibited during Z80\* CTC read/write cycles, because more than one wait state can not be allowed in the case of Z80\* CTC. (Please see Z80\* CTC Data Sheet. One wait state is automatically inserted during the cycles.) Refer to "Fig. 85 Z80\* CTC Access Flow" for details.



(a) Countermeasure Circuit



(b) I/O Read/Write Timing



(c)  $\overline{INT}_0$  Acknowledge Cycle Timing

Figure 84 Countermeasure Circuit and Timings in the Circuit

\* Z80 is a registered trademark of Ziilog, Inc.  
 \*\* Copied from Z80\* CTC Data Sheet (April, 1985)




Figure 85 Z80\* CTC Access Flow



**18.6 Notes on HD64180  $\overline{INT}_0$  Mode 0**

**(1) Problem**

In  $\overline{INT}_0$  Mode 0, the CPU executes an instruction which is placed on the data bus during the interrupt acknowledge cycle. Usually, RST (1-byte instruction) or CALL (3-byte instruction) is placed on the data bus. Then, the CPU pushes the Program Counter (PC) onto the stack and jumps to the interrupt service routine. In the case of RST instruction, the correct return address is pushed onto the stack. However, in the case of CALL instruction, the pushed return address is equal to the correct return address + 2.

**(2) Explanation of operation**

During the 1st op-code fetch cycle in the interrupt acknowledge

cycle, the CPU stops incrementing the PC. At this time, the PC contains the return address. After the 1st op-code is fetched, the CPU restarts incrementing the PC. Therefore, if RST (1-byte instruction) is executed in the interrupt acknowledge cycle, the correct return address is pushed onto the stack and the CPU can return from the interrupt service routine correctly. While, if CALL (3-byte instruction) is executed in the interrupt acknowledge cycle, the PC is incremented twice during the operand read cycle of the 2 bytes after the 1st op-code is fetched. Therefore, the return address + 2 in the PC is pushed onto the stack. So, when RETI is executed at the end of the interrupt service routine, the CPU can not return from the interrupt correctly.

Fig 86 shows the CALL execution timing in  $\overline{INT}_0$  Mode 0.




Figure 86 The CALL Execution Timing in  $\overline{INT}_0$  Mode 0



**(3) Countermeasure**

The following explains the countermeasure of the problem in  $\overline{INT}_0$  Mode 0.


- ① RST  
When RST is executed, the correct return address in the PC is pushed onto the stack.
- ② CALL  
When CALL is executed, the stack contents must be decremented by two in the interrupt service routine to return from the interrupt correctly.

Table 18 summarizes how to adjust the stack contents depending on the instruction to be executed.

Table 18 Stack Contents Adjustment

Instruction	Stack Contents Adjustment
RST	No
CALL	Decrement the stack contents by two
Other instructions	No (The PC is not stacked.)

The  $\overline{INT}_0$  Mode 0 sequences when executing RST and CALL are shown in Fig. 87.



NOTE) PC: PC indicates the return address

Figure 87  $\overline{INT}_0$  Mode 0 Sequence



**19 INSTRUCTION SET**

**19.1 Instruction set overview**

The HD64180 is object code compatible with standard 8-bit operating system and application software. The instruction set also contains a number of new instructions to improve system and software performance, reliability and efficiency.

New Instructions	Operation
SLP	Enter SLEEP mode
MLT	8-bit multiply with 16-bit result
IN0 g, (m)	Input contents of immediate I/O address into register
OUT0 (m), g	Output register contents to immediate I/O address
OTIM	Block output — increment
OTIMR	Block output — increment and repeat
OTDM	Block output — decrement
OTDMR	Block output — decrement and repeat
TSTIO m	Non-destructive AND, I/O port and accumulator
TST g	Non-destructive AND, register and accumulator
TST m	Non-destructive AND, immediate data and accumulator
TST (HL)	Non-destructive AND, memory data and accumulator

**(1) SLP — Sleep**

The SLP instruction causes the HD64180 to enter SLEEP low power consumption mode. See section 5 for a complete description of the SLEEP state.

**(2) MLT — Multiply**

The MLT performs unsigned multiplication on two 8 bit numbers yielding a 16 bit result. MLT may specify BC, DE, HL or SP

registers. In all cases, the 8-bit operands are loaded into each half of the 16-bit register and the 16-bit result is returned in that register.

**(3) IN0 g, (m) — Input, Immediate I/O address**

The contents of immediately specified 8-bit I/O address are input into the specified register. When I/O is accessed, 00H is output in high-order bits of address automatically.

**(4) OUT0 (m), g — Output, immediate I/O address**

The contents of the specified register are output to the immediately specified 8-bit I/O address. When I/O is accessed, 00H is output in high-order bits of address automatically.

**(5) OTIM, OTIMR, OTDM, OTDMR — Block I/O**

The contents of memory pointed to by HL is output to the I/O address in (C). The memory address (HL) and I/O address (C) are incremented in OTIM and OTIMR and decremented in OTDM and OTDMR respectively. B register is decremented. The OTIMR and OTDMR variants repeat the above sequence until register B is decremented to 0. Since the I/O address (C) is automatically incremented or decremented, these instructions are useful for block I/O (such as HD64180 on-chip I/O) initialization. When I/O is accessed, 00H is output in high-order bits of address automatically.

**(6) TSTIO m — Test I/O Port**

The contents of the I/O port addressed by C are ANDed with 8-bit immediate data and the status flags are updated. The I/O port contents are not written (non-destructive AND). When I/O is accessed, 00H is output in higher bits of address automatically.

**(7) TST g — Test Register**

The contents of the specified register are ANDed with the accumulator (A) and the status flags are updated. The accumulator and specified register are not changed (non-destructive AND).



## (8) TST m – Test Immediate

The 8-bit immediate data is ANDed with the accumulator (A) and the status flags are updated. The accumulator is not changed (non-destructive AND).

## (9) TST (HL) – Test Memory

The contents of memory pointed to by HL are ANDed with the accumulator (A) and the status flags are updated. The memory contents and accumulator are not changed (non-destructive AND).

## 19.2 Instruction set summary

The followings explain the symbols in instruction set, and the following tables summarize the operation of each instruction.

### (1) Register

g, g', ww, xx, yy, and zz specify a register to be used. g and g' specify an 8-bit register. ww, xx, yy, and zz specify a pair of 16-bit registers. The following tables show the correspondence between symbols and registers.

g, g'	Reg.	ww	Reg.	xx	Reg.	yy	Reg.	zz	Reg.
000	B	00	BC	00	BC	00	BC	00	BC
001	C	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	E	11	SP	11	SP	11	SP	11	AF
100	H								
101	L								
111	A								

NOTE: Suffixed H and L to ww,xx,yy,zz (ex.wwH,IXL) indicate upper and lower 8-bit of the 16-bit register respectively.

### (2) Bit

b specifies a bit to be manipulated in the bit manipulation instruction. The following table shows the correspondence between b and bits.

b	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

### (3) Condition

f specifies the condition in program control instructions. The following shows the correspondence between f and conditions.

f	Condition
000	NZ non zero
001	Z zero
010	NC non carry
011	C carry
100	PO parity odd
101	PE parity even
110	P sign plus
111	M sign minus

### (4) Restart Address

v specifies a restart address. The following table shows the correspondence between v and restart addresses.

v	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

### (5) Flag

The following symbols show the flag conditions.

- : not affected
- ↓ : affected
- × : undefined
- S : set to 1
- R : reset to 0
- P : parity
- V : overflow

### (6) Miscellaneous

- ( )<sub>M</sub> : data in the memory address
- ( )<sub>I</sub> : data in the I/O address
- m or n : 8-bit data
- mn : 16-bit data
- r : 8-bit register
- R : 16-bit register
- b-( )<sub>M</sub> : a content of bit b in the memory address
- b-gr : a content of bit b in the register gr
- d or j : 8-bit signed displacement
- S : source addressing mode
- D : destination addressing mode
- : AND operation
- +
- ⊕ : EXCLUSIVE OR operation

Data Manipulation Instructions

Arithmetic and Logical Instructions (8-bit)

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
ADD	ADD A,g	10 000 g				S		D		1	4	Ar+gr→Ar				V	R		
	ADD A,(HL)	10 000 110					S	D		1	6	Ar+(HL) <sub>M</sub> →Ar				V	R		
	ADD A,m	11 000 110	S					D		2	6	Ar+m→Ar				V	R		
	< m >																		
	ADD A,(X+d)	11 011 101				S		D		3	14	Ar+(X+d) <sub>M</sub> →Ar				V	R		
	< d >	10 000 110																	
ADD A,(Y+d)	11 111 101				S		D		3	14	Ar+(Y+d) <sub>M</sub> →Ar				V	R			
< d >	10 000 110																		
ADC	ADC A,g	10 001 g				S		D		1	4	Ar+gr+c→Ar				V	R		
	ADC A,(HL)	10 001 110					S	D		1	6	Ar+(HL) <sub>M</sub> +c→Ar				V	R		
	ADC A,m	11 001 110	S					D		2	6	Ar+m+c→Ar				V	R		
	< m >																		
	ADC A,(X+d)	11 011 101				S		D		3	14	Ar+(X+d) <sub>M</sub> +c→Ar				V	R		
	< d >	10 001 110																	
ADC A,(Y+d)	11 111 101				S		D		3	14	Ar+(Y+d) <sub>M</sub> +c→Ar				V	R			
< d >	10 001 110																		
AND	AND g	10 100 g				S		D		1	4	Ar·gr→Ar				S	P	R	R
	AND (HL)	10 100 110					S	D		1	6	Ar·(HL) <sub>M</sub> →Ar				S	P	R	R
	AND m	11 100 110	S					D		2	6	Ar·m→Ar				S	P	R	R
	< m >																		
	AND (X+d)	11 011 101				S		D		3	14	Ar·(X+d) <sub>M</sub> →Ar				S	P	R	R
	< d >	10 100 110																	
AND (Y+d)	11 111 101				S		D		3	14	Ar·(Y+d) <sub>M</sub> →Ar				S	P	R	R	
< d >	10 100 110																		
Compare	CP g	10 111 g				S		D		1	4	Ar-gr				V	S		
	CP (HL)	10 111 110					S	D		1	6	Ar-(HL) <sub>M</sub>				V	S		
	CP m	11 111 110	S					D		2	6	Ar-m				V	S		
	< m >																		
	CP (X+d)	11 011 101				S		D		3	14	Ar-(X+d) <sub>M</sub>				V	S		
	< d >	10 111 110																	
CP (Y+d)	11 111 101				S		D		3	14	Ar-(Y+d) <sub>M</sub>				V	S			
< d >	10 111 110																		
COMPLEMENT	CPL	00 101 111						S/D		1	3	Ar→Ar	.	S	.	S	.		
DEC	DEC g	00 g 101				S/D		S/D		1	4	gr-1→gr				V	S	.	
	DEC (HL)	00 110 101				S/D		S/D		1	10	(HL) <sub>M</sub> -1→(HL) <sub>M</sub>				V	S	.	
	DEC (X+d)	11 011 101				S/D				3	18	(X+d) <sub>M</sub> -1→(X+d) <sub>M</sub>				V	S	.	
	< d >	00 110 101																	
	DEC (Y+d)	11 111 101				S/D				3	18	(Y+d) <sub>M</sub> -1→(Y+d) <sub>M</sub>				V	S	.	
< d >	00 110 101																		
INC	INC g	00 g 100				S/D				1	4	gr+1→gr				V	R	.	
	INC (HL)	00 110 100				S/D		S/D		1	10	(HL) <sub>M</sub> +1→(HL) <sub>M</sub>				V	R	.	
	INC (X+d)	11 011 101				S/D				3	18	(X+d) <sub>M</sub> +1→(X+d) <sub>M</sub>				V	R	.	
< d >	00 110 100																		

(to be continued)

3



Operation name	MNEMONICS	OP-code	Addressing							Bytes	Status	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
INC	INC (Y+d)	< d > 11 111 101 00 110 100 < d >			S/D					3	18	Y+ d <sub>H</sub> +1→ Y+ d <sub>L</sub>	I	I	I	V	R	.	
MULT	MULT wvv	11 101 101 01 wv1 100			S/D					2	17	wvH× wvL→wvH	.	.	.	.	.	.	
NEGATE	NEG	11 101 101 01 000 100						S/D		2	6	0→Ar→Ar	I	I	I	V	S	I	
OR	OR g	10 110 g			S			D		1	4	Ar→gr→Ar	I	I	R	P	R	R	
	OR (HL)	10 110 110					S	D		1	6	Ar→(HL) <sub>H</sub> →Ar	I	I	R	P	R	R	
	OR m	11 110 110 < m >	S					D		2	6	Ar+m→Ar	I	I	R	P	R	R	
	OR (IX+d)	11 011 101 10 110 110 < d >			S			D		3	14	Ar+(IX+d) <sub>H</sub> →Ar	I	I	R	P	R	R	
	OR (Y+d)	11 111 101 10 110 110 < d >			S				D		3	14	Ar+(Y+d) <sub>H</sub> →Ar	I	I	R	P	R	R
SUB	SUB g	10 010 g			S			D		1	4	Ar→gr→Ar	I	I	I	V	S	I	
	SUB (HL)	10 010 110					S	D		1	6	Ar→(HL) <sub>H</sub> →Ar	I	I	I	V	S	I	
	SUB m	11 010 110 < m >	S					D		2	6	Ar→m→Ar	I	I	I	V	S	I	
	SUB (IX+d)	11 011 101 10 010 110 < d >			S			D		3	14	Ar→(IX+d) <sub>H</sub> →Ar	I	I	I	V	S	I	
	SUB (Y+d)	11 111 101 10 010 110 < d >			S				D		3	14	Ar→(Y+d) <sub>H</sub> →Ar	I	I	I	V	S	I
SBC	SBC A,g	10 011 g			S			D		1	4	Ar→gr→c→Ar	I	I	I	V	S	I	
	SBC A, (HL)	10 011 110					S	D		1	6	Ar→(HL) <sub>H</sub> →c→Ar	I	I	I	V	S	I	
	SBC A,m	11 011 110 < m >	S					D		2	6	Ar→m→c→Ar	I	I	I	V	S	I	
	SBC A, (IX+d)	11 011 101 10 011 110 < d >			S			D		3	14	Ar→(IX+d) <sub>H</sub> →c→Ar	I	I	I	V	S	I	
	SBC A, (Y+d)	11 111 101 10 011 110 < d >			S				D		3	14	Ar→(Y+d) <sub>H</sub> →c→Ar	I	I	I	V	S	I
TEST	TST g	11 101 101 00 g 100			S					2	7	Ar→gr	I	I	S	P	R	R	
	TST (HL)	11 101 101 00 110 100					S			2	10	Ar→(HL) <sub>H</sub>	I	I	S	P	R	R	
	TST m	11 101 101 01 100 100 < m >	S							3	9	Ar→m	I	I	S	P	R	R	
XOR	XOR g	10 101 g			S			D		1	4	Ar⊕ gr→Ar	I	I	R	P	R	R	
	XOR (HL)	10 101 110					S	D		1	6	Ar⊕ (HL) <sub>H</sub> →Ar	I	I	R	P	R	R	
	XOR m	11 101 110 < m >	S					D		2	6	Ar⊕ m→Ar	I	I	R	P	R	R	
	XOR (IX+d)	11 011 101 10 101 110 < d >			S			D		3	14	Ar⊕ (IX+d) <sub>H</sub> →Ar	I	I	R	P	R	R	
	XOR (Y+d)	11 111 101 10 101 110 < d >			S				D		3	14	Ar⊕ (Y+d) <sub>H</sub> →Ar	I	I	R	P	R	R

(to be continued)



Rotate and Shift Instructions

Operation name	MNEMONICS	OP-code	Addressing						Bytes	Status	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0
													S	Z	H	P	N	C
Rotate and Shift Data	RLA	00 010 111						S/D	1	3		.	R	.	R	I		
	RL g	11 001 011				S/D			2	7				R	P	R	I	
	RL (HL)	00 010 g						S/D	2	13				R	P	R	I	
RL (IX+d)		11 001 011						S/D	2	13				R	P	R	I	
		00 010 110							4	19				R	P	R	I	
		11 011 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
		00 010 110							4	19				R	P	R	I	
RL (IY+d)		11 111 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
		00 010 110							4	19				R	P	R	I	
		11 011 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
RLCA		00 000 111						S/D	1	3		.	R	.	R	I		
	RLC g	11 001 011				S/D			2	7				R	P	R	I	
		00 000 g						S/D	2	13				R	P	R	I	
	RLC (HL)	11 001 011						S/D	2	13				R	P	R	I	
		00 000 110							4	19				R	P	R	I	
		11 011 101			S/D				4	19				R	P	R	I	
RLC (IX+d)		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
		00 000 110							4	19				R	P	R	I	
		11 111 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
RLC (IY+d)		00 000 110							4	19				R	P	R	I	
		11 111 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
		00 000 110							4	19				R	P	R	I	
		11 101 101						S/D	2	16				R	P	R	I	
RLD		01 101 111						S/D	1	3		.	R	.	R	I		
	RRA	00 011 111						S/D	2	7				R	P	R	I	
	RR g	11 001 011				S/D			2	13				R	P	R	I	
		00 011 g						S/D	2	13				R	P	R	I	
	RR (HL)	11 001 011						S/D	2	13				R	P	R	I	
		00 011 110							4	19				R	P	R	I	
RR (IX+d)		11 011 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
		00 011 110							4	19				R	P	R	I	
		11 111 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
RR (IY+d)		< d >							4	19				R	P	R	I	
		00 011 110							4	19				R	P	R	I	
		11 111 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
		00 011 110							4	19				R	P	R	I	
RRCA		00 001 111						S/D	1	3		.	R	.	R	I		
	RRC g	11 001 011				S/D			2	7				R	P	R	I	
		00 001 g						S/D	2	13				R	P	R	I	
	RRC (HL)	11 001 011						S/D	2	13				R	P	R	I	
		00 001 110							4	19				R	P	R	I	
		11 011 101			S/D				4	19				R	P	R	I	
RRC (IX+d)		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
		00 001 110							4	19				R	P	R	I	
		11 111 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
RRC (IY+d)		00 001 110							4	19				R	P	R	I	
		11 111 101			S/D				4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	
		< d >							4	19				R	P	R	I	
		00 001 110							4	19				R	P	R	I	
		11 001 011							4	19				R	P	R	I	

(to be continued)

Operation name	MNEMONICS	OP-code	Addressing						Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0
													S	Z	H	P/V	N	C
Rotate and Shift Data	RRD	11 101 101						S/D		2	16		I	I	R	P	R	
		01 100 111											I	I	R	P	R	
Shift Data	SLA g	11 001 011					S/D			2	7		I	I	R	P	R	
		00 100 g											I	I	R	P	R	
	SLA (HL)	11 001 011					S/D			2	13		I	I	R	P	R	
		00 100 110											I	I	R	P	R	
	SLA (X+d)	11 011 101			S/D					4	19		I	I	R	P	R	
		11 001 011 < d >												I	I	R	P	R
	SLA (Y+d)	11 111 101			S/D					4	19		I	I	R	P	R	
		11 001 011 < d >												I	I	R	P	R
	SRA g	11 001 011					S/D			2	7		I	I	R	P	R	
		00 101 g												I	I	R	P	R
	SRA (HL)	11 001 011					S/D			2	13		I	I	R	P	R	
		00 101 110												I	I	R	P	R
	SRA (X+d)	11 011 101			S/D					4	19		I	I	R	P	R	
		11 001 011 < d >												I	I	R	P	R
	SRA (Y+d)	11 111 101			S/D					4	19		I	I	R	P	R	
		11 001 011 < d >												I	I	R	P	R
	SRL g	11 001 011					S/D			2	7		I	I	R	P	R	
		00 111 g												I	I	R	P	R
	SRL (HL)	11 001 011					S/D			2	13		I	I	R	P	R	
		00 111 110												I	I	R	P	R
	SRL (X+d)	11 011 101			S/D					4	19		I	I	R	P	R	
		11 001 011 < d >												I	I	R	P	R
	SRL (Y+d)	11 111 101			S/D					4	19		I	I	R	P	R	
		11 001 011 < d >												I	I	R	P	R
		00 111 110											I	I	R	P	R	



Bit Manipulation Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Bit Set	SET b.g	11 001 011 11 b g				S/D				2	7	1←b.g <sub>r</sub>	.	.	.	.	.	.
	SET b.#HL	11 001 011 11 b 110					S/D			2	13	1←b.#HL <sub>HL</sub>	.	.	.	.	.	.
	SET b.(X+d)	11 011 101 11 001 011 < d >				S/D				4	19	1←b.(X+d) <sub>HL</sub>	.	.	.	.	.	.
		11 b 110																
	SET b.(Y+d)	11 111 101 11 001 011 < d >				S/D				4	19	1←b.(Y+d) <sub>HL</sub>	.	.	.	.	.	.
		11 b 110																
Bit Reset	RES b.g	11 001 011 10 b g				S/D				2	7	0←b.g <sub>r</sub>	.	.	.	.	.	.
	RES b.#HL	11 001 011 10 b 110					S/D			2	13	0←b.#HL <sub>HL</sub>	.	.	.	.	.	.
	RES b.(X+d)	11 011 101 11 001 011 < d >				S/D				4	19	0←b.(X+d) <sub>HL</sub>	.	.	.	.	.	.
		10 b 110																
	RES b.(Y+d)	11 111 101 11 001 011 < d >				S/D				4	19	0←b.(Y+d) <sub>HL</sub>	.	.	.	.	.	.
		10 b 110																
Bit Test	BT b.g	11 001 011 01 b g				S				2	6	b.g <sub>r</sub> →z	X		S	X	R	.
	BT b.#HL	11 001 011 01 b 110					S			2	9	b.#HL <sub>HL</sub> →z	X		S	X	R	.
	BT b.(X+d)	11 011 101 11 001 011 < d >				S				4	15	b.(X+d) <sub>HL</sub> →z	X		S	X	R	.
		01 b 110																
	BT b.(Y+d)	11 111 101 11 001 011 < d >				S				4	15	b.(Y+d) <sub>HL</sub> →z	X		S	X	R	.
		01 b 110																



Arithmetic Instructions (16-bit)

Operation name	MNEMONICS	OP-code	Addressing							Bytes	Status	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	$HL_R + ww_R - HL_R$	.	.	X	.	R	
	ADD IX,xx	11 011 101				S		D		2	10	$IX_R + xx_R - IX_R$	.	.	X	.	R	
	ADD IY,yy	00 xx1 001				S		D		2	10	$IY_R + yy_R - IY_R$	.	.	X	.	R	
		00 yy1 001				S		D		2	10	$IY_R + yy_R - IY_R$	.	.	X	.	R	
ADC	ADC HL,ww	11 101 101				S		D		2	10	$HL_R + ww_R + c - HL_R$			X	V	R	
		01 ww1 010				S		D		2	10	$HL_R + ww_R + c - HL_R$			X	V	R	
DEC	DEC ww	00 ww1 011				S/D				1	4	$ww_R - 1 - ww_R$	.	.	.	.	.	.
	DEC IX	11 011 101				S/D		S/D		2	7	$IX_R - 1 - IX_R$	.	.	.	.	.	.
	DEC IY	00 101 011				S/D		S/D		2	7	$IY_R - 1 - IY_R$	.	.	.	.	.	.
		00 101 011				S/D		S/D		2	7	$IY_R - 1 - IY_R$	.	.	.	.	.	.
INC	INC ww	00 ww0 011				S/D				1	4	$ww_R + 1 - ww_R$	.	.	.	.	.	.
	INC IX	11 011 101				S/D		S/D		2	7	$IX_R + 1 - IX_R$	.	.	.	.	.	.
	INC IY	00 100 011				S/D		S/D		2	7	$IY_R + 1 - IY_R$	.	.	.	.	.	.
		00 100 011				S/D		S/D		2	7	$IY_R + 1 - IY_R$	.	.	.	.	.	.
SBC	SBC HL,ww	11 101 101				S		D		2	10	$HL_R - ww_R - c - HL_R$			X	V	S	
		01 ww0 010				S		D		2	10	$HL_R - ww_R - c - HL_R$			X	V	S	

(to be continued)



Data Transfer Instructions

8-Bit Load

Operation name	MNEMONICS	OP-code	Addressing							Bytes	Status	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Load 8-bit	LD A,I	11 101 101							S/D	2	6	I←Ar			R	IEF <sub>2</sub>	R	.	.	
		01 010 111																		
Data	LD A,R	11 101 101							S/D	2	6	R←Ar			R	IEF <sub>2</sub>	R	.	.	
		01 011 111																		
	LD A,(BC)	00 001 010						S	D	1	6	(BC) <sub>M</sub> ←Ar	.	.	.	.	.	.	.	
	LD A,(DE)	00 011 010						S	D	1	6	(DE) <sub>M</sub> ←Ar	.	.	.	.	.	.	.	
	LD A,(mn)	00 111 010			S				D	3	12	(mn) <sub>M</sub> ←Ar	.	.	.	.	.	.	.	
		< n >										"	.	.	.	.	.	.	.	
		< m >										"	.	.	.	.	.	.	.	
	LD IA	11 101 101							S/D	2	6	Ar←I	.	.	.	.	.	.	.	
		01 000 111											.	.	.	.	.	.	.	
	LD RA	11 101 101							S/D	2	6	Ar←Rr	.	.	.	.	.	.	.	
		01 001 111											.	.	.	.	.	.	.	
	LD (BC),A	00 000 010						D	S	1	7	Ar←(BC) <sub>M</sub>	.	.	.	.	.	.	.	
	LD (DE),A	00 010 010						D	S	1	7	Ar←(DE) <sub>M</sub>	.	.	.	.	.	.	.	
	LD (mn),A	00 110 010			D				S	3	13	Ar←(mn) <sub>M</sub>	.	.	.	.	.	.	.	
		< n >										"	.	.	.	.	.	.	.	
		< m >										"	.	.	.	.	.	.	.	
	LD g,g'	01 g g'					S/D			1	4	g'←g	.	.	.	.	.	.	.	
	LD g,(H),J	01 g 110					D	S		1	6	(H) <sub>M</sub> ←g	.	.	.	.	.	.	.	
	LD g,m	00 g 110	S				D			2	6	m←g	.	.	.	.	.	.	.	
		< m >										"	.	.	.	.	.	.	.	
	LD g,(X+d)	11 011 101			S	D				3	14	(X+d) <sub>M</sub> ←g	.	.	.	.	.	.	.	
		01 g 110											.	.	.	.	.	.	.	
		< d >										"	.	.	.	.	.	.	.	
	LD g,(Y+d)	11 111 101			S	D				3	14	(Y+d) <sub>M</sub> ←g	.	.	.	.	.	.	.	
		01 g 110											.	.	.	.	.	.	.	
		< d >										"	.	.	.	.	.	.	.	
	LD (H),m	00 110 110	S				D			2	9	m←(H) <sub>M</sub>	.	.	.	.	.	.	.	
		< m >										"	.	.	.	.	.	.	.	
	LD (X+d),m	11 011 101	S			D				4	15	m←(X+d) <sub>M</sub>	.	.	.	.	.	.	.	
		00 110 110											.	.	.	.	.	.	.	
		< d >										"	.	.	.	.	.	.	.	
		< m >										"	.	.	.	.	.	.	.	
	LD (Y+d),m	11 111 101	S			D				4	15	m←(Y+d) <sub>M</sub>	.	.	.	.	.	.	.	
		00 110 110											.	.	.	.	.	.	.	
		< d >										"	.	.	.	.	.	.	.	
		< m >										"	.	.	.	.	.	.	.	
	LD (H),g	01 110 g					S	D		1	7	g←(H) <sub>M</sub>	.	.	.	.	.	.	.	
	LD (X+d),g	11 011 101				D	S			3	15	g←(X+d) <sub>M</sub>	.	.	.	.	.	.	.	
		01 110 g											.	.	.	.	.	.	.	
		< d >										"	.	.	.	.	.	.	.	
	LD (Y+d),g	11 111 101				D	S			3	15	g←(Y+d) <sub>M</sub>	.	.	.	.	.	.	.	
		01 110 g											.	.	.	.	.	.	.	
		< d >										"	.	.	.	.	.	.	.	

3





16-Bit Load

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Load 16-bit Data	LD ww, mn	00 ww0 001	S			D					3	9	mn←ww <sub>H</sub>	.	.	.	.	.	.	
		< n > < m >																		
	LD IX, mn	11 011 101 00 100 001	S						D		4	12	mn←IX <sub>R</sub>	.	.	.	.	.	.	
		< n > < m >																		
	LD IY, mn	11 111 101 00 100 001	S						D		4	12	mn←IY <sub>R</sub>	.	.	.	.	.	.	
		< n > < m >																		
	LD SP, HL	11 111 001							S/D		1	4	HL <sub>R</sub> ←SP <sub>R</sub>	.	.	.	.	.	.	
	LD SP, IX	11 011 101							S/D		2	7	IX <sub>R</sub> ←SP <sub>R</sub>	.	.	.	.	.	.	
		11 111 001																		
	LD SP, IY	11 111 101							S/D		2	7	IY <sub>R</sub> ←SP <sub>R</sub>	.	.	.	.	.	.	
		11 111 001																		
	LD ww, (mn)	11 101 101 01 ww1 011		S		D					4	18	(mn+1) <sub>H</sub> ←ww <sub>Hr</sub> (mn) <sub>H</sub> ←ww <sub>Lr</sub>	.	.	.	.	.	.	
		< n > < m >																		
	LD HL, (mn)	00 101 010		S						D	3	15	(mn+1) <sub>H</sub> ←Hr (mn) <sub>H</sub> ←Lr	.	.	.	.	.	.	
		< n > < m >																		
	LD IX, (mn)	11 011 101 00 101 010		S						D	4	18	(mn+1) <sub>H</sub> ←IX <sub>Hr</sub> (mn) <sub>H</sub> ←IX <sub>Lr</sub>	.	.	.	.	.	.	
		< n > < m >																		
	LD IY, (mn)	11 111 101 00 101 010		S						D	4	18	(mn+1) <sub>H</sub> ←IY <sub>Hr</sub> (mn) <sub>H</sub> ←IY <sub>Lr</sub>	.	.	.	.	.	.	
		< n > < m >																		
	LD (mn), ww	11 101 101 01 ww0 011			D		S				4	19	ww <sub>Hr</sub> ←(mn+1) <sub>H</sub> ww <sub>Lr</sub> ←(mn) <sub>H</sub>	.	.	.	.	.	.	
	< n > < m >																			
LD (mn), HL	00 100 010			D					S	3	16	Hr←(mn+1) <sub>H</sub> Lr←(mn) <sub>H</sub>	.	.	.	.	.	.		
	< n > < m >																			
LD (mn), IX	11 011 101 00 100 010			D					S	4	19	IX <sub>Hr</sub> ←(mn+1) <sub>H</sub> IX <sub>Lr</sub> ←(mn) <sub>H</sub>	.	.	.	.	.	.		
	< n > < m >																			
LD (mn), IY	11 111 101 00 100 010			D					S	4	19	IY <sub>Hr</sub> ←(mn+1) <sub>H</sub> IY <sub>Lr</sub> ←(mn) <sub>H</sub>	.	.	.	.	.	.		
	< n > < m >																			

(to be continued)



Block Transfer

Operation name	MNEMONICS	OP-code	Addressing							Bytes	Status	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
Block Transfer	CPD	11 101 101					S	S		2	12	Ar ← HL <sub>M</sub>	②	①					
		10 101 001										BC <sub>n</sub> ← 1 - BC <sub>n</sub>							
Search	CPDR	11 101 101					S	S		2	14	BC <sub>n</sub> ≠ 0 Ar ≠ HL <sub>M</sub>	②	①					
		10 111 001									12	BC <sub>n</sub> = 0 or Ar = HL <sub>M</sub>							
Data	CPI	11 101 101					S	S		2	12	Ar ← HL <sub>M</sub>							
		10 100 001										BC <sub>n</sub> ← 1 - BC <sub>n</sub>							
	CPIR	11 101 101					S	S		2	14	BC <sub>n</sub> ≠ 0 Ar ≠ HL <sub>M</sub>							
		10 110 001									12	BC <sub>n</sub> = 0 or Ar = HL <sub>M</sub>							
	LDD	11 101 101					S/D			2	12	Ar = HL <sub>M</sub> or BC <sub>n</sub> = 0							①
		10 101 000										HL <sub>M</sub> ← DE <sub>M</sub>						R	R
	LDDR	11 101 101					S/D			2	14 (BC <sub>n</sub> ≠ 0)	HL <sub>M</sub> ← DE <sub>M</sub>							
		10 111 000									12 (BC <sub>n</sub> = 0)	BC <sub>n</sub> ← 1 - BC <sub>n</sub>							
	LDI	11 101 101					S/D			2	12	BC <sub>n</sub> = 0							①
		10 100 000										HL <sub>M</sub> ← DE <sub>M</sub>							
	LDIR	11 101 101					S/D			2	14 (BC <sub>n</sub> ≠ 0)	HL <sub>M</sub> ← DE <sub>M</sub>							
		10 110 000									12 (BC <sub>n</sub> = 0)	BC <sub>n</sub> ← 1 - BC <sub>n</sub>							

① P/V = 0 BC<sub>n</sub> - 1 = 0  
 P/V = 1 BC<sub>n</sub> - 1 ≠ 0  
 ② Z = 1 Ar = HL<sub>M</sub>  
 Z = 0 Ar ≠ HL<sub>M</sub>

3



## Stack and Exchange

Operation name	MNEMONICS	OP-code	Addressing								Bytes	Status	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0	
																			S
PUSH	PUSH zz	11 zz0 101				S		D		1	11	zzL <sub>r</sub> ←(SP-2) <sub>M</sub>	.	.	.	.			
												zzH <sub>r</sub> ←(SP-1) <sub>M</sub>							
	PUSH IX	11 011 101 11 100 101						S/D		2	14	IXL <sub>r</sub> ←(SP-2) <sub>M</sub>	.	.	.	.			
												IXH <sub>r</sub> ←(SP-1) <sub>M</sub>							
	PUSH IY	11 111 101 11 100 101						S/D		2	14	IYL <sub>r</sub> ←(SP-2) <sub>M</sub>	.	.	.	.			
												IYH <sub>r</sub> ←(SP-1) <sub>M</sub>							
POP	POP zz	11 zz0 001			D		S		1	9	(SP+1) <sub>M</sub> ←zzH <sub>r</sub>	.	.	.	.				
											(SP) <sub>M</sub> ←zzL <sub>r</sub>								
	POP IX	11 011 101 11 100 001						S/D		2	12	(SP+1) <sub>M</sub> ←IXH <sub>r</sub>	.	.	.	.			
												(SP) <sub>M</sub> ←IXL <sub>r</sub>							
	POP IY	11 111 101 11 100 001						S/D		2	12	(SP+1) <sub>M</sub> ←IYH <sub>r</sub>	.	.	.	.			
												(SP) <sub>M</sub> ←IYL <sub>r</sub>							
Exchange	EX AF,AF'	00 001 000						S/D	1	4	AF <sub>r</sub> ←AF' <sub>r</sub>	.	.	.	.				
	EX DE,HL	11 101 011						S/D	1	3	DE <sub>r</sub> ←HL <sub>r</sub>								
	EXX	11 011 001						S/D	1	3	BC <sub>r</sub> ←BC' <sub>r</sub>								
											DE <sub>r</sub> ←DE' <sub>r</sub>								
											HL <sub>r</sub> ←HL' <sub>r</sub>								
	EX (SP),HL	11 100 011						S/D	1	16	Hr←(SP+1) <sub>M</sub>								
											Lr←(SP) <sub>M</sub>								
	EX (SP),IX	11 011 101 11 100 011						S/D	2	19	IXH <sub>r</sub> ←(SP+1) <sub>M</sub>								
											IXL <sub>r</sub> ←(SP) <sub>M</sub>								
	EX (SP),IY	11 111 101 11 100 011						S/D	2	19	IYH <sub>r</sub> ←(SP+1) <sub>M</sub>								
										IYL <sub>r</sub> ←(SP) <sub>M</sub>									



Program Control Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	Status	Operation	Reg							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
													S	Z	H	P/N	N	C		
Call	CALL mn	11 001 101 < n > < m >		D							3	16	PC <sub>H</sub> ← SP - 1 <sub>H</sub> PC <sub>L</sub> ← SP - 2 <sub>H</sub> mn ← PC <sub>H</sub> SP <sub>H</sub> - 2 → SP <sub>H</sub>	.	.	.	.	.	.	
	CALL f, mn	11 f 100 < n > < m >		D							3	6 (f false) 16 (f true)	continue f is false CALL mn f is true	.	.	.	.	.	.	
Jump	DJNZ j	00 010 000 < j-2 >								D	2	9 (Br≠0) 7 (Br=0)	Br - 1 → Br continue Br=0 PC <sub>H</sub> + j → PC <sub>H</sub> Br≠0	.	.	.	.	.	.	
	JP f, mn	11 f 010 < n > < m >		D							3	6 (f false) 3 9 (f true)	mn → PC <sub>H</sub> f is true continue f is false	.	.	.	.	.	.	
		JP mn	11 000 011 < n > < m >		D							3	9	mn → PC <sub>H</sub>	.	.	.	.	.	.
	JP HLj	11 101 001						D			1	3	HL <sub>H</sub> → PC <sub>H</sub>	.	.	.	.	.	.	
	JP BD	11 011 101						D			2	6	IX <sub>H</sub> → PC <sub>H</sub>	.	.	.	.	.	.	
	JP BVj	11 111 101 11 101 001						D			2	6	IV <sub>H</sub> → PC <sub>H</sub>	.	.	.	.	.	.	
	JR j	00 011 000 < j-2 >								D	2	8	PC <sub>H</sub> + j → PC <sub>H</sub>	.	.	.	.	.	.	
	JR Cj	00 111 000 < j-2 >									D	2	6 8	continue C=0 PC <sub>H</sub> + j → PC <sub>H</sub> C=1	.	.	.	.	.	.
		JR NCj	00 110 000 < j-2 >								D	2	6 8	continue C=1 PC <sub>H</sub> + j → PC <sub>H</sub> C=0	.	.	.	.	.	.
	JR Zj	00 101 000 < j-2 >									D	2	6 8	continue Z=0 PC <sub>H</sub> + j → PC <sub>H</sub> Z=1	.	.	.	.	.	.
		JR NZj	00 100 000 < j-2 >								D	2	6 8	continue Z=1 PC <sub>H</sub> + j → PC <sub>H</sub> Z=0	.	.	.	.	.	.
	Return	RET	11 001 001							D		1	9	(SP) <sub>H</sub> → PC <sub>L</sub> (SP + 1) <sub>H</sub> → PC <sub>H</sub> SP <sub>H</sub> + 2 → SP <sub>H</sub>	.	.	.	.	.	.
RET f		11 f 000							D		1	5 (f false) 1 10 (f true)	continue f is false RET f is true	.	.	.	.	.	.	
RETI		11 101 101 01 001 101							D		2	12	(SP) <sub>H</sub> → PC <sub>L</sub> (SP + 1) <sub>H</sub> → PC <sub>H</sub> SP <sub>H</sub> + 2 → SP <sub>H</sub>	.	.	.	.	.	.	
RETN		11 101 101 01 000 101							D		2	12	(SP) <sub>H</sub> → PC <sub>L</sub> (SP + 1) <sub>H</sub> → PC <sub>H</sub> SP <sub>H</sub> + 2 → SP <sub>H</sub> EF <sub>2</sub> → EF <sub>1</sub>	.	.	.	.	.	.	

(to be continued)



Operation name	MNEMONICS	OP-code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0	
																			S
Restart	RST v	11 v 111							D		1	11	PCH ← SP - 1 <sub>H</sub> PCL ← SP - 2 <sub>H</sub> O ← PCH v ← PCL SP <sub>H</sub> ← 2 ← SP <sub>H</sub>	.	.	.	.	.	.

I/O Instructions

Operation name	MNEMONICS	OP-code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	IO	7				6	4	2	1	0	
																			S
INPUT	IN A,(m)	11 011 011 < m >							D	S	2	9	(Am) ← Ar m ← A <sub>0</sub> - A <sub>7</sub> Ar ← A <sub>8</sub> - A <sub>15</sub>	.	.	.	.	.	.
	IN g,(C)	11 101 101 01 g 000							D	S	2	9	(BC) ← gr g = 110 Only the flags will change Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>			R	P	R	.
	INO g,(m)	11 101 101 00 g 000 < m >							D	S	3	12	(OOm) ← gr g = 110 Only the flags will change m ← A <sub>0</sub> - A <sub>7</sub> OO ← A <sub>8</sub> - A <sub>15</sub>			R	P	R	.
	IND	11 101 101 10 101 010							D	S	2	12	(BC) ← (HL) <sub>H</sub> HL <sub>H</sub> ← 1 → HL <sub>H</sub> Br ← 1 → Br Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>	X		X	X		X
	INDR	11 101 101 10 111 010							D	S	2	14(Br ≠ 0) 12(Br = 0)	(BC) ← (HL) <sub>H</sub> Q HL <sub>H</sub> ← 1 → HL <sub>H</sub> Br ← 1 → Br Repeat Q until Br = 0 Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>	X	S	X	X		X
	INI	11 101 101 10 100 010							D	S	2	12	(BC) ← (HL) <sub>H</sub> HL <sub>H</sub> ← 1 → HL <sub>H</sub> Br ← 1 → Br Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>	X		X	X		X
	INR	11 101 101 10 110 010							D	S	2	14(Br ≠ 0) 12(Br = 0)	(BC) ← (HL) <sub>H</sub> Q HL <sub>H</sub> ← 1 → HL <sub>H</sub> Br ← 1 → Br Repeat Q until Br = 0 Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>	X	S	X	X		X

(to be continued)

- ③ Z = 1 Br = 1 = 0  
Z = 0 Br = 1 ≠ 0
- ④ N = 1 MSB of Data = 1  
N = 0 MSB of Data = 0



Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
OUTPUT	OUT (m),A	11 010 011 < m >						S	D	2	10	Ar—(Am), m—A0—A7	.	.	.	.	.	.	
	OUT (C),g	11 101 101 01 g 001					S		D	2	10	Ar—As—A15 gr—(BC), Cr—A0—A7 Br—As—A15	.	.	.	.	.	.	
	OUTO (m),g	11 101 101 00 g 001 < m >					S		D	3	13	gr—(OOm), m—A0—A7 OO—As—A15	.	.	.	.	.	.	
	OTDM	11 101 101 10 001 011						S		D	2	14	(HL <sub>M</sub> —(OOCh) HL <sub>R</sub> —1—HL <sub>R</sub> Cr—1—Cr Br—1—Br Cr—A0—A7 OO—As—A15	③			④		
	OTDMR	11 101 101 10 011 011						S		D	2	16(Br≠0) 14(Br=0)	(HL <sub>M</sub> —(OOCh) Q HL <sub>R</sub> —1—HL <sub>R</sub> Cr—1—Cr Br—1—Br Repeat Q until Br=0 Cr—A0—A7 OO—As—A15	R	S	R	S	I	R
	OTDR	11 101 101 10 111 011						S		D	2	14(Br≠0) 12(Br=0)	(HL <sub>M</sub> —(BC) Q HL <sub>R</sub> —1—HL <sub>R</sub> Br—1—Br Repeat Q until Br=0 Cr—A0—A7 Br—As—A15	X	S	X	X	I	X
	OUTI	11 101 101 10 100 011						S		D	2	12	(HL <sub>M</sub> —(BC) HL <sub>R</sub> +1—HL <sub>R</sub> Br—1—Br Cr—A0—A7 Br—As—A15	X	I	X	X	I	X
	OTR	11 101 101 10 110 011						S		D	2	14(Br≠0) 12(Br=0)	(HL <sub>M</sub> —(BC) Q HL <sub>R</sub> +1—HL <sub>R</sub> Br—1—Br Repeat Q until Br=0 Cr—A0—A7 Br—As—A15	X	S	X	X	I	X
TSTIO m	11 101 101 01 110 100 < m >		S						S	3	12	(OOCh) m Cr—A0—A7 OO—As—A15	I	I	S	P	R	R	

(to be continued)

- ③ Z=1 Br=1=0  
Z=0 Br=1≠0
- ④ N=1 MSB of Data=1  
N=0 MSB of Data=0



Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag															
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0										
													S	Z	H	P/V	N	C										
OUTPUT	OTIM	11 101 101 10 000 011						S		D	2	14	(HL) <sub>n</sub> ← (OO) <sub>n</sub> HL <sub>n</sub> +1 ← HL <sub>n</sub> Cr+1 ← Cr Br-1 ← Br Cr ← A <sub>0</sub> ← A <sub>7</sub> OO ← A <sub>8</sub> ← A <sub>15</sub>	ⓐ				ⓓ										
	OTIMR	11 101 101 10 010 011						S		D	2	16(Br≠0) 14(Br=0)	(HL) <sub>n</sub> ← (OO) <sub>n</sub> Q HL <sub>n</sub> +1 ← HL <sub>n</sub> Cr+1 ← Cr Br-1 ← Br Repeat Q until Br=0 Cr ← A <sub>0</sub> ← A <sub>7</sub> OO ← A <sub>8</sub> ← A <sub>15</sub>							ⓓ								
	OUTD	11 101 101 10 101 011						S		D	2	12	(HL) <sub>n</sub> ← (BC) <sub>n</sub> HL <sub>n</sub> -1 ← HL <sub>n</sub> Br-1 ← Br Cr ← A <sub>0</sub> ← A <sub>7</sub> Br ← A <sub>8</sub> ← A <sub>15</sub>							ⓐ				ⓓ				

ⓐ Z=1 Br-1=0  
Z=0 Br-1≠0  
ⓓ N=1 MSB of Data=1  
N=0 MSB of Data=0

Special Control Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag																
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0											
													S	Z	H	P/V	N	C											
Special Function	DAA	00 100 111							S/D		1	4	Decimal Adjust Accumulator																
Carry Control	CCF	00 111 111									1	3	E ← c																
	SCF	00 110 111									1	3	1 ← c																
CPU Control	DI	11 110 011									1	3	0 ← IEF <sub>1</sub> , 0 ← IEF <sub>2</sub> ⓐ																
	EI	11 111 011									1	3	1 ← IEF <sub>1</sub> , 1 ← IEF <sub>2</sub> ⓐ																
	HALT	01 110 110									1	3	CPU halted																
	IM 0	IM 0	11 101 101									2	6	Interrupt mode 0															
		IM 1	01 000 110									2	6	Interrupt mode 1															
	IM 2	IM 1	11 101 101									2	6	Interrupt mode 1															
		IM 2	01 010 110									2	6	Interrupt mode 2															
	NOP	00 000 000										1	3	No operation															
SUP	11 101 101	01 110 110									2	8	Sleep																

ⓐ Interrupts are not sampled at the end of DI or EI.



## 20 INSTRUCTION SUMMARY IN ALPHABETICAL ORDER

MNEMONICS	Bytes	Machine Cycles	States
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (IY+d)	3	6	14
ADD A,m	2	2	6
ADD A,g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+d)	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)

(to be continued)





MNEMONICS	Bytes	Machine Cycles	States
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(if $BC_R \neq 0$ and $Ar \neq (HL)_M$ )
	2	6	12
			(if $BC_R = 0$ or $Ar = (HL)_M$ )
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(if $BC_R \neq 0$ and $Ar \neq (HL)_M$ )
	2	6	12
			(if $BC_R = 0$ or $Ar = (HL)_M$ )
CP (IX+d)	3	6	14
CP (Y+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (Y+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

(to be continued)



MNEMONICS	Bytes	Machine Cycles	States
DJNZ j	2	5	9 (if Br≠0)
	2	3	7 (if Br=0)
EI	1	1	3
EX AF,AF'	1	2	4
EX DE,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A,(m)	2	3	9
IN g,(C)	2	3	9
INI	2	4	12
INIR	2	6	14 (if Br≠0)
	2	4	12 (if Br=0)
IND	2	4	12
INDR	2	6	14 (if Br≠0)

(to be continued)



MNEMONICS	Bytes	Machine Cycles	States
INDR	2	4	12 (If Br=0)
INO g,(m)	3	4	12
JP f,mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)

(to be continued)



MNEMONICS	Bytes	Machine Cycles	States
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A,I	2	2	6
LD A, (mn)	3	4	12
LD A,R	2	2	6
LD (BC),A	1	3	7
LDD	2	4	12
LD (DE),A	1	3	7
LD ww,mn	3	3	9
LD ww,(mn)	4	6	18
LDDR	2	6	14 (If $BC_R \neq 0$ )
	2	4	12 (If $BC_R = 0$ )
LD (HL),m	2	3	9
LD HL,(mn)	3	5	15
LD (HL),g	1	3	7
LDI	2	4	12
LD I,A	2	2	6
LDIR	2	6	14 (If $BC_R \neq 0$ )
	2	4	12 (If $BC_R = 0$ )
LD IX,mn	4	4	12
LD IX,(mn)	4	6	18
LD (IX+d),m	4	5	15
LD (IX+d),g	3	7	15
LD IY,mn	4	4	12
LD IY,(mn)	4	6	18
LD (IY+d),m	4	5	15
LD (IY+d),g	3	7	15

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
LD (mn),A	3	5	13
LD (mn),ww	4	7	19
LD (mn),HL	3	6	16
LD (mn),IX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM	2	6	14
OTDMR	2	8	16 (if Br≠0)
	2	6	14 (if Br=0)
OTDR	2	6	14 (if Br≠0)
	2	4	12 (if Br=0)

(to be continued)



MNEMONICS	Bytes	Machine Cycles	States
OTIM	2	6	14
OTIMR	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m),A	2	4	10
OUT (C),g	2	4	10
OUTO (m),g	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b,(IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	4	12
RETN	2	4	12

(to be continued)



MNEMONICS	Bytes	Machine Cycles	States
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A,(HL)	1	2	6
SBC A,(IX+d)	3	6	14
SBC A,(IY+d)	3	6	14
SBC A,m	2	2	6

(to be continued)



MNEMONICS	Bytes	Machine Cycles	States
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7

(to be continued)





MNEMONICS	Bytes	Machine Cycles	States
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4





**21 OP-CODE MAP**

**Table 18 1st op-code map**  
Instruction format : **XX**

		ww (LO=ALL)								LO=0~7																						
		BC	DE	HL	SP	g (LO=0~7)								BC	DE	HL	AF	zz														
		B	D	H	(HL)	B	D	H	(HL)	1000	1001	1010	1011	1100	1101	1110	1111															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F															
<b>S</b>	<b>(HI=ALL)</b>	B	0000	0	NOP	DJNZ	JR NZ	JR NC	j	<b>LD g, s</b>	<b>ADD A, s</b>	<b>SUB s, A</b>	<b>AND s, A</b>	<b>OR s, A</b>	RET f				0													
		C	0001	1	LD ww, mn				NOTE1)						POP zz				1													
		D	0010	2	LD(ww), A	LD(mn), HL	LD(mn), A	JP mn, OUT(m), EX(SP), DI							JP f, mn				2													
		E	0011	3	INC ww				CALL f, mn						PUSH zz				3													
		H	0100	4	INC g				NOTE1)						RST v				4													
		L	0101	5	DEC g				NOTE1)						ADD A, m				5													
		(HL)	0110	6	LD g, m				NOTE2)						SUB m, A				6													
		A	0111	7	RLCA	RLA	DAA	SCF	HALT						AND m, A				7													
		B	1000	8	EXAF, AF	JR j	JR Z, j	JR C, j	NOTE2)						OR m, A				8													
		C	1001	9	ADD HL, ww				NOTE2)						RET f				9													
		D	1010	A	LD A, (ww)	LD HL, (mn)	LD A, (mn)	LD g, s							ADC A, s				SBC A, s				XOR s, A	CP s	Table2	IN A, (m)	EXDE, HL	EI	B			
		E	1011	B	DEC ww				LD g, s						ADC A, s				SBC A, s				XOR s, A	CP s	Table2	CALL f, mn	A					
		H	1100	C	INC g				LD g, s						ADC A, s				SBC A, s				XOR s, A	CP s	Table2	CALL m, NOTE3)	Table3	NOTE3)	D			
		L	1101	D	DEC g				LD g, s						ADC A, m				SBC A, m				XOR m, A	CP m	Table2	CALL m, NOTE3)	Table3	NOTE3)	E			
		(HL)	1110	E	LD g, m				LD g, s						ADC A, m				SBC A, m				XOR m, A	CP m	Table2	CALL m, NOTE3)	Table3	NOTE3)	F			
		A	1111	F	RRCA	RRA	GPL	CCF	LD g, s						ADC A, m				SBC A, m				XOR m, A	CP m	Table2	CALL m, NOTE3)	Table3	NOTE3)	F			
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F															
		C	E	L	A	C	E	L	A	g (LO=8~F)								Z	C	PE	M	f										
		g (LO=8~F)																08H	18H	28H	38H	v										
		g (LO=8~F)																LO=8~F														

NOTE1) (HL) replaces g.  
 2) (HL) replaces s.  
 3) If DDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 18, the instructions are executed replacing HL with IX and (HL) with (IX+d).  
 ex. 22H : LD (mn), HL  
 DDH 22H : LD (mn), IX  
 If FDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 18, the instructions are executed replacing HL with IY and (HL) with (IY+d).  
 ex. 34H : INC (HL)  
 FDH 34H : INC (IY+d)  
 However, JP (HL) and EX DE, HL are exception and note the followings.  
 If DDH is supplemented as 1st op-code for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed.  
 If FDH is supplemented as 1st op-code for JP (HL), (IY) replaces (HL) as operand and JP (IY) is executed.  
 Even if DDH or FDH is supplemented as 1st op-code for EX DE, HL, HL is not replaced and the instruction is regarded as illegal instruction.



Table 19 2nd op-code map  
Instruction format : CB XX

		HI \ LO		b (LO=0~7)																
				0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F			
g (TTL=H)	B	0000	0															0		
	C	0001	1															1		
	D	0010	2															2		
	E	0011	3															3		
	H	0100	4	RLC g	RL g	SLA g				BIT b,g				RES b,g				SET b,g	4	
	L	0101	5																5	
	(HL)	0110	6	NOTE1)	NOTE1)	NOTE1)				NOTE1)				NOTE1)				NOTE1)	6	
	A	0111	7																7	
	B	1000	8																8	
	C	1001	9																9	
	D	1010	A																A	
	E	1011	B																B	
	H	1100	C	RRC g	RR g	SRA g	SRL g			BIT b,g				RES b,g				SET b,g	C	
	L	1101	D																D	
	(HL)	1110	E	NOTE1)	NOTE1)	NOTE1)	NOTE1)			NOTE1)				NOTE1)				NOTE1)	E	
	A	1111	F																F	
				0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
								1	3	5	7	1	3	5	7	1	3	5	7	
				b (LO=8~F)																

NOTE1) If DDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 19, the instructions are executed replacing (HL) with (IX+d).  
If FDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 19, the instructions are executed replacing (HL) with (IY+d).





Table 20 2nd op-code map

Instruction format : ED XX

		ww (LO=ALL)																	
		BC				DE				HL				SP					
		g (LO=0~7)																	
		B	D	H	B	D	H												
LO \ HI		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111		
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0000	0	IN0 g, (m)				IN g, (C)								LDI	LDIR			0	
0001	1	OUT0 (m),g				OUT (C),g								CPI	CPIR			1	
0010	2					SBC HL, ww								INI	INIR			2	
0011	3					LD (mn), ww				OTIM	OTIMR	OUTI	OTIR					3	
0100	4	TST g		TST (HL)	NEG			TST m	TST0 m									4	
0101	5					RETN												5	
0110	6					IM 0	IM 1	SLP										6	
0111	7					LD I, A	LD A, I	RRD											7
1000	8	IN0 g, (m)				IN g, (C)								LDD	LDDR			8	
1001	9	OUT0 (m),g				OUT (C),g								CPD	CPDR			9	
1010	A					ADC HL, ww								IND	INDR			A	
1011	B					LD ww, (mn)				OTDM	OTDMR	OUTD	OTDR					B	
1100	C	TST g				MLT ww												C	
1101	D					RETI												D	
1110	E					IM 2												E	
1111	F					LD R, A	LD A, R	RLD											F
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
		C	E	L	A	C	E	L	A										
		g (LO=8~F)																	



22 BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE

\* (ADDRESS) : invalid  
 Z (DATA) : high impedance.

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LUR}$	$\overline{HALT}$	ST
ADD HL,ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TITITIT <sub>1</sub>	*	Z	1	1	1	1	1	1	1
ADD IX,xx ADD IY,yy	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>6</sub>	TITITIT <sub>1</sub>	*	Z	1	1	1	1	1	1	1
ADC HL,ww SBC HL,ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>6</sub>	TITITIT <sub>1</sub>	*	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g SUB g SBC A,g AND g OR g XOR g CP g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m AND m OR m XOR m CP m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d) ADC A, (IX+d) ADC A, (IY+d) SUB (IX+d) SUB (IY+d) SBC A, (IX+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
SBC A, (Y + d) AND (X + d) AND (Y + d) OR (X + d) OR (Y + d) XOR (X + d) XOR (Y + d) CP (X + d) CP (Y + d)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	DATA	0	1	0	1	1	1	1
BIT b,g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
BIT b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
BIT b, (X + d) BIT b, (Y + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	DATA	0	1	0	1	1	1	1
CALL mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
CALL f,mn (if condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1

(to be continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
CALL f,mn (if condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPI CPD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
CPIR CPDR (if BC <sub>R</sub> ≠ 0 and Ar ≠ (HL) <sub>H</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
CPIR CPDR (if BC <sub>R</sub> = 0 or Ar = (HL) <sub>H</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
CPL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DAA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
DI	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
DJNZ J (If Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> *1	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	J-2	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
DJNZ J (If Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> *1	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	J-2	0	1	0	1	1	1	1
EI	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
EX (SP), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	H	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1

\*1 DMA, REFRESH, or BUS RELEASE cannot be executed after this state (Request is ignored)

(to be continued)

3





Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{TOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
EX (SP), IX EX (SP), IY	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	—	—	Next op-code Address	Next op-code	0	1	0	1	0	0	0
IM 0 IM 1 IM 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INC g DEC g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
INC (IX+d) INC (IY+d) DEC (IX+d) DEC (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
INC ww DEC ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
INC IX INC IY DEC IX DEC IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
IN A,(m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> A to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
IN g,(C)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
INO g,(m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
INI IND	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
INIR INDR (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
	MC <sub>5</sub> ~MC <sub>6</sub>	TiTi	*	Z	1	1	1	1	1	1	1
INIR INDR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1

(to be continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
JP mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn (If f is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn (If f is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (DX) JP (IX)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
JR j	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	TiT <sub>i</sub>	*	Z	1	1	1	1	1	1	1
JR C <sub>j</sub> JR NC <sub>j</sub> JR Z <sub>j</sub> JR NZ <sub>j</sub> (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
JR C <sub>j</sub> JR NC <sub>j</sub> JR Z <sub>j</sub> JR NZ <sub>j</sub> (If condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	TiT <sub>i</sub>	*	Z	1	1	1	1	1	1	1
LD g,g'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
LD g,m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD g, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
LD (HL),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	g	1	0	0	1	1	1	1
LD (IX+d),g LD (IY+d),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	g	1	0	0	1	1	1	1
LD (HL),m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
LD (IX+d),m LD (IY+d),m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{TOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD A, (BC) LD A, (DE)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	DATA	0	1	0	1	1	1	1
LD A,(mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
LD (BC),A LD (DE),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	A	1	0	0	1	1	1	1
LD (mn),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	A	1	0	0	1	1	1	1
LD A,I LD A,R LD I,A LD R,A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD ww, mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
LD IX,mn LD IY,mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	IR	HALT	ST
LD HL, (mn)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD ww,(mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD IX,(mn) LD IY,(mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD (mn),HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	.	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	L	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	H	1	0	0	1	1	1	1

(to be continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
LD (mn),ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	wwL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	wwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	IXL IYL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
LD SP,IX LD SP,IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
LDI LDD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	OE	IF	HALT	ST
LDIR LDDR (if BC <sub>R</sub> ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1
	MC <sub>5</sub> ~MC <sub>6</sub>	TiTi	*	Z	1	1	1	1	1	1	1
LDIR LDDR (if BC <sub>R</sub> = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1
MLT ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>13</sub>	TiTiTiTi TiTiTiTi TiTiTi	*	Z	1	1	1	1	1	1	1
NEG	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
NOP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (m),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> A to A <sub>8</sub> ~A <sub>15</sub>	A	1	0	1	0	1	1	1

(to be continued)

3





Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
OUT (C),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	g	1	0	1	0	1	1	1
OUTO (m),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	g	1	0	1	0	1	1	1
OTIM OTDM	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
OTIMR OTDMR (If Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub> ~MC <sub>3</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	UIR	HALT	ST
OTIMR OTDMR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
OUTI OUTD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
OTIR OTDR (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
	MC <sub>5</sub> ~MC <sub>6</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
OTR OTDR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
POP zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
POP IX POP IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

(to be continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{IIR}$	$\overline{HALT}$	ST
POP IX POP IY	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
PUSH zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	zzH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	zzL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	IXL IYL	1	0	0	1	1	1	1
RET	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
RET f (f condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
RET f (f condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
RETI RETN	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	IR	HALT	ST
RETI RETN	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	DATA	0	1	0	1	1	1	1
RLCA RLA RRCA RRA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC g RL g RRC g RR g SLA g SRA g SRL g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
RLC (HL) RL (HL) RRC (HL) RR (HL) SLA (HL) SRA (HL) SRL (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
RLC (IX+d) RLC (IY+d) RL (IX+d) RL (IY+d) RRC (IX+d) RRC (IY+d) RR (IX+d) RR (IY+d) SLA (IX+d) SLA (IY+d) SRA (IX+d) SRA (IY+d) SRL (IX+d) SRL (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
RLD RRD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1

(to be continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
RLD RRD	MC <sub>4</sub> ~MC <sub>7</sub>	TITITITi	*	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
RST v	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
SCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SET b,g RES b,g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
SET b, (HL) RES b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
SET b, (IX+d) SET b, (IY+d) RES b, (IX+d) RES b, (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{OE}$	$\overline{UR}$	HALT	ST
SLP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	—	—	7FFFFH	Z	1	1	1	1	1	0	1
TSTIO m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
TST g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
TST m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
TST (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1

INTERRUPT

$\overline{NMI}$	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	Next op-code Address (PC)		0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
INT <sub>0</sub> MODE 0 (RST INSERTED)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>w</sub> T <sub>w</sub> T <sub>3</sub>	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1

(to be continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
$\overline{\text{INT}}_0$ MODE 0 (RST INSERTED)	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
$\overline{\text{INT}}_0$ MODE 0 (CALL INSERTED)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC+1	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PC+2(H)	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PC+2(L)	1	0	0	1	1	1	1
$\overline{\text{INT}}_0$ MODE 1	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)		1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
$\overline{\text{INT}}_0$ MODE 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)	Vector	1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector+1	DATA	0	1	0	1	1	1	1
$\overline{\text{INT}}_1$ $\overline{\text{INT}}_2$ Internal Interrupts	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)		1	1	1	1	1	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector+1	DATA	0	1	0	1	1	1	1



Request \ Current Status		Normal Operation (CPU mode) (IOSTOP mode)	WAIT State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	BUS RELEASE mode	SLEEP mode	SYSTEM STOP mode
WAIT		Acceptable	Acceptable	Not acceptable	Acceptable	Acceptable	Not acceptable	Not acceptable	Not acceptable
Refresh Request (Request of Refresh by the on-chip Refresh Controller)		Refresh cycle begins at the end of MC	Not acceptable	Not acceptable	Refresh cycle begins at the end of MC	Refresh cycle begins at the end of MC	Not acceptable	Not acceptable	Not acceptable
DREQ <sub>0</sub> DREQ <sub>1</sub>		DMA cycle begins at the end of MC	DMA cycle begins at the end of MC	Acceptable * Refresh cycle precedes DMA cycle begins at the end of one MC	Acceptable DMA cycle begins at the end of MC	Acceptable Refer to "2.9 DMA Controller" for details	Acceptable * After BUS RELEASE cycle, DMA cycle begins at the end of one MC	Not acceptable	Not acceptable
BUSREQ		Bus is released at the end of MC	Not acceptable	Not acceptable	Bus is released at the end of MC	Bus is released at the end of MC	Continue BUS RELEASE mode.	Acceptable	Acceptable
Interrupt	INT <sub>0</sub> , INT <sub>1</sub> , INT <sub>2</sub>	Accepted after executing the current instruction	Accepted after executing the current instruction	Not acceptable	Not acceptable	Not acceptable	Not acceptable	Acceptable Return from SLEEP mode to normal operation	Acceptable Return from SYSTEM STOP mode to normal operation
	Internal I/O Interrupt	↑	↑	↑	↑	↑	↑	↑	Not acceptable
	NMI	↑	↑	↑	Not acceptable Interrupt acknowledge cycle precedes NMI is accepted after executing the next instruction	Acceptable DMA cycle stops	↑	↑	Acceptable Return from SYSTEM STOP mode to normal operation

NOTE) \* not acceptable when DMA Request is in level sense  
 ↑ same as the above  
 MC Machine Cycle





**24 REQUEST PRIORITY**

The HD64180 has the following three types of requests.

**Type 1.**

To be accepted in specified state . . . . . WAIT

**Type 2.**

To be accepted in each machine cycle . . . . . Refresh Req.  
DMA Req.  
Bus Req.



**Type 3.**

To be accepted in each instruction . . . . . Interrupt Req.

Type 1, Type 2, and Type 3 requests priority is shown as follows.  
highest priority Type 1 > Type 2 > Type 3 lowest priority  
Each request priority in Type 2 is shown as follows.  
highest priority Bus Req. > Refresh Req. > DMA Req. lowest priority

(NOTE) If Bus Req. and Refresh Req. occurs simultaneously, Bus Req. is accepted but Refresh Req. is cleared.  
Refer to "2.7 Interrupts" for each request priority in Type 3.

**25 OPERATION MODE TRANSITION**



- NOTE \*1 NORMAL: CPU executes instructions normally in NORMAL mode.  
 \*2 DMA request: DMA is requested in the following cases  
 (1) DREQ<sub>0</sub>, DREQ<sub>1</sub> = 0 (memory ↔ (memory mapped) I/O DMA transfer)  
 (2) DE0 = 1 (memory ↔ memory DMA transfer)  
 \*3 DMA end: DMA ends in the following cases.  
 (1) DREQ<sub>0</sub>, DREQ<sub>1</sub> = 1 (memory ↔ (memory mapped) I/O DMA transfer)  
 (2) BCRO, BCR1 = 0000H (all DMA transfers)  
 (3) NMI = 0 (all DMA transfers)

**Other operation mode transitions**

The following operation mode transitions are also possible.

- |      |   |             |
|------|---|-------------|
| HALT | ↔ | DMA         |
|      |   | REFRESH     |
|      |   | BUS RELEASE |
- |        |   |             |
|--------|---|-------------|
| IOSTOP | ↔ | DMA         |
|        |   | REFRESH     |
|        |   | BUS RELEASE |
- |       |   |             |
|-------|---|-------------|
| SLEEP | ↔ | BUS RELEASE |
|-------|---|-------------|
- |             |   |             |
|-------------|---|-------------|
| SYSTEM STOP | ↔ | BUS RELEASE |
|-------------|---|-------------|



**26 STATUS SIGNALS**

The following table shows pin outputs in each operating mode.

Mode		$\overline{\text{LIR}}$	$\overline{\text{ME}}$	$\overline{\text{IOE}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{REF}}$	$\overline{\text{HALT}}$	$\overline{\text{BUSACK}}$	$\overline{\text{ST}}$	Address BUS	Data BUS
CPU operation	Op-code Fetch (1st op-code)	0	0	1	0	1	1	1	1	0	A	IN
	Op-code Fetch (except 1st op-code)	0	0	1	0	1	1	1	1	1	A	IN
	Memory Read	1	0	1	0	1	1	1	1	1	A	IN
	Memory Write	1	0	1	1	0	1	1	1	1	A	OUT
	I/O Read	1	1	0	0	1	1	1	1	1	A	IN
	I/O Write	1	1	0	1	0	1	1	1	1	A	OUT
	Internal Operation	1	1	1	1	1	1	1	1	1	A	IN
Refresh		1	0	1	1	1	0	1	1	*	A	IN
Interrupt Acknowledge Cycle (1st machine cycle)	$\overline{\text{NMI}}$	0	0	1	0	1	1	1	1	0	A	IN
	$\overline{\text{INT}}_0$	0	1	0	1	1	1	1	1	0	A	IN
	$\overline{\text{INT}}_1, \overline{\text{INT}}_2$ & Internal Interrupts	1	1	1	1	1	1	1	1	0	A	IN
BUS RELEASE		1	Z	Z	Z	Z	1	1	0	*	Z	IN
HALT		0	0	1	0	1	1	0	1	0	A	IN
SLEEP		1	1	1	1	1	1	0	1	1	1	IN
Internal DMA	Memory Read	1	0	1	0	1	1	1	1	0	A	IN
	Memory Write	1	0	1	1	0	1	1	1	0	A	OUT
	I/O Read	1	1	0	0	1	1	1	1	0	A	IN
	I/O Write	1	1	0	1	0	1	1	1	0	A	OUT
RESET		1	1	1	1	1	1	1	1	1	Z	IN

NOTE) 1 : HIGH  
 0 : LOW  
 A : Programmable  
 Z : High Impedance  
 IN : Input  
 OUT : Output  
 \* : Invalid



27 PIN STATUS DURING RESET AND LOW POWER OPERATION MODES

Pin No.	Symbol	Pin function	Pin status in each operation mode			
			RESET	SLEEP	IOSTOP	SYSTEM STOP
4	WAIT	—	IN (N)	IN (N)	IN (A)	IN (N)
5	BUSACK	—	1	OUT	OUT	OUT
6	BUSREQ	—	IN (N)	IN (A)	IN (A)	IN (A)
7	RESET	—	0	IN (A)	IN (A)	IN (A)
8	NMI	—	IN (N)	IN (A)	IN (A)	IN (A)
9	INT <sub>0</sub>	—	IN (N)	IN (A)	IN (A)	IN (A)
10	INT <sub>1</sub>	—	IN (N)	IN (A)	IN (A)	IN (A)
11	INT <sub>2</sub>	—	IN (N)	IN (A)	IN (A)	IN (A)
12	ST	—	1	1	OUT	1
13~30	A <sub>0</sub> ~A <sub>17</sub>	—	Z	1	A	1
31	A <sub>14</sub> /TOUT	A <sub>14</sub>	Z	1	A	1
		TOUT	Z	OUT	H	H
34~41	D <sub>0</sub> ~D <sub>7</sub>	—	Z	Z	A	Z
42	RTS <sub>0</sub>	—	1	H	OUT	H
43	CTS <sub>0</sub>	—	IN (N)	IN (A)	IN (N)	IN (N)
44	DCD <sub>0</sub>	—	IN (N)	IN (A)	IN (N)	IN (N)
45	TXA <sub>0</sub>	—	1	OUT	H	H
46	RXA <sub>0</sub>	—	IN (N)	IN (A)	IN (N)	IN (N)
47	CKA <sub>0</sub> /DREQ <sub>0</sub>	CKA <sub>0</sub> (internal clock mode)	Z	OUT	Z	Z
		CKA <sub>0</sub> (external clock mode)	Z	IN (A)	IN (N)	IN (N)
		DREQ <sub>0</sub>	Z	IN (N)	IN (A)	IN (N)
48	TXA <sub>1</sub>	—	1	OUT	H	H
49	RXA <sub>1</sub>	—	IN (N)	IN (A)	IN (N)	IN (N)
50	CKA <sub>1</sub> /TEND <sub>0</sub>	CKA <sub>1</sub> (internal clock mode)	Z	OUT	Z	Z
		CKA <sub>1</sub> (external clock mode)	Z	IN (A)	IN (N)	IN (N)
		TEND <sub>0</sub>	Z	1	OUT	1
51	TXS	—	1	OUT	H	H
52	RXS/CTS <sub>1</sub>	RXS	IN (N)	IN (A)	IN (N)	IN (N)
		CTS <sub>1</sub>	IN (N)	IN (A)	IN (N)	IN (N)
53	CKS	CKS (internal clock mode)	Z	OUT	1	1
		CKS (external clock mode)	Z	IN (A)	Z	Z
54	DREQ <sub>1</sub>	—	IN (N)	IN (N)	IN (A)	IN (N)
55	TEND <sub>1</sub>	—	1	1	OUT	1
56	HALT	—	1	0	OUT	0
57	REF	—	1	1	OUT	1
58	IOE	—	1	1	OUT	1
59	ME	—	1	1	OUT	1
60	E	—	0	E clock output	—	—
61	LIR	—	1	1	OUT	1
62	WR	—	1	1	OUT	1
63	RD	—	1	1	OUT	1
64	φ	—	φ clock output	—	—	—

1: HIGH 0: LOW A: Programmable Z: High Impedance  
 IN (A): Input (Active) IN (N): Input (Not active) OUT: Output  
 H: Holds the previous state  
 ←: same as the left



**28 INTERNAL I/O REGISTERS**

By programming IOA7 and IOA6 in the I/O control register, in-

ternal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.

REGISTER	MNEMONICS	ADDRESS	REMARKS																											
ASCI Control Register A Channel 0 CNTLA0		0 0	<table border="1"> <tr> <td>bit</td> <td>MPE</td> <td>RE</td> <td>TE</td> <td>RTS0</td> <td>MPBR/ EFR</td> <td>MOD2</td> <td>MOD1</td> <td>MOD0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     MODE Selection                      Multi Processor Bit Receive/                      Error Flag Reset                      Request To Send                      Transmt Enable                      Receive Enable                      Multi Processor Enable                 </p>	bit	MPE	RE	TE	RTS0	MPBR/ EFR	MOD2	MOD1	MOD0	during RESET	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		bit	MPE	RE	TE	RTS0	MPBR/ EFR	MOD2	MOD1	MOD0																				
during RESET	0	0	0	1	invalid	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
ASCI Control Register A Channel 1 CNTLA1		0 1	<table border="1"> <tr> <td>bit</td> <td>MPE</td> <td>RE</td> <td>TE</td> <td>CKA1D</td> <td>MPBR/ EFR</td> <td>MOD2</td> <td>MOD1</td> <td>MOD0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     MODE Selection                      Multi Processor Bit Receive/                      Error Flag Reset                      CKA1 Disable                      Transmt Enable                      Receive Enable                      Multi Processor Enable                 </p> <p>                     MOD2, 1, 0                      0 0 0 Start + 7 bit Data + 1 Stop                      0 0 1 Start + 7 bit Data + 2 Stop                      0 1 0 Start + 7 bit Data + Parity + 1 Stop                      0 1 1 Start + 7 bit Data + Parity + 2 Stop                      1 0 0 Start + 8 bit Data + 1 Stop                      1 0 1 Start + 8 bit Data + 2 Stop                      1 1 0 Start + 8 bit Data + Parity + 1 Stop                      1 1 1 Start + 8 bit Data + Parity + 2 Stop                 </p>	bit	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0	during RESET	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
bit	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0																						
during RESET	0	0	0	1	invalid	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
ASCI Control Register B Channel 0 CNTLBO		0 2	<table border="1"> <tr> <td>bit</td> <td>MPBT</td> <td>MP</td> <td>CTS/ PS</td> <td>PEO</td> <td>DR</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>during RESET</td> <td>invalid</td> <td>0</td> <td>-</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Clock Source and                      Speed Select                      Divide Ratio                      Parity Even or Odd                      Clear To Send/Prescale                      Multi Processor                      Multi Processor Bit Transmit                 </p> <p>                     • CTS : Depending on the condition of CTS Pin.                      PS : Cleared to 0                 </p>	bit	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0	during RESET	invalid	0	-	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
bit	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0																						
during RESET	invalid	0	-	0	0	1	1	1																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						

(to be continued)



REGISTER	MNEMONICS	ADDRESS	REMARKS																																																																												
ASCII Control Register B Channel 1 : CNTLB1		0 3	<table border="1"> <tr> <td>bit</td> <td>MPBT</td> <td>MP</td> <td>CTS/ PS</td> <td>PEO</td> <td>DR</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>during RESET</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Multi Processor Bit Transmit                      Multi Processor                      Clear To Send/Prescale                      Parity Even or Odd                      Divide Ratio                      Clock Source and Speed Select                 </p> <table border="1"> <tr> <td rowspan="2">General divide ratio</td> <td colspan="2">PS=0 (divide ratio= 10)</td> <td colspan="2">PS=1 (divide ratio= 30)</td> </tr> <tr> <td>DR=0 (× 16)</td> <td>DR=1 (× 64)</td> <td>DR=0 (× 16)</td> <td>DR=1 (× 64)</td> </tr> <tr> <td>SS2,1,0</td> <td><math>\phi + 160</math></td> <td><math>\phi + 640</math></td> <td><math>\phi + 480</math></td> <td><math>\phi + 1920</math></td> </tr> <tr> <td>00 1</td> <td>+ 320</td> <td>+ 1280</td> <td>+ 960</td> <td>+ 3840</td> </tr> <tr> <td>01 0</td> <td>+ 640</td> <td>+ 2560</td> <td>+ 1920</td> <td>+ 7680</td> </tr> <tr> <td>01 1</td> <td>+ 1280</td> <td>+ 5120</td> <td>+ 3840</td> <td>+ 15360</td> </tr> <tr> <td>10 0</td> <td>+ 2560</td> <td>+ 10240</td> <td>+ 7680</td> <td>+ 30720</td> </tr> <tr> <td>10 1</td> <td>+ 5120</td> <td>+ 20480</td> <td>+ 15360</td> <td>+ 61440</td> </tr> <tr> <td>11 0</td> <td>+ 10240</td> <td>+ 40960</td> <td>+ 30720</td> <td>+ 122880</td> </tr> <tr> <td>11 1</td> <td colspan="4">External clock (frequency &lt; <math>\phi + 40</math>)</td> </tr> </table>	bit	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0	during RESET	invalid	0	0	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	General divide ratio	PS=0 (divide ratio= 10)		PS=1 (divide ratio= 30)		DR=0 (× 16)	DR=1 (× 64)	DR=0 (× 16)	DR=1 (× 64)	SS2,1,0	$\phi + 160$	$\phi + 640$	$\phi + 480$	$\phi + 1920$	00 1	+ 320	+ 1280	+ 960	+ 3840	01 0	+ 640	+ 2560	+ 1920	+ 7680	01 1	+ 1280	+ 5120	+ 3840	+ 15360	10 0	+ 2560	+ 10240	+ 7680	+ 30720	10 1	+ 5120	+ 20480	+ 15360	+ 61440	11 0	+ 10240	+ 40960	+ 30720	+ 122880	11 1	External clock (frequency < $\phi + 40$ )			
bit	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0																																																																							
during RESET	invalid	0	0	0	0	1	1	1																																																																							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																																							
General divide ratio	PS=0 (divide ratio= 10)		PS=1 (divide ratio= 30)																																																																												
	DR=0 (× 16)	DR=1 (× 64)	DR=0 (× 16)	DR=1 (× 64)																																																																											
SS2,1,0	$\phi + 160$	$\phi + 640$	$\phi + 480$	$\phi + 1920$																																																																											
00 1	+ 320	+ 1280	+ 960	+ 3840																																																																											
01 0	+ 640	+ 2560	+ 1920	+ 7680																																																																											
01 1	+ 1280	+ 5120	+ 3840	+ 15360																																																																											
10 0	+ 2560	+ 10240	+ 7680	+ 30720																																																																											
10 1	+ 5120	+ 20480	+ 15360	+ 61440																																																																											
11 0	+ 10240	+ 40960	+ 30720	+ 122880																																																																											
11 1	External clock (frequency < $\phi + 40$ )																																																																														
ASCII Status Register Channel 0 STAT0		0 4	<table border="1"> <tr> <td>bit</td> <td>RDRF</td> <td>OVRN</td> <td>PE</td> <td>FE</td> <td>RIE</td> <td>DCD0</td> <td>TDRE</td> <td>TIE</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>*</td> <td>**</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R</td> <td>R</td> <td>R/W</td> </tr> </table> <p>                     Receive Data Register Full                      Over Run Error                      Parity Error                      Framing Error                      Receive Interrupt Enable                      Data Carrier Detect                      Transmit Data Register Empty                      Transmit Interrupt Enable                 </p> <table border="1"> <tr> <td>CTS0 Pin</td> <td>TDRE</td> </tr> <tr> <td>** L</td> <td>1</td> </tr> <tr> <td>H</td> <td>0</td> </tr> </table> <p>* DCD0 : Depending on the condition of DCD0 Pin.</p>	bit	RDRF	OVRN	PE	FE	RIE	DCD0	TDRE	TIE	during RESET	0	0	0	0	0	*	**	0	R/W	R	R	R	R	R/W	R	R	R/W	CTS0 Pin	TDRE	** L	1	H	0																																											
bit	RDRF	OVRN	PE	FE	RIE	DCD0	TDRE	TIE																																																																							
during RESET	0	0	0	0	0	*	**	0																																																																							
R/W	R	R	R	R	R/W	R	R	R/W																																																																							
CTS0 Pin	TDRE																																																																														
** L	1																																																																														
H	0																																																																														
ASCII Status Register Channel 1 : STAT1		0 5	<table border="1"> <tr> <td>bit</td> <td>RDRF</td> <td>OVRN</td> <td>PE</td> <td>FE</td> <td>RIE</td> <td>CTS1E</td> <td>TDRE</td> <td>TIE</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R</td> <td>R/W</td> </tr> </table> <p>                     Receive Data Register Full                      Over Run Error                      Parity Error                      Framing Error                      Receive Interrupt Enable                      CTS1 Enable                      Transmit Data Register Empty                      Transmit Interrupt Enable                 </p>	bit	RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE	during RESET	0	0	0	0	0	0	1	0	R/W	R	R	R	R	R/W	R/W	R	R/W																																																	
bit	RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE																																																																							
during RESET	0	0	0	0	0	0	1	0																																																																							
R/W	R	R	R	R	R/W	R/W	R	R/W																																																																							

(to be continued)



REGISTER	MNEMONICS	ADDRESS	REMARKS																																												
ASCI Transmit Data Register Channel 0	: TDR0	0 6	<div style="display: flex; align-items: center;"> <div style="margin-right: 10px;">                     bit during RESET R/W                 </div> <table border="1" style="border-collapse: collapse; text-align: center;"> <tr> <td>EF</td> <td>EIE</td> <td>RE</td> <td>TE</td> <td>—</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <div style="margin-left: 10px;"> <p>Speed Select</p> <p>Transmit Enable</p> <p>Receive Enable</p> <p>End Interrupt Enable</p> <p>End Flag</p> </div> </div> <table border="1" style="border-collapse: collapse; text-align: center; width: 100%;"> <thead> <tr> <th>SS2,1,0</th> <th>Baud Rate</th> <th>SS2,1,0</th> <th>Baud Rate</th> </tr> </thead> <tbody> <tr> <td>000</td> <td><math>\phi + 20</math></td> <td>100</td> <td><math>\phi + 320</math></td> </tr> <tr> <td>001</td> <td>+ 40</td> <td>101</td> <td>+ 640</td> </tr> <tr> <td>010</td> <td>+ 80</td> <td>110</td> <td>+ 1280</td> </tr> <tr> <td>011</td> <td>+ 160</td> <td>111</td> <td>External (frequency &lt; + 20)</td> </tr> </tbody> </table>	EF	EIE	RE	TE	—	SS2	SS1	SS0	0	0	0	0	1	1	1	1	R	R/W	R/W	R/W		R/W	R/W	R/W	SS2,1,0	Baud Rate	SS2,1,0	Baud Rate	000	$\phi + 20$	100	$\phi + 320$	001	+ 40	101	+ 640	010	+ 80	110	+ 1280	011	+ 160	111	External (frequency < + 20)
EF	EIE	RE		TE	—	SS2	SS1	SS0																																							
0	0	0		0	1	1	1	1																																							
R	R/W	R/W		R/W		R/W	R/W	R/W																																							
SS2,1,0	Baud Rate	SS2,1,0		Baud Rate																																											
000	$\phi + 20$	100		$\phi + 320$																																											
001	+ 40	101		+ 640																																											
010	+ 80	110		+ 1280																																											
011	+ 160	111		External (frequency < + 20)																																											
ASCI Transmit Data Register Channel 1	TDR1	0 7																																													
ASCI Receive Data Register Channel 0	TSR0	0 8																																													
ASCI Receive Data Register Channel 1	TSR1	0 9																																													
CSI/O Control Register	CNTR	0 A																																													
CSI/O Transmit/Receive Data Register	TRDR	0 B																																													
Timer Data Register Channel 0L	TMDROL	0 C																																													
Timer Data Register Channel 0H	TMDROH	0 D																																													
Timer Reload Register Channel 0L	RLDROL	0 E																																													
Timer Reload Register Channel 0H	RLDROH	0 F																																													
Timer Control Register	TCR	1 0	<div style="display: flex; align-items: center;"> <div style="margin-right: 10px;">                     bit during RESET R/W                 </div> <table border="1" style="border-collapse: collapse; text-align: center;"> <tr> <td>TIF1</td> <td>TIF0</td> <td>TIE1</td> <td>TIE0</td> <td>TOC1</td> <td>TOC0</td> <td>TDE1</td> <td>TDE0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <div style="margin-left: 10px;"> <p>Timer Down Count Enable 1,0</p> <p>Timer Output Control 1,0</p> <p>Timer Interrupt Enable 1,0</p> <p>Timer Interrupt Flag 1,0</p> </div> </div> <table border="1" style="border-collapse: collapse; text-align: center; width: 100%;"> <thead> <tr> <th>TOC1,0</th> <th>A<sub>10</sub>/TOUT</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Inhibited</td> </tr> <tr> <td>01</td> <td>Toggle</td> </tr> <tr> <td>10</td> <td>0</td> </tr> <tr> <td>11</td> <td>1</td> </tr> </tbody> </table>	TIF1	TIF0	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0	0	0	0	0	0	0	0	0	R	R	R/W	R/W	R/W	R/W	R/W	R/W	TOC1,0	A <sub>10</sub> /TOUT	00	Inhibited	01	Toggle	10	0	11	1										
TIF1	TIF0	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0																																								
0	0	0	0	0	0	0	0																																								
R	R	R/W	R/W	R/W	R/W	R/W	R/W																																								
TOC1,0	A <sub>10</sub> /TOUT																																														
00	Inhibited																																														
01	Toggle																																														
10	0																																														
11	1																																														

(to be continued)

3



REGISTER	MNEMONICS	ADDRESS	REMARKS																				
Timer Data Register Channel 1L : TMDR1L		1 4																					
Timer Data Register Channel 1H : TMDR1H		1 5																					
Timer Reload Register Channel 1L : RLDR1L		1 6																					
Timer Reload Register Channel 1H : RLDR1H		1 7																					
Free Running Counter FRC		1 8	read only																				
DMA Source Address Register Channel 0L SAR0L		2 0																					
DMA Source Address Register Channel 0H SAR0H		2 1																					
DMA Source Address Register Channel 0B SAR0B		2 2	Bits 0-2 are used for SAR0B <table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr> <th>A<sub>16</sub></th> <th>A<sub>17</sub></th> <th>A<sub>18</sub></th> <th>DMA Transfer Request</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>0</td> <td>DREQ<sub>0</sub> (external)</td> </tr> <tr> <td>X</td> <td>0</td> <td>1</td> <td>RDRO (ASCI0)</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>RDR1 (ASCI1)</td> </tr> <tr> <td>X</td> <td>1</td> <td>1</td> <td>Not Used</td> </tr> </tbody> </table>	A <sub>16</sub>	A <sub>17</sub>	A <sub>18</sub>	DMA Transfer Request	X	0	0	DREQ <sub>0</sub> (external)	X	0	1	RDRO (ASCI0)	X	1	0	RDR1 (ASCI1)	X	1	1	Not Used
A <sub>16</sub>	A <sub>17</sub>	A <sub>18</sub>	DMA Transfer Request																				
X	0	0	DREQ <sub>0</sub> (external)																				
X	0	1	RDRO (ASCI0)																				
X	1	0	RDR1 (ASCI1)																				
X	1	1	Not Used																				
DMA Destination Address Register Channel 0L DAR0L		2 3																					
DMA Destination Address Register Channel 0H DAR0H		2 4																					
DMA Destination Address Register Channel 0B DAR0B		2 5	Bits 0-2 are used for DAR0B. <table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr> <th>A<sub>16</sub></th> <th>A<sub>17</sub></th> <th>A<sub>18</sub></th> <th>DMA Transfer Request</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>0</td> <td>DREQ<sub>0</sub> (external)</td> </tr> <tr> <td>X</td> <td>0</td> <td>1</td> <td>TDRO (ASCI0)</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>TDR1 (ASCI1)</td> </tr> <tr> <td>X</td> <td>1</td> <td>1</td> <td>Not Used</td> </tr> </tbody> </table>	A <sub>16</sub>	A <sub>17</sub>	A <sub>18</sub>	DMA Transfer Request	X	0	0	DREQ <sub>0</sub> (external)	X	0	1	TDRO (ASCI0)	X	1	0	TDR1 (ASCI1)	X	1	1	Not Used
A <sub>16</sub>	A <sub>17</sub>	A <sub>18</sub>	DMA Transfer Request																				
X	0	0	DREQ <sub>0</sub> (external)																				
X	0	1	TDRO (ASCI0)																				
X	1	0	TDR1 (ASCI1)																				
X	1	1	Not Used																				
DMA Byte Count Register Channel 0L BCR0L		2 6																					
DMA Byte Count Register Channel 0H BCR0H		2 7																					
DMA Memory Address Register Channel 1L MAR1L		2 8																					
DMA Memory Address Register Channel 1H MAR1H		2 9																					
DMA Memory Address Register Channel 1B MAR1B		2 A	Bits 0-2 are used for MAR1B																				
DMA I/O Address Register Channel 1L IAR1L		2 B																					
DMA I/O Address Register Channel 1H IAR1H		2 C																					

(to be continued)



REGISTER	MNEMONICS	ADDRESS	REMARKS																																																															
DMA Byte Count Register Channel 1L	: BCR1L	2 E																																																																
DMA Byte Count Register Channel 1H	: BCR1H	2 F																																																																
DMA Status Register	: DSTAT	3 0	<table border="1"> <tr> <td>bit</td> <td>DE1</td> <td>DE0</td> <td>DWE1</td> <td>DWE0</td> <td>DI1</td> <td>DI0</td> <td>—</td> <td>DME</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>W</td> <td>W</td> <td>R/W</td> <td>R/W</td> <td></td> <td>R</td> </tr> </table> <p>                     — DMA Master Enable                      — DMA Interrupt Enable 1,0                      — DMA Enable Bit Write Enable 1,0                      — DMA Enable ch 1,0                 </p>	bit	DE1	DE0	DWE1	DWE0	DI1	DI0	—	DME	during RESET	0	0	1	1	0	0	1	0	R/W	R/W	R/W	W	W	R/W	R/W		R																																				
bit	DE1	DE0	DWE1	DWE0	DI1	DI0	—	DME																																																										
during RESET	0	0	1	1	0	0	1	0																																																										
R/W	R/W	R/W	W	W	R/W	R/W		R																																																										
DMA Mode Register	: DMODE	3 1	<table border="1"> <tr> <td>bit</td> <td>—</td> <td>—</td> <td>DM1</td> <td>DM0</td> <td>SM1</td> <td>SM0</td> <td>MMOD</td> <td>—</td> </tr> <tr> <td>during RESET</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>R/W</td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> </tr> </table> <p>                     — Memory MODE Select                      — Ch 0 Source Mode 1,0                      — Ch 0 Destination Mode 1,0                 </p> <table border="1"> <thead> <tr> <th>DM1, 0</th> <th>Destination</th> <th>Address</th> <th>SM1, 0</th> <th>Source</th> <th>Address</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>M</td> <td>DAR0+1</td> <td>0 0</td> <td>M</td> <td>SAR0+1</td> </tr> <tr> <td>0 1</td> <td>M</td> <td>DAR0-1</td> <td>0 1</td> <td>M</td> <td>SAR0-1</td> </tr> <tr> <td>1 0</td> <td>M</td> <td>DAR0 fixed</td> <td>1 0</td> <td>M</td> <td>SAR0 fixed</td> </tr> <tr> <td>1 1</td> <td>I/O</td> <td>DAR0 fixed</td> <td>1 1</td> <td>I/O</td> <td>SAR0 fixed</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>MMOD</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Cycle Steal Mode</td> </tr> <tr> <td>1</td> <td>Burst Mode</td> </tr> </tbody> </table>	bit	—	—	DM1	DM0	SM1	SM0	MMOD	—	during RESET	1	1	0	0	0	0	0	1	R/W			R/W	R/W	R/W	R/W	R/W		DM1, 0	Destination	Address	SM1, 0	Source	Address	0 0	M	DAR0+1	0 0	M	SAR0+1	0 1	M	DAR0-1	0 1	M	SAR0-1	1 0	M	DAR0 fixed	1 0	M	SAR0 fixed	1 1	I/O	DAR0 fixed	1 1	I/O	SAR0 fixed	MMOD	Mode	0	Cycle Steal Mode	1	Burst Mode
bit	—	—	DM1	DM0	SM1	SM0	MMOD	—																																																										
during RESET	1	1	0	0	0	0	0	1																																																										
R/W			R/W	R/W	R/W	R/W	R/W																																																											
DM1, 0	Destination	Address	SM1, 0	Source	Address																																																													
0 0	M	DAR0+1	0 0	M	SAR0+1																																																													
0 1	M	DAR0-1	0 1	M	SAR0-1																																																													
1 0	M	DAR0 fixed	1 0	M	SAR0 fixed																																																													
1 1	I/O	DAR0 fixed	1 1	I/O	SAR0 fixed																																																													
MMOD	Mode																																																																	
0	Cycle Steal Mode																																																																	
1	Burst Mode																																																																	

(to be continued)





REGISTER	MNEMONICS	ADDRESS	REMARKS																																																																						
DMA/WAIT Control Register	. DCNTL	3 2	<p>bit</p> <table border="1"> <tr> <th>MW1</th> <th>MW0</th> <th>IW1</th> <th>IW0</th> <th>DMS1</th> <th>DMS0</th> <th>DIM1</th> <th>DIM0</th> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>during RESET</p> <p>R/W</p> <p>                     I/O Wait Insertion                      Memory Wait Insertion                      DMA Ch 1 I/O Memory Mode Select                      DREQ<sub>i</sub> Select, i = 1,0                 </p> <table border="1"> <tr> <th>MW1,0</th> <th>The number of wait states</th> <th>IW1,0</th> <th>The number of wait states</th> </tr> <tr> <td>0 0</td> <td>0</td> <td>0 0</td> <td>0</td> </tr> <tr> <td>0 1</td> <td>1</td> <td>0 1</td> <td>2</td> </tr> <tr> <td>1 0</td> <td>2</td> <td>1 0</td> <td>3</td> </tr> <tr> <td>1 1</td> <td>3</td> <td>1 1</td> <td>4</td> </tr> </table> <table border="1"> <tr> <th>DMS<sub>i</sub></th> <th>Sense</th> </tr> <tr> <td>1</td> <td>Edge sense</td> </tr> <tr> <td>0</td> <td>Level sense</td> </tr> </table> <table border="1"> <tr> <th>DIM1,0</th> <th>Transfer Mode</th> <th colspan="2">Address Increment/Decrement</th> </tr> <tr> <td>0 0</td> <td>M→I/O</td> <td>MAR1 + 1</td> <td>IAR1 fixed</td> </tr> <tr> <td>0 1</td> <td>M→I/O</td> <td>MAR1 - 1</td> <td>IAR1 fixed</td> </tr> <tr> <td>1 0</td> <td>I/O→M</td> <td>IAR1 fixed</td> <td>MAR1 + 1</td> </tr> <tr> <td>1 1</td> <td>I/O→M</td> <td>IAR1 fixed</td> <td>MAR1 - 1</td> </tr> </table>	MW1	MW0	IW1	IW0	DMS1	DMS0	DIM1	DIM0	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	MW1,0	The number of wait states	IW1,0	The number of wait states	0 0	0	0 0	0	0 1	1	0 1	2	1 0	2	1 0	3	1 1	3	1 1	4	DMS <sub>i</sub>	Sense	1	Edge sense	0	Level sense	DIM1,0	Transfer Mode	Address Increment/Decrement		0 0	M→I/O	MAR1 + 1	IAR1 fixed	0 1	M→I/O	MAR1 - 1	IAR1 fixed	1 0	I/O→M	IAR1 fixed	MAR1 + 1	1 1	I/O→M	IAR1 fixed	MAR1 - 1
MW1	MW0	IW1	IW0	DMS1	DMS0	DIM1	DIM0																																																																		
1	1	1	1	0	0	0	0																																																																		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																																		
MW1,0	The number of wait states	IW1,0	The number of wait states																																																																						
0 0	0	0 0	0																																																																						
0 1	1	0 1	2																																																																						
1 0	2	1 0	3																																																																						
1 1	3	1 1	4																																																																						
DMS <sub>i</sub>	Sense																																																																								
1	Edge sense																																																																								
0	Level sense																																																																								
DIM1,0	Transfer Mode	Address Increment/Decrement																																																																							
0 0	M→I/O	MAR1 + 1	IAR1 fixed																																																																						
0 1	M→I/O	MAR1 - 1	IAR1 fixed																																																																						
1 0	I/O→M	IAR1 fixed	MAR1 + 1																																																																						
1 1	I/O→M	IAR1 fixed	MAR1 - 1																																																																						
Interrupt Vector Low Register	: IL	3 3	<p>bit</p> <table border="1"> <tr> <th>IL7</th> <th>IL6</th> <th>IL5</th> <th>—</th> <th>—</th> <th>—</th> <th>—</th> <th>—</th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>during RESET</p> <p>R/W</p> <p>Interrupt Vector Low</p>	IL7	IL6	IL5	—	—	—	—	—	0	0	0	0	0	0	0	0	R/W	R/W	R/W																																																			
IL7	IL6	IL5	—	—	—	—	—																																																																		
0	0	0	0	0	0	0	0																																																																		
R/W	R/W	R/W																																																																							
INT/TRAP Control Register	. ITC	3 4	<p>bit</p> <table border="1"> <tr> <th>TRAP</th> <th>UFO</th> <th>—</th> <th>—</th> <th>—</th> <th>ITE2</th> <th>ITE1</th> <th>ITE0</th> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R</td> <td></td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>during RESET</p> <p>R/W</p> <p>                     TRAP                      Undefined Fetch Object                      INT Enable 2,1,0                 </p>	TRAP	UFO	—	—	—	ITE2	ITE1	ITE0	0	0	1	1	1	0	0	1	R/W	R				R/W	R/W	R/W																																														
TRAP	UFO	—	—	—	ITE2	ITE1	ITE0																																																																		
0	0	1	1	1	0	0	1																																																																		
R/W	R				R/W	R/W	R/W																																																																		
Refresh Control Register	. RCR	3 6	<p>bit</p> <table border="1"> <tr> <th>REFE</th> <th>REFW</th> <th>—</th> <th>—</th> <th>—</th> <th>—</th> <th>CYC1</th> <th>CYC0</th> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>during RESET</p> <p>R/W</p> <p>                     Refresh Wait State                      Refresh Enable                      Cycle Select                 </p> <table border="1"> <tr> <th>CYC1,0</th> <th>Interval of Refresh Cycle</th> </tr> <tr> <td>0 0</td> <td>10 States</td> </tr> <tr> <td>0 1</td> <td>20</td> </tr> <tr> <td>1 0</td> <td>40</td> </tr> <tr> <td>1 1</td> <td>80</td> </tr> </table>	REFE	REFW	—	—	—	—	CYC1	CYC0	1	1	1	1	1	1	0	0	R/W	R/W					R/W	R/W	CYC1,0	Interval of Refresh Cycle	0 0	10 States	0 1	20	1 0	40	1 1	80																																				
REFE	REFW	—	—	—	—	CYC1	CYC0																																																																		
1	1	1	1	1	1	0	0																																																																		
R/W	R/W					R/W	R/W																																																																		
CYC1,0	Interval of Refresh Cycle																																																																								
0 0	10 States																																																																								
0 1	20																																																																								
1 0	40																																																																								
1 1	80																																																																								

(to be continued)



REGISTER	MNEMONICS	ADDRESS	REMARKS																											
MMU Common Base Register	CBR	3 8	<table border="1"> <tr> <td>bit</td> <td>—</td> <td>CB6</td> <td>CB5</td> <td>CB4</td> <td>CB3</td> <td>CB2</td> <td>CB1</td> <td>CB0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p style="text-align: center;">└──────────────────┘ MMU Common Base Register</p>	bit	—	CB6	CB5	CB4	CB3	CB2	CB1	CB0	during RESET	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
bit	—	CB6	CB5	CB4	CB3	CB2	CB1	CB0																						
during RESET	0	0	0	0	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
MMU Bank Base Register	BBR	3 9	<table border="1"> <tr> <td>bit</td> <td>—</td> <td>BB6</td> <td>BB5</td> <td>BB4</td> <td>BB3</td> <td>BB2</td> <td>BB1</td> <td>BB0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p style="text-align: center;">└──────────────────┘ MMU Bank Base Register</p>	bit	—	BB6	BB5	BB4	BB3	BB2	BB1	BB0	during RESET	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
bit	—	BB6	BB5	BB4	BB3	BB2	BB1	BB0																						
during RESET	0	0	0	0	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
MMU Common/Bank Area Register	CBAR	3 A	<table border="1"> <tr> <td>bit</td> <td>CA3</td> <td>CA2</td> <td>CA1</td> <td>CA0</td> <td>BA3</td> <td>BA2</td> <td>BA1</td> <td>BA0</td> </tr> <tr> <td>during RESET</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p style="text-align: center;">└──────────┘ MMU Common Area Register      └──────────┘ MMU Bank Area Register</p>	bit	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0	during RESET	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
bit	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0																						
during RESET	1	1	1	1	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
I/O Control Register	ICR	3 F	<table border="1"> <tr> <td>bit</td> <td>IOA7</td> <td>IOA6</td> <td>IOSTP</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p style="text-align: center;">└──┘ I/O Address      └──┘ I/O Stop</p>	bit	IOA7	IOA6	IOSTP	—	—	—	—	—	during RESET	0	0	0	1	1	1	1	1	R/W	R/W	R/W	R/W					
bit	IOA7	IOA6	IOSTP	—	—	—	—	—																						
during RESET	0	0	0	1	1	1	1	1																						
R/W	R/W	R/W	R/W																											

3



# HD64180S

## NPU (Network Processing Unit)

### DESCRIPTION

The HD64180S, network processing unit (NPU), provides multipurpose high-speed communication control functions on a single LSI chip. The HD64180S offers high performance communication protocol processing, as well as user system application processing, at a low cost.

Built-in features, such as an 8-bit CPU, 2 serial I/O channels, and a direct memory access controller (DMAC), support high-speed data transfer by reducing communications overheads.

The HD64180S has a variety of applications. It can be used as a communication subsystem processor or as a controller in a distributed control system for industrial robots.

In addition, the HD64180S is designed to interface with existing communication chips and to be compatible with existing communication software. It can be used with virtually any kind of communication system.

This manual describes HD64180S hardware. For details about programming instructions refer to the HD64180 Programming Manual (M21T038).

### Overview


The HD64180S network processing unit (NPU) contains a 2-channel serial interface, 8-bit CPU, 2-channel direct memory access controller (DMAC) with a proprietary chained-block transfer function, timers, etc., all integrated on a single LSI chip. The HD64180S is thus well suited to multiprotocol communications processing.

The multiprotocol serial communications interface (MSCI) and the asynchronous serial communications interface/clocked serial I/O port (ASCI/CSIO) allow high speed data transfer using various communications protocols.

In particular, the MSCI is capable of handling asynchronous, byte synchronous, and bit synchronous communications protocols. Since the MSCI is connected to the on-chip DMAC, it is possible to realize high speed single-address DMA transfer (chained-block transfer) in frame units during bit synchronous communications. Furthermore, the flexible processing capability of the HD64180S's CPU ensures compatibility with a wide range of communications protocols.

### FEATURES

CPU	<ul style="list-style-type: none"> <li>• Software-Compatible with HD64180Z</li> <li>• 80 type bus interface</li> <li>• On-chip MMU (1 Mbyte physical address space)</li> </ul>
DMAC	<ul style="list-style-type: none"> <li>• 2 channels</li> <li>• DMA transfer between memory and memory, memory and I/O (memory-mapped I/O), and memory and MSCI</li> <li>• Chained-block transfer between memory and MSCI</li> <li>• Internal interrupt requests available</li> </ul>
Multiprotocol serial communications interface (MSCI)	<ul style="list-style-type: none"> <li>• Full duplex channel</li> <li>• Asynchronous, byte synchronous (mono-, bi-, or external synchronous), or bit synchronous (HDLC or loop) selectable</li> <li>• Transmit/receive control using modem control signals (RTSM, CTSM, and DCDM)</li> <li>• Internal Advanced Digital PLL (ADPLL) clock extraction receive data and/or receive clock noise suppression</li> <li>• On-chip baud rate generator</li> <li>• Internal interrupt requests available</li> <li>• Maximum transfer rate 7.1 Mbps (with 10 MHz clock)</li> </ul>




Asynchronous serial communications interface/clocked serial I/O port (ASCI/CSIO)	<ul style="list-style-type: none"> <li>• Full duplex channel</li> <li>• Asynchronous clocked serial mode (selectable)</li> <li>• Transmit/receive control using modem control signals (RTSA, CTSA, and DCDA)</li> <li>• On-chip baud rate generator</li> <li>• Internal interrupt requests available</li> </ul>
Timers	<ul style="list-style-type: none"> <li>• 2 channels</li> <li>• 8-bit reloadable up-counter</li> <li>• Output waveform generator and external event count functions</li> <li>• Internal interrupt requests available</li> </ul>
Interrupt controller	<ul style="list-style-type: none"> <li>• Four external interrupt lines (NMI, INTO, INT1, and INT2)</li> <li>• Fifteen internal interrupt sources</li> </ul>
Memory access support function	<ul style="list-style-type: none"> <li>• Internal refresh controller</li> <li>• Internal wait state controller</li> <li>• Internal chip-select controller</li> </ul>
Other functions	<ul style="list-style-type: none"> <li>• On-chip clock oscillator circuit</li> <li>• Low power dissipation modes (sleep and system stop)</li> </ul>



## ■ TYPE OF PRODUCTS

Product Name	Max. Operating Frequency	Package
HD64180SCP6	6.17 MHz	
HD64180SCP8	8 MHz	CP-84 (84-pin PLCC)
HD64180SCP10	10 MHz	
HD64180SH6	6.17 MHz	
HD64180SH8	8 MHz	FP-80A (80-pin QFP)
HD64180SH10	10 MHz	

## ■ PIN ASSIGNMENT






Figure 1. Block Diagram of the HD64180S



## ■ Applications

### • Position in Product Line

The HD64180S's on-chip CPU (software-compatible with the HD64180Z) is capable of processing both communications protocols and user application programs. If the on-chip CPU is programmed for use mainly as a communications processor, application processing can be carried out by another CPU. Figure 2 illustrates this concept.




Figure 2. Allocating CPU Processing Capability

For example, the HD64180S's CPU can be used mainly for communications protocol processing to provide various communications functions for a host CPU. This is suitable in situations requiring high-speed data transfer and/or complicated protocol processing. In this case, a flexible interface can be configured with the host CPU by selecting appropriate software and I/O devices.


On the other hand, the HD64180S's CPU can be used for application processing (i.e., when data transfer occurs infrequently and/or at low speeds). In this case, the MSCI, ASCI/CSIO, and DMAC in the HD64180S can process the communications data so as to reduce CPU overhead.

Thus the HD64180S can be used in a wide range of applications—from small-scale configurations containing two or three chips to large-scale configurations containing mass memory and numerous I/O devices.

## ■ Examples of System Configuration


### (1) Data communications system

Figure 3 shows a system configured with a data communications subsystem. This system can be used for communications between computers in a public network or in an office automation (OA) system.




**Figure 3. Example Configured with a Data Communications Subsystem**

Figure 4 shows a minimum configuration example for the data communications subsystem shown in figure 3. In this configuration, the host CPU loads the HD64180S control program from main memory into the dual port RAM (DPRAM). The DPRAM has a transmit buffer, receive buffer, and communications data status area for interfacing between the host CPU and the HD64180S. Since the memory area allocated to this subsystem's communications program and transmit/receive buffers is relatively small, the subsystem is well suited for low-speed, simple communications protocols.



**Figure 4. Example of Data Communications Subsystem (minimum configuration)**

Figure 5 shows an extended communications subsystem for complex protocol processing and high-speed data transfer. This subsystem incorporates external memory and two stages of transmit/receive buffers. The HD64180S control program is loaded into external memory. This subsystem is easily realized because the HD64180S can directly access up to 1 Mbyte of memory using its 20-bit address bus.




**Figure 5. Example of Data Communications Subsystem (extended configuration)**




**(2) Distributed control system**

Figure 6 shows an example in which the HD64180S is used as a distributed control device. This configuration can be used for controlling industrial machinery or for communicating between control devices of automobiles, OA systems, point-of-sales (POS) terminals, etc.



**Figure 6. The HD64180S in a Distributed Control System**

Figure 7 shows the internal configuration of the distributed control devices shown in figure 6. In this configuration, the HD64180S is directly connected to an I/O device, and the external memory (EPROM and RAM) contains the HD64180S control program and application programs. This simple system also allows high-speed data processing by providing direct access to up to 1 Mbyte of memory space including the data/stack and transmit/receive buffer areas.



**Figure 7. Internal Configuration of a Distributed Control Device Using the HD64180S**

In the two configuration examples given above, the HD64180S is used either as a part of a data communications subsystem or as a distributed control device. In addition, the HD64180S can be used with various kinds of communications equipment.

**■ Signal Descriptions**
**• Power Supply**

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
V <sub>CC</sub>	1, 19, 29, 43, 54	8, 41, 71	Input	+5V power supply: All V <sub>CC</sub> pins must be connected to the +5V system power supply.
V <sub>SS</sub>	4, 36, 41, 48, 63, 74	24, 29, 35, 60, 74	Input	Ground: All V <sub>SS</sub> pins must be connected to the system ground.

Note: To minimize potential difference in the chip, use the shortest possible lead length to the V<sub>CC</sub> and V<sub>SS</sub> pins.

**• Clock**

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
XTAL	2	72	Input	Crystal resonator input: The input frequency must be double that of the $\phi$ clock. When the EXTAL pin is connected to an external clock, the XTAL pin should be left floating.
EXTAL	3	73	Input	Crystal resonator or external clock input: The input frequency must be double that of the $\phi$ clock. Figures 8 and 9 show crystal resonator and external clock connection diagrams, respectively.
$\phi$	84	70	Output	System clock: Supplies the $\phi$ clock to peripheral devices.




Figure 8. Example of Crystal Resonator Connection




Figure 9. Example of External Clock Configuration

• Reset Line

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
$\overline{\text{RESET}}$	17	6	Input	Reset: When this line is driven active low for 6 or more clock cycles, the HD64180S enters the reset mode and all functions are reset.

3

---

## HD64180S

---

### • Address Lines

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
A <sub>0</sub> -A <sub>19</sub>	30-35, 37-40, 42, 44-47, 49-53	18-23, 25-28, 30-34, 36-40	Output (Three State)	Address bus: This 20-bit address bus supports 1Mbyte of memory and a 64kbyte (16-bit address width) I/O space. The address bus goes to high impedance during: <ul style="list-style-type: none"><li>• Reset mode</li><li>• Passing control of the bus to another device (the HD64180S is placed in the bus release mode when the <math>\overline{\text{BUSREQ}}</math> line is asserted).</li></ul>

---

### • Data Lines

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
D <sub>0</sub> -D <sub>7</sub>	55-62	42-49	Input/ Output (Three State)	Data bus: The 8-bit handles bi-directional data passing (input and output of data.)

---

### • Memory and I/O Interface Lines

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
$\overline{\text{RD}}$	25	14	Output (Three State)	Read: This line is asserted during read cycles. When this line is driven active low, the data lines are used as inputs.
$\overline{\text{WR}}$	26	15	Output (Three State)	Write: This line is asserted during write cycles. When this line is driven active low, the data lines are used as outputs.

---



Symbol	Pin Number		Input/ Output	Remarks												
	CP-84	FP-80A														
$\overline{ME}$	27	16	Output (Three State)	Memory enable: This line is used to indicate a memory read or write operation. It is asserted in the following cases: <ul style="list-style-type: none"> <li>• Instruction fetch, operand read, and memory read/write instructions</li> <li>• Memory access during DMA cycles</li> <li>• Refresh cycles</li> </ul>												
$\overline{IOE}$	28	17	Output (Three State)	I/O enable: This line is used to indicate an I/O read/write operation. It is asserted in the following cases: <ul style="list-style-type: none"> <li>• I/O read/write instructions</li> <li>• I/O access during DMA cycles</li> <li>• <math>\overline{INT0}</math> acknowledge cycles</li> </ul>												
$\overline{WAIT}$	12	1	Input	Wait: This line is used to extend either memory or I/O read/write cycles. If this line is low at the falling edge of a T <sub>2</sub> state, a T <sub>w</sub> state is inserted. If the line is still low at the falling edge of the inserted T <sub>w</sub> state, an additional T <sub>w</sub> state is inserted. This process is repeated until the signal level on this line is high at the falling edge.												
$\overline{CS0}$	9	79	Output	Chip select: These lines are used to access one of the three physical address areas: PAL, PAM, and PAH. The partition of the physical address space is the same as that of wait controllers.												
$\overline{CS1}$	10	80	Output													
$\overline{CS2}$	11	—	Output													
				<table border="1"> <thead> <tr> <th></th> <th>Physical address area accessed</th> <th>Signal asserted</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>PAL area (lower physical address area)</td> <td><math>\overline{CS0}</math></td> </tr> <tr> <td>2</td> <td>PAM area (middle physical address area)</td> <td><math>\overline{CS1}</math></td> </tr> <tr> <td>3</td> <td>PAH area (upper physical address area)</td> <td><math>\overline{CS2}</math></td> </tr> </tbody> </table>		Physical address area accessed	Signal asserted	1	PAL area (lower physical address area)	$\overline{CS0}$	2	PAM area (middle physical address area)	$\overline{CS1}$	3	PAH area (upper physical address area)	$\overline{CS2}$
	Physical address area accessed	Signal asserted														
1	PAL area (lower physical address area)	$\overline{CS0}$														
2	PAM area (middle physical address area)	$\overline{CS1}$														
3	PAH area (upper physical address area)	$\overline{CS2}$														

# HD64180S

## • System Control Lines

Symbol	Pin Number		Input/Output	Remarks												
	CP-84	FP-80A														
$\overline{\text{BUSREQ}}$	18	7	Input	Bus request: This line is asserted by an external device to request control of the bus. When this line is driven active low, the internal bus master waits until the end of the current machine cycle, then places the address lines, the data lines, and some of the memory I/O interface lines ( $\overline{\text{RD}}$ , $\overline{\text{WR}}$ , $\overline{\text{ME}}$ , and $\overline{\text{IOE}}$ ) into the high impedance state.												
$\overline{\text{BUSACK}}$	20	9	Output	Bus acknowledge: This line is used by the internal bus master to notify an external device by sending a $\overline{\text{BUSACK}}$ signal that a $\overline{\text{BUSREQ}}$ signal has been received and the bus has been released.												
$\overline{\text{HALT}}$	24	13	Output	HALT: This line is asserted whenever a HALT or SLP instruction is executed. It indicates that the HD64180S is in the halt, sleep, or system stop mode. This line is also used in conjunction with the $\overline{\text{LIR}}$ and $\overline{\text{ST}}$ lines to indicate the status of the CPU and internal DMAC.												
$\overline{\text{LIR}}$	22	11	Output	Load instruction register: This line is asserted during opcode fetch cycles. This line can also be used to output the Z80 peripheral LSI interface signal.												
$\overline{\text{ST}}$	21	10	Output	Status: This line is used, together with $\overline{\text{LIR}}$ and $\overline{\text{HALT}}$ , to indicate the internal status of the HD64180S (see table).												
				<table border="1"> <thead> <tr> <th><math>\overline{\text{HALT}}</math></th> <th><math>\overline{\text{LIR}}</math></th> <th><math>\overline{\text{ST}}</math></th> <th>Status</th> </tr> </thead> <tbody> <tr> <td>(1) 1</td> <td>0*1</td> <td>0</td> <td>CPU active (first byte of an opcode fetch)</td> </tr> <tr> <td></td> <td>1</td> <td></td> <td></td> </tr> </tbody> </table>	$\overline{\text{HALT}}$	$\overline{\text{LIR}}$	$\overline{\text{ST}}$	Status	(1) 1	0*1	0	CPU active (first byte of an opcode fetch)		1		
$\overline{\text{HALT}}$	$\overline{\text{LIR}}$	$\overline{\text{ST}}$	Status													
(1) 1	0*1	0	CPU active (first byte of an opcode fetch)													
	1															

\*1 The upper value shows the  $\overline{\text{LIR}}$  pin status when the  $\overline{\text{LIRE}}$  bit of the operation mode control register is 1, and the lower value shows the  $\overline{\text{LIR}}$  pin status when the  $\overline{\text{LIRE}}$  bit is 0.



Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
				(2) 1      0*2    1      CPU active (second or third byte of an opcode fetch)
				1
				(3) X*1    1      0      DMAC operation
				(4) 1      1      1      Normal operating mode (other than (1), (2), or (3)) Reset mode
				(5) 0      0*2    0      Opcode fetch during halt mode (no instructions are executed)
				1
				(6) 0      1      1      Halt mode (other than (3) or (5)) Sleep mode (other than (3)) System stop mode
$\overline{\text{REF}}$	23	12	Output	Refresh: This line is asserted during the DRAM refresh cycle. During this cycle, the refresh address is output on the 12 low-order lines (A0 – A11) of the address bus.

\*1 X: Don't care

\*2 The upper value shows the  $\overline{\text{LIR}}$  pin status when the LIRE bit of the operation mode control register is 1, and the lower value shows the  $\overline{\text{LIR}}$  pin status when the LIRE bit is 0.

• **Interrupt Lines**

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
$\overline{\text{NMI}}$	13	2	Input	Non-maskable interrupt: This line is used to request a non-maskable interrupt.





# HD64180S

Symbol	Pin Number		Input/ Output	Remarks								
	CP-84	FP-80A										
$\overline{\text{INT0}}$	14	3	Input	Interrupt 0: This line is used to request a level-0 maskable interrupt. There are three different modes for level-0 interrupts (see table).								
				<table border="1"> <thead> <tr> <th>Mode</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Executing the instruction on the data bus</td> </tr> <tr> <td>1</td> <td>Executing the instruction at address 0038H</td> </tr> <tr> <td>2</td> <td>Vector mode</td> </tr> </tbody> </table>	Mode	Function	0	Executing the instruction on the data bus	1	Executing the instruction at address 0038H	2	Vector mode
Mode	Function											
0	Executing the instruction on the data bus											
1	Executing the instruction at address 0038H											
2	Vector mode											
$\overline{\text{INT1}}$	15	4	Input	Interrupt 1 and 2: These lines are used respectively to request level-1 and level-2 maskable interrupts (vector mode).								
$\overline{\text{INT2}}$	16	5	Input									

## • DMA Lines

Symbol	Pin Number		Input/ Output	Remarks
	CI-84	FP-80A		
$\overline{\text{DREQ0}}$	80	66	Input	DMA request for channel 0: This line is used to request a DMA transfer using internal DMAC channel 0.
$\overline{\text{DREQ1}}$	81	67	Input	DMA request for channel 1: This line is used to request a DMA transfer using internal DMAC channel 1.
$\overline{\text{TEND0}}$	82	68	Output	Transfer end for channel 0: This line is used to indicate the end of a DMA transfer using internal DMAC channel 0. It is asserted synchronously with the read cycle upon the last data transfer.
$\overline{\text{TEND1}}$	83	69	Output	Transfer end for channel 1: This line is used to indicate the end of a DMA transfer using internal DMAC channel 1. It is asserted synchronously with the read cycle upon the last data transfer.



## • Serial I/O (MSCI) Lines

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
TXDM	71	57	Output	Transmit data from the MSCI: This line is used to output transmit data from the MSCI.
RXDM	68	54	Input	Receive data to the MSCI: This line is used to input receive data to the MSCI.
TXCM	70	56	Input/ Output	Transmit clock for the MSCI: This line is used to input/output the MSCI transmit clock. Three programmable modes: Input: • External transmit clock Output: • Transmit clock from the on-chip baud rate generator • Receive clock (used as the transmit clock)
RXCM	69	55	Input/ Output	Receive clock for the MSCI: This line is used to input/output the MSCI receive clock. This line can also be used to input the ADPLL operating clock. Four programmable modes: Input: • External receive clock • ADPLL operating clock Output: • Receive clock extracted by the ADPLL (when the on-chip baud rate generator is used as the ADPLL operating clock ) • Receive clock from the on-chip baud rate generator
RTSM	65	51	Output	Request to send for the MSCI: Indicates that the HD64180S has data to be output to a communications device such as modem. The output level can be automatically controlled by MSCI operation (auto-enable function). This line can also be used as a general purpose output port.
DCDM	66	52	Input	Data carrier detect for the MSCI: Indicates that a communications device such as modem is receiving valid data from the communications line. MSCI receive operation can be automatically controlled by this input (auto-enable function). This line can also be used as a general purpose input port.

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
$\overline{\text{CTS}}$	67	53	Input	Clear to send for the MSCI: Indicates that a communications device such as modem is ready to send data to the communications line. MSCI transmit operation can be automatically controlled by this input (auto-enable function). This line can also be used as a general purpose input port.
$\overline{\text{SYNC}}$	64	50	Input/ Output	Synchronization for the MSCI: This line is used as an input in the external byte synchronous mode. Synchronization is established at the falling edge of $\overline{\text{SYNC}}$ . This line is used as an output in the byte sync (mono- or bi-) or HDLC mode. It indicates the inverse of the SYNCD/FLGD bit in MSCI status register 1 (MST1)*. In the asynchronous mode, this line is used as an input. The input value does not affect operation.

\*For details concerning MSCI status register 1 (MST1), see "MSCI Status Register 1."

• Serial I/O (ASCI/CSIO) Lines

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
TXDA	79	65	Output	Transmit data from the ASCI/CSIO: This line is used to output transmit data from the ASCI/CSIO.
RXDA	76	62	Input	Receive data to the ASCI/CSIO: This line is used to input receive data to the ASCI/CSIO.
TXCA	78	64	Input/ Output	Transmit clock for the ASCI/CSIO: This line is used to input/output the ASCI/CSIO transmit clock. Two programmable modes: Input: • External transmit clock Output: • Transmit clock from the on-chip baud rate generator
RXCA	77	63	Input/ Output	Receive clock for the ASCI/CSIO: This line is used to input/output the ASCI/CSIO receive clock. Two programmable modes: Input: • External receive clock Output: • Receive clock from the on-chip baud rate generator



Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
$\overline{\text{RTSA}}$	72	58	Output	Request to send for ASCII/CSIO: Indicates that the HD64180S has data to be output to a communications device such as a modem. The output level can be automatically controlled by the ASCII/CSIO operation (auto-enable function). This line can also be used as a general purpose output port.
$\overline{\text{DCDA}}$	73	59	Input	Data carrier detect for ASCII/CSIO: Indicates that a communications device such as a modem is receiving valid signals from the communications line. ASCII/CSIO receive operation can be automatically controlled by this input (auto-enable function). This line can also be used as a general purpose input port.
$\overline{\text{CTSA}}$	75	61	Input	Clear to send for ASCII/CSIO: Indicates that a communications device such as modem is ready to send data to the communications line. ASCII/CSIO transmit operation can be controlled automatically by this input (auto-enable function). This line can also be used as a general purpose input port.

• **Timer Lines**

Symbol	Pin Number		Input/ Output	Remarks
	CP-84	FP-80A		
TIN <sub>0</sub>	5	75	Input	Timer inputs for channels 0 and 1: Event counter signals are input via these lines.
TIN <sub>1</sub>	6	76	Input	
TOUT <sub>0</sub>	7	77	Output	Timer outputs for channels 0 and 1: Timer signals are output via these lines.
TOUT <sub>1</sub>	8	78	Output	

■ Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage	V <sub>cc</sub>	-0.3 to +7.0	V
Input voltage	V <sub>in</sub>	-0.3 to V <sub>cc</sub> + 0.3	V
Operating temperature	T <sub>opr</sub>	-20 to +75	°C
Storage temperature	T <sub>stg</sub>	-55 to +150	°C

**Caution:** Permanent damage to the HD64180S may result if it is subjected to conditions that exceed the absolute maximum ratings. To assure normal operation, the following conditions should be satisfied:

$$V_{ss} \leq V_{in} \leq V_{cc}$$

■ Electrical Characteristics

- DC Characteristics (V<sub>cc</sub>=5V ± 10%, V<sub>ss</sub>=0V, T<sub>a</sub>=-20 to +75°C unless otherwise specified)

Item	Symbol	min	typ	max	Unit	Conditions
Input high level voltage at <u>RESET</u> , <u>EXTAL</u> , and <u>NMI</u>	V <sub>IH1</sub>	V <sub>cc</sub> -0.6	----	V <sub>cc</sub> +0.3	V	
Input high level voltage at lines other than <u>RESET</u> , <u>EXTAL</u> , and <u>NMI</u>	V <sub>IH2</sub>	2.2	----	V <sub>cc</sub> +0.3	V	
Input low level voltage at <u>RESET</u> , <u>EXTAL</u> , and <u>NMI</u>	V <sub>IL1</sub>	-0.3	----	0.6	V	
Input low level voltage at lines other than <u>RESET</u> , <u>EXTAL</u> , and <u>NMI</u>	V <sub>IL2</sub>	-0.3	----	0.8	V	
Output high level voltage at all output lines	V <sub>OH</sub>	$\frac{2.4}{V_{cc} - 1.2}$	----	----	V	$I_{OH} = -200 \mu A$ $I_{OH} = -20 \mu A$
Output low level voltage at all output lines	V <sub>OL</sub>	----	----	0.45	V	I <sub>OL</sub> = 2.2 mA



DC Characteristics (cont.) ( $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise specified)

Item	Symbol	min	typ	max	Unit	Conditions
Input leakage current at all input lines other than XTAL and EXTAL	$I_{IL}$	----	----	1.0	$\mu A$	$V_{in} = 0.5$ to $V_{CC} - 0.5$
Three state leakage current	$I_{TL}$	----	----	1.0	$\mu A$	$V_{in} = 0.5$ to $V_{CC} - 0.5$
Current dissipation* (normal operation)	$I_{CC}$	----	36	72	mA	f = 6 MHz
		----	48	96		f = 8 MHz
		----	60	120		f = 10 MHz
Current dissipation* (system stop mode)		----	6	12	mA	f = 6 MHz
		----	8	16		f = 8 MHz
		----	10	20		f = 10 MHz
Pin capacitance	$C_p$	----	----	20	pF	$V_{in} = 0V$ , f = 1 MHz, $T_a = 25^\circ C$

\* Input signal

RESET, EXTAL, NMI:  $V_{IHmin} = V_{CC} - 0.6V$ ,  $V_{ILmax} = 0.6V$  the others:  $V_{IHmin} = V_{CC} - 1.0V$ ,  $V_{ILmax} = 0.8V$

• AC Characteristics ( $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise specified)

Note that the specifications related to CS<sub>2</sub> pin is specified only in CP-84 package version.

### Bus Timing

Table 3-3. Bus Timing

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
Clock cycle time	$t_{CYC}$	162	—	2000	125	—	2000	100	—	2000	ns	See figures
Clock high-level pulse width	$t_{CHW}$	65	—	—	50	—	—	38	—	—	ns	10, 11, 12, and 13.
Clock low-level pulse width	$t_{CLW}$	65	—	—	50	—	—	38	—	—	ns	
Clock fall time	$t_{CF}$	—	—	15	—	—	15	—	—	12	ns	
Clock rise time	$t_{CR}$	—	—	15	—	—	15	—	—	12	ns	
Address delay time	$t_{AD}$	—	—	90	—	—	80	—	—	55	ns	

# HD64180S

## Bus Timing (cont.)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
Address set-up time (vis-a-vis falling edge of $\overline{ME}$ , $\overline{IOE}$ , or $\overline{CS_2} - \overline{CS_0}$ )	$t_{AS}$	20	-	-	15	-	-	15	-	-	ns	See figures 10, 11, 12, and 13.
$\overline{ME}$ delay time 1	$t_{MED1}$	-	-	60	-	-	50	-	-	50	ns	
$\overline{RD}$ delay time 1	$t_{RDD1}$	-	-	60	-	-	50	-	-	50	ns	
$\overline{LIR}$ delay time 1	$t_{LD1}$	-	-	80	-	-	70	-	-	55	ns	
Address hold time (vis-a-vis rising edge of $\overline{ME}$ , $\overline{IOE}$ , $\overline{RD}$ , $\overline{WR}$ or $\overline{CS_2} - \overline{CS_0}$ )	$t_{AH}$	35	-	-	20	-	-	10	-	-	ns	
$\overline{ME}$ delay time 2	$t_{MED2}$	-	-	60	-	-	50	-	-	50	ns	
$\overline{RD}$ delay time 2	$t_{RDD2}$	-	-	60	-	-	50	-	-	50	ns	
$\overline{RD}$ delay time 3	$t_{RDD3}$	-	-	65	-	-	60	-	-	55	ns	
$\overline{LIR}$ delay time 2	$t_{LD2}$	-	-	80	-	-	70	-	-	55	ns	
Data read set-up time	$t_{DRS}$	40	-	-	30	-	-	30	-	-	ns	
Data read hold time*	$t_{DRH}$	0	-	-	0	-	-	0	-	-	ns	
ST delay time 1	$t_{STD1}$	-	-	90	-	-	70	-	-	60	ns	
ST delay time 2	$t_{STD2}$	-	-	90	-	-	70	-	-	60	ns	
WAIT set-up time	$t_{WS}$	40	-	-	40	-	-	30	-	-	ns	

\* Defined against the first signal to go high level of  $\overline{ME}$ ,  $\overline{RD}$  and  $\overline{CS_2} - \overline{CS_0}$



Bus Timing (cont.)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
WAIT hold time	t <sub>WH</sub>	40	-	-	40	-	-	30	-	-	ns	See figures
Write data floating delay time	t <sub>WDZ</sub>	-	-	95	-	-	70	-	-	60	ns	10, 11, 12, and 13.
WR delay time 1	t <sub>WRD1</sub>	-	-	65	-	-	60	-	-	50	ns	
Write data delay time	t <sub>WDD</sub>	-	-	90	-	-	80	-	-	60	ns	
Write data set-up time (vis-a-vis falling edge of WR)	t <sub>WDS</sub>	40	-	-	20	-	-	15	-	-	ns	
WR delay time 2	t <sub>WRD2</sub>	-	-	80	-	-	60	-	-	55	ns	
WR pulse width	t <sub>WRP</sub>	170	-	-	130	-	-	110	-	-	ns	
Write data hold time (vis-a-vis rising edge of WR)	t <sub>WDH</sub>	40	-	-	15	-	-	10	-	-	ns	
IOE delay time 1	t <sub>IOD1</sub>	-	-	60	-	-	50	-	-	50	ns	
IOE delay time 2	t <sub>IOD2</sub>	-	-	60	-	-	50	-	-	50	ns	
IOE delay time 3 (from falling edge of LIR)	t <sub>IOD3</sub>	340	-	-	250	-	-	200	-	-	ns	
IOE delay time 4	t <sub>IOD4</sub>	-	-	65	-	-	60	-	-	55	ns	
INT set-up time (vis-a-vis falling edge of $\emptyset$ )	t <sub>INTS</sub>	40	-	-	40	-	-	30	-	-	ns	
INT hold time (vis-a-vis falling edge of $\emptyset$ )	t <sub>INTH</sub>	40	-	-	40	-	-	30	-	-	ns	

3





# HD64180S

## Bus Timing (cont.)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
NMI pulse width	t <sub>NMTW</sub>	120	–	–	100	–	–	80	–	–	ns	See figures
BUSREQ set-up time (vis-a-vis falling edge of $\phi$ )	t <sub>BRS</sub>	40	–	–	40	–	–	30	–	–	ns	10, 11, 12, and 13.
BUSREQ hold time (vis-a-vis falling edge of $\phi$ )	t <sub>BRH</sub>	40	–	–	40	–	–	30	–	–	ns	
BUSACK delay time 1	t <sub>BAD1</sub>	–	–	95	–	–	70	–	–	60	ns	
BUSACK delay time 2	t <sub>BAD2</sub>	–	–	95	–	–	70	–	–	60	ns	
Bus floating delay time	t <sub>BZD</sub>	–	–	125	–	–	90	–	–	80	ns	
ME high-level pulse width	t <sub>MEWH</sub>	110	–	–	90	–	–	70	–	–	ns	
ME low-level pulse width	t <sub>MEWL</sub>	125	–	–	100	–	–	80	–	–	ns	
REF delay time 1	t <sub>REFD1</sub>	–	–	90	–	–	80	–	–	60	ns	
REF delay time 2	t <sub>REFD2</sub>	–	–	90	–	–	80	–	–	60	ns	
HALT delay time 1	t <sub>HAD1</sub>	–	–	90	–	–	80	–	–	50	ns	
HALT delay time 2	t <sub>HAD2</sub>	–	–	90	–	–	80	–	–	50	ns	
RESET set-up time	t <sub>RES</sub>	120	–	–	100	–	–	80	–	–	ns	
RESET hold time	t <sub>REH</sub>	80	–	–	80	–	–	80	–	–	ns	
Oscillator stabilize time	t <sub>OSC</sub>	–	–	20	–	–	20	–	–	40	ms	



Bus Timing (cont.)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
RESET rise time	tr <sub>r</sub>	-	-	50	-	-	50	-	-	50	ms	See figures
RESET fall time	tr <sub>f</sub>	-	-	50	-	-	50	-	-	50	ms	10, 11,
CS delay time 1	tc <sub>SD1</sub>	-	-	60	-	-	55	-	-	50	ns	12, and 13.
CS delay time 2	tc <sub>SD2</sub>	-	-	60	-	-	55	-	-	50	ns	

MSCI Timing

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
TXCM cycle time (TXCM input)	tr <sub>CYM</sub>	1.4*	-	-	1.4*	-	-	1.4*	-	-	tc <sub>yc</sub>	See figures 14, 15,
TXCM rise time (TXCM input)	tr <sub>CM</sub>	-	-	20	-	-	15	-	-	10	ns	16, 17, 18, 19,
TXCM fall time (TXCM input)	tr <sub>CM</sub>	-	-	20	-	-	15	-	-	10	ns	20, 21 and 22.
TXCM high-level pulse width (TXCM input)	tr <sub>CHWM</sub>	0.55	-	-	0.55	-	-	0.55	-	-	tc <sub>yc</sub>	
TXCM low-level pulse width (TXCM input)	tr <sub>CLWM</sub>	0.55	-	-	0.55	-	-	0.55	-	-	tc <sub>yc</sub>	
TXDM delay time (TXCM input)	tr <sub>DD1M</sub>	-	-	130	-	-	100	-	-	80	ns	
TXDM delay time (TXCM output)	tr <sub>DD2M</sub>	-	-	80	-	-	65	-	-	50	ns	
RXCM cycle time	tr <sub>CYM</sub>	1.4*	-	-	1.4*	-	-	1.4*	-	-	tc <sub>yc</sub>	

\* In asynchronous mode, loop mode, tr<sub>CYM</sub>, tr<sub>CYM</sub> = 2.5 tc<sub>yc</sub> (min).



# HD64180S

MSCI Timing (cont.) (V<sub>cc</sub>=5V ± 10%, V<sub>ss</sub>=0V, T<sub>a</sub>=-20 to +75°C unless otherwise specified)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
RXCM rise time	t <sub>RCM</sub>	-	-	20	-	-	15	-	-	10	ns	See figures
RXCM fall time	t <sub>RCM</sub>	-	-	20	-	-	15	-	-	10	ns	14, 15,
RXCM high-level pulse width	t <sub>RCHWM</sub>	0.55	-	-	0.55	-	-	0.55	-	-	tcyc	16, 17,
RXCM low-level pulse width	t <sub>RCLWM</sub>	0.55	-	-	0.55	-	-	0.55	-	-	tcyc	18, 19,
RXDM-RXCM set-up time (RXCM input)	t <sub>RDS1M</sub>	50	-	-	40	-	-	30	-	-	ns	20, 21 and 22.
RXCM-RXDM hold time (RXCM input)	t <sub>RDH1M</sub>	40	-	-	30	-	-	20	-	-	ns	
RXDM-RXCM set-up time (RXCM output)	t <sub>RDS2M</sub>	130	-	-	100	-	-	80	-	-	ns	
RXCM-RXDM hold time (RXCM output)	t <sub>RDH2M</sub>	40	-	-	30	-	-	20	-	-	ns	
ADPLL operating clock cycle time	t <sub>PLCYM</sub>	120	-	-	80	-	-	57	-	-	ns	
ADPLL operating clock rise time	t <sub>PLM</sub>	-	-	15	-	-	10	-	-	8	ns	
ADPLL operating clock fall time	t <sub>PLM</sub>	-	-	15	-	-	10	-	-	8	ns	
ADPLL operating clock high-level pulse width	t <sub>PLHWM</sub>	25	-	-	15	-	-	10	-	-	ns	
ADPLL operating clock low-level pulse width	t <sub>PLLWM</sub>	25	-	-	15	-	-	10	-	-	ns	
φ-BRG* output delay time	t <sub>BGDM</sub>	-	-	150	-	-	120	-	-	95	ns	

\* f<sub>BRG</sub> ≠ f<sub>φ</sub> (f<sub>BRG</sub> is the baud rate generator output frequency; f<sub>φ</sub> is the CPU operating clock frequency).



MSCI Timing (cont.) ( $V_{cc}=5V \pm 10\%$ ,  $V_{ss}=0V$ ,  $T_a=-20$  to  $+75^\circ\text{C}$  unless otherwise specified)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
TXCM/RXCM output rise time	$t_{BGMF}$	-	-	50	-	-	40	-	-	30	ns	See figures 14, 15, 16, 17, 18, 19, 20, 21 and 22.
TXCM/RXCM output fall time	$t_{BGMF}$	-	-	50	-	-	40	-	-	30	ns	
RXCM-SYNC set-up time	$t_{SYSU}$	2.5	-	-	2.5	-	-	2.5	-	-	tcyc	
RXCM-SYNC hold time	$t_{SYHD}$	2.5	-	-	2.5	-	-	2.5	-	-	tcyc	
CTS $\overline{\text{M}}$ high-level pulse width	$t_{CTSHWM}$	2.0	-	-	2.0	-	-	2.0	-	-	tcyc	
CTS $\overline{\text{M}}$ low-level pulse width	$t_{CTSLWM}$	2.0	-	-	2.0	-	-	2.0	-	-	tcyc	
DCDM high-level pulse width	$t_{DCDHWM}$	2.0	-	-	2.0	-	-	2.0	-	-	tcyc	
DCDM low-level pulse width	$t_{DCDLWM}$	2.0	-	-	2.0	-	-	2.0	-	-	tcyc	
$\phi$ -RTSM delay time	$t_{RTSDM}$	-	-	100	-	-	85	-	-	70	ns	

# HD64180S

ASCI/CSIO Timing ( $V_{cc}=5V \pm 10\%$ ,  $V_{ss}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise specified)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
TXCA input cycle time	trcyc	2.5	-	-	2.5	-	-	2.5	-	-	tcyc	See figures 23, 24,
TXCA input high-level pulse width	trchw	0.55	-	-	0.55	-	-	0.55	-	-	tcyc	25, 26, 27, 28 and 29.
TXCA input low-level pulse width	trclw	0.55	-	-	0.55	-	-	0.55	-	-	tcyc	
TXCA input rise time	trcr	-	-	30	-	-	20	-	-	10	ns	
TXCA input fall time	trcf	-	-	30	-	-	20	-	-	10	ns	
TXDA delay time 1	tDD1	1.5	-	3.0	1.5	-	3.0	1.5	-	3.0	tcyc	
TXDA delay time 2	tDD2	-	-	50	-	-	40	-	-	30	ns	
RXCA input cycle time	trcyc	2.5	-	-	2.5	-	-	2.5	-	-	tcyc	
RXCA input high-level pulse width	trchw	0.55	-	-	0.55	-	-	0.55	-	-	tcyc	
RXCA input low-level pulse width	trclw	0.55	-	-	0.55	-	-	0.55	-	-	tcyc	
RXCA input rise time	trcr	-	-	30	-	-	20	-	-	10	ns	
RXCA input fall time	trcf	-	-	30	-	-	20	-	-	10	ns	



ASCII/CSIO Timing (cont.) ( $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise specified)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
RXDA set-up time 1	$t_{RDS1}$	50	-	-	40	-	-	30	-	-	ns	See figures 23, 24,
RXDA hold time 1	$t_{RDH1}$	40	-	-	30	-	-	20	-	-	ns	25, 26, 27, 28
RXDA set-up time 2	$t_{RDS2}$	130	-	-	100	-	-	80	-	-	ns	and 29.
RXDA hold time 2	$t_{RDH2}$	40	-	-	30	-	-	20	-	-	ns	
$\phi$ -BRG output delay time	$t_{BGDA}$	-	-	80	-	-	70	-	-	60	ns	
TXCA/RXCA output rise time	$t_{BGAf}$	-	-	50	-	-	40	-	-	30	ns	
TXCA/RXCA output fall time	$t_{BGAr}$	-	-	50	-	-	40	-	-	30	ns	
CTSA high-level pulse width	$t_{CTSHW}$	2.0	-	-	2.0	-	-	2.0	-	-	tcyc	
CTSA low-level pulse width	$t_{CTSLW}$	2.0	-	-	2.0	-	-	2.0	-	-	tcyc	
DCDA high- level pulse width	$t_{DCDHW}$	2.0	-	-	2.0	-	-	2.0	-	-	tcyc	
DCDA low-level pulse width	$t_{DCDLW}$	2.0	-	-	2.0	-	-	2.0	-	-	tcyc	
RTSA delay time	$t_{RTSD}$	-	-	100	-	-	85	-	-	70	ns	

# HD64180S

DMAC Timing ( $V_{cc}=5V \pm 10\%$ ,  $V_{ss}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise specified)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
DREQ set-up time	t <sub>DREQS</sub>	40	-	-	40	-	-	30	-	-	ns	See figure 30.
DREQ hold time	t <sub>DREQH</sub>	40	-	-	40	-	-	30	-	-	ns	
TEND delay time 1	t <sub>TED1</sub>	-	-	70	-	-	60	-	-	50	ns	
TEND delay time 2	t <sub>TED2</sub>	-	-	70	-	-	60	-	-	50	ns	
ST delay time 1	t <sub>STD1</sub>	-	-	90	-	-	70	-	-	60	ns	
ST delay time 2	t <sub>STD2</sub>	-	-	90	-	-	70	-	-	60	ns	

Timer Timing ( $V_{cc}=5V \pm 10\%$ ,  $V_{ss}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise specified)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
Timer input pulse width	t <sub>PWT</sub>	2.0	-	-	2.0	-	-	2.0	-	-	tcrc	See figure 31.
Timer input set-up time	t <sub>PDSU</sub>	40	-	-	40	-	-	30	-	-	ns	
Timer input hold time	t <sub>PDH</sub>	40	-	-	40	-	-	30	-	-	ns	
Timer output delay time	t <sub>POD</sub>	-	-	100	-	-	85	-	-	70	ns	



**EXTAL Input Clock Signal Timing** ( $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise specified)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
External clock cycle time	$t_{CYC}$	81	-	1000	62	-	1000	50	-	1000	ns	See figure 32.
External clock high-level pulse width	$t_{CHW}$	20	-	-	15	-	-	10	-	-	ns	
External clock low-level pulse width	$t_{CLW}$	20	-	-	15	-	-	10	-	-	ns	
External clock fall time	$t_{FCR}$	-	-	25	-	-	25	-	-	15	ns	
External clock rise time	$t_{RCR}$	-	-	25	-	-	25	-	-	15	ns	

**Miscellaneous**

**Rise and Fall Times of Input Signals with No Characteristics Specified**

( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $+75^\circ C$  unless otherwise specified)

Item	Symbol	HD64180SCP6			HD64180SCP8			HD64180SCP10			Unit	Timing
		min	typ	max	min	typ	max	min	typ	max		
Input line rise time (no characteristics specified)	$t_r$	-	-	100	-	-	100	-	-	100	ns	See figure 33.
Input line fall time (no characteristics specified)	$t_f$	-	-	100	-	-	100	-	-	100	ns	

3





Bus Timing




Figure 10. Bus Timing (1)






Figure 11. Bus Timing (2)






Figure 12. Bus Timing (3) (sleep or system stop mode)




Figure 13. Bus Timing (4)

MSCI Timing

(1) Transmit timing (TXCM input)




Figure 14. Transmit Timing (TXCM input)

(2) Transmit timing (TXCM output)




Figure 15. Transmit Timing (TXCM output)

(3) Receive Timing (RXCM input)




Figure 16. Receive Timing (RXCM input)

3

(4) Receive Timing (RXCM output)




Figure 17. Receive Timing (RXCM output)

(5) ADPLL Operating Clock Timing




Figure 18. ADPLL Operating Clock Timing

(6) Baud Rate Generator Output Timing




Figure 19. Baud Rate Generator Output Timing ( $f_{BRG} = f_{\phi}$ )

(7)  $\overline{\text{SYNC}}$  Timing




Figure 20.  $\overline{\text{SYNC}}$  Timing

(8)  $\overline{\text{CTSM}}$  and  $\overline{\text{DCDM}}$  Timing




Figure 21.  $\overline{\text{CTSM}}$  and  $\overline{\text{DCDM}}$  Timing

(9)  $\overline{\text{RTSM}}$  Timing




Figure 22.  $\overline{\text{RTSM}}$  Timing

3

ASCI/CSIO Timing

(1) Transmit Timing (TXCA input)




Figure 23. Transmit Timing (TXCA input)

(2) Transmit Timing (TXCA output)




Figure 24. Transmit Timing (TXCA output)

(3) Receive Timing (RXCA input)




Figure 25. Receive Timing (RXCA input)

(4) Receive Timing (RXCA output)




Figure 26. Receive Timing (RXCA output)

(5) Baud Rate Generator Timing




Figure 27. Baud Rate Generator Timing

(6)  $\overline{CTSA}$  and  $\overline{DCDA}$  Timing




Figure 28.  $\overline{CTSA}$  and  $\overline{DCDA}$  Timing

3



(7)  $\overline{\text{RTSA}}$  Timing




Figure 29.  $\overline{\text{RTSA}}$  Timing

DMAC Timing




Figure 30. DMAC Timing

3



Timer Timing




Figure 31. Timer Timing

EXTAL Input Clock Signal Timing




Figure 32. EXTAL Input Clock Signal Timing



Miscellaneous

(1) Rise and Fall Times of Input Signals with No Characteristics Specified




Figure 33. Rise and Fall Times of Input Signals with No Characteristics Specified

(2) Reference Levels (when not otherwise specified)




Figure 34. Reference Levels

(3) Bus Timing Load (TTL load)




Figure 35. Bus Timing Load

3

**■ Instruction Set**

In the instruction set, the following conventions are used:

**(1) Register specification**

**g, g'** represents a 8-bit register, while **ww, xx, yy, or zz** represents a pair of 8-bit registers. The corresponding registers are listed below.

<b><u>g, g' Register</u></b>	<b><u>ww Register</u></b>	<b><u>xx Register</u></b>	<b><u>yy Register</u></b>	<b><u>zz Register</u></b>
<u>000 B</u>	<u>00 BC</u>	<u>00 BC</u>	<u>00 BC</u>	<u>00 BC</u>
<u>001 C</u>	<u>01 DE</u>	<u>01 DE</u>	<u>01 DE</u>	<u>01 DE</u>
<u>010 D</u>	<u>10 HL</u>	<u>10 IX</u>	<u>10 IY</u>	<u>10 HL</u>
<u>011 E</u>	<u>11 SP</u>	<u>11 SP</u>	<u>11 SP</u>	<u>11 AF</u>
<u>100 H</u>				
<u>101 L</u>				
<u>111 A</u>				

Note: **ww, xx, yy, or xx** plus **H** or **L** (eg, **wwH, IXL**) indicates the high or low order byte of a 16-bit register.

**(2) Bit specification.**

'**b**' indicates the bit number of the bit operand in a bit manipulation instruction. The corresponding bits are listed below.

<b><u>B</u></b>	<b><u>Bit</u></b>
<u>000</u>	<u>0</u>
<u>001</u>	<u>1</u>
<u>010</u>	<u>2</u>
<u>011</u>	<u>3</u>
<u>100</u>	<u>4</u>
<u>101</u>	<u>5</u>
<u>110</u>	<u>6</u>
<u>111</u>	<u>7</u>

(3) Condition specification

'f' indicates the condition for executing an instruction, based on the arithmetic result. The corresponding conditions are listed below.

<b>f</b>	<b>Condition</b>	
000	NZ	non zero
001	Z	zero
010	NC	non carry
011	C	carry
100	PO	parity odd
101	PE	parity even
110	P	sign plus
111	M	sign minus

(4) Restart address

'v' indicates the restart address of a restart instruction. The corresponding addresses are listed below.

<b>v</b>	<b>Address</b>
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

(5) Flag

Flag changes are indicated by the following symbols:

- : The flag is not changed by the instruction.
- X: Flag change by this instruction is undefined.



- ↓: The flag is changed according to the arithmetic result of the instruction.
- S: The flag is set to 1 by the instruction.
- R: The flag is reset to 0 by the instruction.
- P: The flag is changed as a parity flag by the instruction.
- V: The flag is changed as an overflow flag by the instruction.

(6) Others

- ( )M: Indicates the memory at the address indicated in parentheses.
- ( )I: Indicates the I/O at the address indicated in parentheses.
- m or n: 8-bit value
- mn: 16-bit value
- r: Subscript r indicates a 8-bit register.
- R: Subscript R indicates a 16-bit register.
- b-( )M: Indicates the memory bit specified by b at the address indicated in parentheses.
- b-gr: Indicates the register bit specified by b in the register specified by gr.
- d or j: Signed 8-bit displacement
- S: Source addressing mode
- D: Destination addressing mode
- : AND
- +: OR
- ⊕: Exclusive OR

• Data Manipulation Instructions

(1) Arithmetic and logic instructions (8bits)

Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	H	P/V	N	C	
ADD	ADD A,g	10 000 g				S			D	1	4	Ar+gr→Ar	1	1	1	V	R	1	
	ADD A,(HL)	10 000 110	S					S	D	1	6	Ar+(HL) <sub>n</sub> →Ar	1	1	1	V	R	1	
	ADD A,m	11 000 110							D	2	6	Ar+m→Ar	1	1	1	V	R	1	
		< m >																	
	ADD A,(IX+d)	11 011 101				S			D	3	14	Ar+(IX+d) <sub>n</sub> →Ar	1	1	1	V	R	1	
	10 000 110																		
	< d >																		
	ADD A,(IY+d)	11 111 101				S			D	3	14	Ar+(IY+d) <sub>n</sub> →Ar	1	1	1	V	R	1	
	10 000 110																		
	< d >																		
ADC	ADC A,g	10 001 g				S			D	1	4	Ar+gr+c→Ar	1	1	1	V	R	1	
	ADC A,(HL)	10 001 110	S					S	D	1	6	Ar+(HL) <sub>n</sub> +c→Ar	1	1	1	V	R	1	
	ADC A,m	11 001 110							D	2	6	Ar+m+c→Ar	1	1	1	V	R	1	
		< m >																	
	ADC A,(IX+d)	11 011 101				S			D	3	14	Ar+(IX+d) <sub>n</sub> +c→Ar	1	1	1	V	R	1	
	10 001 110																		
	< d >																		
	ADC A,(IY+d)	11 111 101				S			D	3	14	Ar+(IY+d) <sub>n</sub> +c→Ar	1	1	1	V	R	1	
	10 001 110																		
	< d >																		
AND	AND g	10 100 g				S			D	1	4	Ar-gr→Ar	1	1	S	P	R	R	
	AND (HL)	10 100 110	S					S	D	1	6	Ar-(HL) <sub>n</sub> →Ar	1	1	S	P	R	R	
	AND m	11 100 110							D	2	6	Ar-m→Ar	1	1	S	P	R	R	
		< m >																	
	AND (IX+d)	11 011 101				S			D	3	14	Ar-(IX+d) <sub>n</sub> →Ar	1	1	S	P	R	R	
	10 100 110																		
	< d >																		
	AND (IY+d)	11 111 101				S			D	3	14	Ar-(IY+d) <sub>n</sub> →Ar	1	1	S	P	R	R	
	10 100 110																		
	< d >																		
Compare	CP g	10 111 g				S			D	1	4	Ar-gr	1	1	1	V	S	1	
	CP (HL)	10 111 110	S					S	D	1	6	Ar-(HL) <sub>n</sub>	1	1	1	V	S	1	
	CP m	11 111 110							D	2	6	Ar-m	1	1	1	V	S	1	
		< m >																	
	CP (IX+d)	11 011 101				S			D	3	14	Ar-(IX+d) <sub>n</sub>	1	1	1	V	S	1	
	10 111 110																		
	< d >																		
	CP (IY+d)	11 111 101				S			D	3	14	Ar-(IY+d) <sub>n</sub>	1	1	1	V	S	1	
	10 111 110																		
	< d >																		
COMPLE- MENT	CPL	00 101 111							S/D	1	3	Ar→Ar	.	.	S	.	S	.	
DEC	DEC g	00 g 101				S/D				1	4	gr-1→gr	1	1	1	V	S	.	
	DEC (HL)	00 110 101						S/D		1	10	(HL) <sub>n</sub> -1→(HL) <sub>n</sub>	1	1	1	V	S	.	
	DEC (IX+d)	11 011 101				S/D				3	18	(IX+d) <sub>n</sub> -1→	1	1	1	V	S	.	
		00 110 101										(IX+d) <sub>n</sub>							
		< d >																	
	DEC (IY+d)	11 111 101				S/D				3	18	(IY+d) <sub>n</sub> -1→	1	1	1	V	S	.	
	00 110 101											(IY+d) <sub>n</sub>							
	< d >																		
INC	INC g	00 g 100				S/D				1	4	gr+1→gr	1	1	1	V	R	.	
	INC (HL)	00 110 100						S/D		1	10	(HL) <sub>n</sub> +1→(HL) <sub>n</sub>	1	1	1	V	R	.	
	INC (IX+d)	11 011 101				S/D				3	18	(IX+d) <sub>n</sub> +1→	1	1	1	V	R	.	
		00 110 100										(IX+d) <sub>n</sub>							
		< d >																	
	INC (IY+d)	11 111 101				S/D				3	18	(IY+d) <sub>n</sub> +1→	1	1	1	V	R	.	
	00 110 100											(IY+d) <sub>n</sub>							
	< d >																		

(Continued)



3



Operation name	MNEMONICS	OP code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
MULT	MLT ww	11 101 101 01 ww1 100				S/D					2	17	wwHr×wwLr→wwr	.	.	.	.	.	.
NEGATE	NEG	11 101 101 01 000 100						S/D			2	6	0→Ar→Ar	1	1	1	V	S	1
OR	OR g	10 110 g				S		D			1	4	Ar+gr→Ar	1	1	R	P	R	R
	OR (HL)	10 110 110					S	D			1	6	Ar+(HL) <sub>w</sub> →Ar	1	1	R	P	R	R
	OR m	11 110 110 < m >	S					D			2	6	Ar+m→Ar	1	1	R	P	R	R
	OR (IX+d)	11 011 101 10 110 110 < d >			S			D			3	14	Ar+(IX+d) <sub>w</sub> →Ar	1	1	R	P	R	R
	OR (IY+d)	11 111 101 10 110 110 < d >			S			D			3	14	Ar+(IY+d) <sub>w</sub> →Ar	1	1	R	P	R	R
SUB	SUB g	10 010 g				S		D			1	4	Ar-gr→Ar	1	1	1	V	S	1
	SUB (HL)	10 010 110					S	D			1	6	Ar-(HL) <sub>w</sub> →Ar	1	1	1	V	S	1
	SUB m	11 010 110 < m >	S					D			2	6	Ar-m→Ar	1	1	1	V	S	1
	SUB (IX+d)	11 011 101 10 010 110 < d >			S			D			3	14	Ar-(IX+d) <sub>w</sub> →Ar	1	1	1	V	S	1
	SUB (IY+d)	11 111 101 10 010 110 < d >			S			D			3	14	Ar-(IY+d) <sub>w</sub> →Ar	1	1	1	V	S	1
SUBC	SBC A,g	10 011 g				S		D			1	4	Ar-gr-c→Ar	1	1	1	V	S	1
	SBC A,(HL)	10 011 110					S	D			1	6	Ar-(HL) <sub>w</sub> -c→Ar	1	1	1	V	S	1
	SBC A,m	11 011 110 < m >	S					D			2	6	Ar-m-c→Ar	1	1	1	V	S	1
	SBC A,(IX+d)	11 011 101 10 011 110 < d >			S			D			3	14	Ar-(IX+d) <sub>w</sub> -c→Ar	1	1	1	V	S	1
	SBC A,(IY+d)	11 111 101 10 011 110 < d >			S			D			3	14	Ar-(IY+d) <sub>w</sub> -c→Ar	1	1	1	V	S	1
TEST	TST g	11 101 101 00 g 100				S					2	7	Ar-gr	1	1	S	P	R	R
	TST (HL)	11 101 101 00 110 100					S				2	10	Ar(HL) <sub>w</sub>	1	1	S	P	R	R
	TST m	11 101 101 01 100 100 < m >	S								3	9	Ar-m	1	1	S	P	R	R
XOR	XOR g	10 101 g				S		D			1	4	Ar⊕gr→Ar	1	1	R	P	R	R
	XOR (HL)	10 101 110					S	D			1	6	Ar⊕(HL) <sub>w</sub> →Ar	1	1	R	P	R	R
	XOR m	11 101 110 < m >	S					D			2	6	Ar⊕m→Ar	1	1	R	P	R	R
	XOR (IX+d)	11 011 101 10 101 110 < d >			S			D			3	14	Ar⊕(IX+d) <sub>w</sub> →Ar	1	1	R	P	R	R
	XOR (IY+d)	11 111 101 10 101 110 < d >			S			D			3	14	Ar⊕(IY+d) <sub>w</sub> →Ar	1	1	R	P	R	R



(2) Rotate/shift instructions

Operation name	MNEMONICS	OP code	Addressing						Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
Rotate and Shift Data	RLA	00 010 111						S/D		1	3		.	.	R	.	R	1	
	RL g	11 001 011					S/D		2	7		1	1	R	P	R	1		
		00 010 g																	
	RL (HL)	11 001 011						S/D		2	13		1	1	R	P	R	1	
		00 010 110																	
	RL (IX+d)	11 011 101					S/D			4	19		1	1	R	P	R	1	
		11 001 011																	
		< d >																	
		00 010 110																	
	RL (IY+d)	11 111 101					S/D			4	19		1	1	R	P	R	1	
		11 001 011																	
		< d >																	
		00 010 110																	
	RLCA	00 000 111								S/D	1	3		.	.	R	.	R	1
	RLC g	11 001 011						S/D		2	7		1	1	R	P	R	1	
		00 000 g																	
	RLC (HL)	11 001 011							S/D		2	13		1	1	R	P	R	1
		00 000 110																	
	RLC (IX+d)	11 011 101					S/D				4	19		1	1	R	P	R	1
		11 001 011																	
		< d >																	
		00 000 110																	
	RLC (IY+d)	11 111 101					S/D				4	19		1	1	R	P	R	1
		11 001 011																	
		< d >																	
		00 000 110																	
	RLD	11 101 101								S/D	2	16		1	1	R	P	R	.
		01 101 111																	
RRA	00 011 111								S/D	1	3		.	.	R	.	R	1	
RR g	11 001 011						S/D		2	7		1	1	R	P	R	1		
	00 011 g																		
RR (HL)	11 001 011							S/D		2	13		1	1	R	P	R	1	
	00 011 110																		
RR (IX+d)	11 011 101					S/D				4	19		1	1	R	P	R	1	
	11 001 011																		
	< d >																		
	00 011 110																		
RR (IY+d)	11 111 101					S/D				4	19		1	1	R	P	R	1	
	11 001 011																		
	< d >																		
	00 011 110																		
RRCA	00 001 111								S/D	1	3		.	.	R	.	R	1	
RRC g	11 001 011						S/D		2	7		1	1	R	P	R	1		
	00 001 g																		
RRC (HL)	11 001 011							S/D		2	13		1	1	R	P	R	1	
	00 001 110																		
RRC (IX+d)	11 011 101					S/D				4	19		1	1	R	P	R	1	
	11 001 011																		
	< d >																		
	00 001 110																		
RRC (IY+d)	11 111 101					S/D				4	19		1	1	R	P	R	1	
	11 001 011																		
	< d >																		
	00 001 110																		

(Continued)

3



Operation name	MNEMONICS	OP code	Addressing						Bytes	States	Operation	Flag									
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0			
													S	Z	H	P/V	N	C			
Rotate and Shift Data	RRD	11 101 101 01 100 111							S/D		2	16		I	I	R	P	R	.		
	SLA g	11 001 011 00 100 g							S/D		2	7		I	I	R	P	R	I		
	SLA (HL)	11 001 011 00 100 110							S/D		2	13		I	I	R	P	R	I		
	SLA (IX+d)	11 011 101 11 001 011 < d > 00 100 110			S/D						4	19									
	SLA (IY+d)	11 111 101 11 001 011 < d > 00 100 110			S/D						4	19									
	SRA g	11 001 011 00 101 g							S/D		2	7		I	I	R	P	R	I		
	SRA (HL)	11 001 011 00 101 110							S/D		2	13		I	I	R	P	R	I		
	SRA (IX+d)	11 011 101 11 001 011 < d > 00 101 110			S/D						4	19									
	SRA (IY+d)	11 111 101 11 001 011 < d > 00 101 110			S/D						4	19									
	SRL g	11 001 011 00 111 g							S/D		2	7		I	I	R	P	R	I		
	SRL (HL)	11 001 011 00 111 110							S/D		2	3									
	SRL (IX+d)	11 011 101 11 001 011 < d > 00 111 110			S/D						4	19									
	SRL (IY+d)	11 111 101 11 001 011 < d > 00 111 110			S/D						4	19									



(3) Bit manipulation instructions

Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Bit Set	SET b,g	11 001 011 11 b g				S/D				2	7	1→b <sub>g</sub> r	.	.	.	.	.	.
	SET b,(HL)	11 001 011 11 b 110					S/D			2	13	1→b <sub>(HL)</sub> n	.	.	.	.	.	.
	SET b,(IX+d)	11 011 101 11 001 011 < d >			S/D					4	19	1→b <sub>(IX+d)</sub> n	.	.	.	.	.	.
	SET b,(IY+d)	11 b 110 11 111 101 11 001 011 < d >			S/D					4	19	1→b <sub>(IY+d)</sub> n	.	.	.	.	.	.
Bit Reset	RES b,g	11 001 011 10 b g				S/D				2	7	0→b <sub>g</sub> r	.	.	.	.	.	.
	RES b,(HL)	11 001 011 10 b 110					S/D			2	13	0→b <sub>(HL)</sub> n	.	.	.	.	.	.
	RES b,(IX+d)	11 011 101 11 001 011 < d >			S/D					4	19	0→b <sub>(IX+d)</sub> n	.	.	.	.	.	.
	RES b,(IY+d)	10 b 110 11 111 101 11 001 011 < d >			S/D					4	19	0→b <sub>(IY+d)</sub> n	.	.	.	.	.	.
Bit Test	BIT b,g	11 001 011 01 b g				S				2	6	b <sub>g</sub> r→z	X	1	S	X	R	.
	BIT b,(HL)	11 001 011 01 b 110					S			2	9	b <sub>(HL)</sub> n→z	X	1	S	X	R	.
	BIT b,(IX+d)	11 011 101 11 001 011 < d >			S					4	15	b <sub>(IX+d)</sub> n→z	X	1	S	X	R	.
	BIT b,(IY+d)	01 b 110 11 111 101 11 001 011 < d >			S					4	15	b <sub>(IY+d)</sub> n→z	X	1	S	X	R	.

3



(4) Arithmetic instructions (16 bits)

Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	$HL_n + ww_n \rightarrow HL_n$	.	.	X	.	R	1
	ADD IX,xx	11 011 101				S		D		2	10	$IX_n + xx_n \rightarrow IX_n$	.	.	X	.	R	1
	ADD IY,yy	00 xx1 001 11 111 101 00 yy1 001				S		D		2	10	$IY_n + yy_n \rightarrow IY_n$	.	.	X	.	R	1
ADC	ADC HL,ww	11 101 101 01 ww1 010				S		D		2	10	$HL_n + ww_n + c \rightarrow HL_n$	1	1	X	V	R	1
DEC	DEC ww	00 ww1 011				S/D				1	4	$ww_n - 1 \rightarrow ww_n$	.	.	.	.	.	.
	DEC IX	11 011 101						S/D		2	7	$IX_n - 1 \rightarrow IX_n$	.	.	.	.	.	.
	DEC IY	00 101 011 11 111 101 00 101 011						S/D		2	7	$IY_n - 1 \rightarrow IY_n$	.	.	.	.	.	.
INC	INC ww	00 ww0 011				S/D				1	4	$ww_n + 1 \rightarrow ww_n$	.	.	.	.	.	.
	INC IX	11 011 101						S/D		2	7	$IX_n + 1 \rightarrow IX_n$	.	.	.	.	.	.
	INC IY	00 100 011 11 111 101 00 100 011						S/D		2	7	$IY_n + 1 \rightarrow IY_n$	.	.	.	.	.	.
SBC	SBC HL,ww	11 101 101 01 ww0 010				S		D		2	10	$HL_n - ww_n - c \rightarrow HL_n$	1	1	X	V	S	1



• Data Transfer Instructions

(1) 8-bit transfer instructions

Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
Load 8-bit Data	LD A,I	11 101 101 01 010 111						S/D		2	6	Ir→Ar	*1	1	1	R	IEF <sub>2</sub>	R	.
	LD A,R	11 101 101 01 011 111						S/D		2	6	Rr→Ar	*1	1	1	R	IEF <sub>2</sub>	R	.
	LD A,(BC)	00 001 010						S	D		1	6	(BC) <sub>n</sub> →Ar	.	.	.	.	.	.
	LD A,(DE)	00 011 010						S	D		1	6	(DE) <sub>n</sub> →Ar	.	.	.	.	.	.
	LD A,(mn)	00 111 010 < n > < m >		S					D		3	12	(mn) <sub>n</sub> →Ar	.	.	.	.	.	.
	LD I,A	11 101 101 01 000 111							S/D		2	6	Ar→I <sub>r</sub>	.	.	.	.	.	.
	LD R,A	11 101 101 01 001 111							S/D		2	6	Ar→R <sub>r</sub>	.	.	.	.	.	.
	LD (BC),A	00 000 010							D	S		1	7	Ar→(BC) <sub>n</sub>	.	.	.	.	.
	LD (DE),A	00 010 010							D	S		1	7	Ar→(DE) <sub>n</sub>	.	.	.	.	.
	LD (mn),A	00 110 010 < n > < m >		D						S		3	13	Ar→(mn) <sub>n</sub>	.	.	.	.	.
	LD g,g'	01 g g'					S/D		D		1	4	g'→gr	.	.	.	.	.	.
	LD g,(HL)	01 g 110					D	S			1	6	(HL) <sub>n</sub> →gr	.	.	.	.	.	.
	LD g,m	00 g 110 < m >	S				D				2	6	m→gr	.	.	.	.	.	.
	LD g,(IX+d)	11 011 101 01 g 110 < d >			S		D				3	14	(IX+d) <sub>n</sub> →gr	.	.	.	.	.	.
	LD g,(IY+d)	11 111 101 01 g 110 < d >			S		D				3	14	(IY+d) <sub>n</sub> →gr	.	.	.	.	.	.
	LD (HL),m	00 110 110 < m >	S					D			2	9	m→(HL) <sub>n</sub>	.	.	.	.	.	.
	LD (IX+d),m	11 011 101 00 110 110 < d > < m >	S		D						4	15	m→(IX+d) <sub>n</sub>	.	.	.	.	.	.
	LD (IY+d),m	11 111 101 00 110 110 < d > < m >	S		D						4	15	m→(IY+d) <sub>n</sub>	.	.	.	.	.	.
	LD (HL),g	01 110 g				S	D				1	7	gr→(HL) <sub>n</sub>	.	.	.	.	.	.
	LD (IX+d),g	11 011 101 01 110 g < d >			D	S					3	15	gr→(IX+d) <sub>n</sub>	.	.	.	.	.	.
	LD (IY+d),g	11 111 101 01 110 g < d >			D	S					3	15	gr→(IY+d) <sub>n</sub>	.	.	.	.	.	.

\*1 No interrupts are sampled at the end of LD A,I or LD A,R instruction.



(2) 16-bit transfer instructions

Operation name	MNEMONICS	OP code	Addressing						Bytes	States	Operation	Flag								
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Load 16-bit Data	LD ww,mn	00 ww0 001 < n > < m >	S			D				3	9	mn→ww <sub>n</sub>	.	.	.	.	.	.		
	LD IX,mn	11 011 101 00 100 001 < n > < m >	S					D		4	12	mn→IX <sub>n</sub>	.	.	.	.	.	.		
	LD IY,mn	11 111 101 00 100 001 < n > < m >	S					D		4	12	mn→IY <sub>n</sub>	.	.	.	.	.	.	.	
	LD SP,HL	11 111 001						S/D		1	4	HL <sub>n</sub> →SP <sub>n</sub>	.	.	.	.	.	.	.	
	LD SP,IX	11 011 101 11 111 001						S/D		2	7	IX <sub>n</sub> →SP <sub>n</sub>	.	.	.	.	.	.	.	
	LD SP,IY	11 111 101 11 111 001						S/D		2	7	IY <sub>n</sub> →SP <sub>n</sub>	.	.	.	.	.	.	.	.
	LD ww,(mn)	11 101 101 01 ww1 011 < n > < m >	S			D				4	18	(mn+1) <sub>n</sub> →wwHr (mn) <sub>n</sub> →wwLr	.	.	.	.	.	.	.	.
	LD HL,(mn)	00 101 010 < n > < m >	S					D		3	15	(mn+1) <sub>n</sub> →Hr (mn) <sub>n</sub> →Lr	.	.	.	.	.	.	.	.
	LD IX,(mn)	11 011 101 00 101 010 < n > < m >	S					D		4	18	(mn+1) <sub>n</sub> →IXHr (mn) <sub>n</sub> →IXLr	.	.	.	.	.	.	.	.
	LD IY,(mn)	11 111 101 00 101 010 < n > < m >	S					D		4	18	(mn+1) <sub>n</sub> →IYHr (mn) <sub>n</sub> →IYLr	.	.	.	.	.	.	.	.
	LD (mn),ww	11 101 101 01 ww0 011 < n > < m >	D			S				4	19	wwHr→(mn+1) <sub>n</sub> wwLr→(mn) <sub>n</sub>	.	.	.	.	.	.	.	.
	LD (mn),HL	00 100 010 < n > < m >	D					S		3	16	Hr→(mn+1) <sub>n</sub> Lr→(mn) <sub>n</sub>	.	.	.	.	.	.	.	.
	LD (mn),IX	11 011 101 00 100 010 < n > < m >	D					S		4	19	IXHr→(mn+1) <sub>n</sub> IXLr→(mn) <sub>n</sub>	.	.	.	.	.	.	.	.
	LD (mn),IY	11 111 101 00 100 010 < n > < m >	D					S		4	19	IYHr→(mn+1) <sub>n</sub> IYLr→(mn) <sub>n</sub>	.	.	.	.	.	.	.	.



(3) Block transfer instructions

Operation name	MNEMONICS	OP code	Addressing						Bytes	States	Operation	Flag								
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Block Transfer Search Data	CPD	11 101 101						S	S	2	12	Ar-(HL) <sub>M</sub> BC <sub>n</sub> -1→BC <sub>n</sub> HL <sub>n</sub> -1→HL <sub>n</sub>	*3	*2						
		10 101 001											1	1	1	1	S	·		
	CPDR	11 101 101						S	S	2	14	BC <sub>n</sub> ≠0 Ar≠(HL) <sub>M</sub> BC <sub>n</sub> =0 or Ar=(HL) <sub>M</sub> Ar-(HL) <sub>M</sub> Q BC <sub>n</sub> -1→BC <sub>n</sub> HL <sub>n</sub> -1→HL <sub>n</sub>	*3	*2						
		10 111 001									12	BC <sub>n</sub> ≠0 Ar≠(HL) <sub>M</sub> BC <sub>n</sub> =0 or Ar=(HL) <sub>M</sub> Ar-(HL) <sub>M</sub> Q BC <sub>n</sub> -1→BC <sub>n</sub> HL <sub>n</sub> -1→HL <sub>n</sub>	1	1	1	1	S	·		
	CPI	11 101 101						S	S	2	12	Ar-(HL) <sub>M</sub> BC <sub>n</sub> -1→BC <sub>n</sub> HL <sub>n</sub> +1→HL <sub>n</sub>	*3	*2						
		10 100 001											1	1	1	1	S	·		
	CPIR	11 101 101						S	S	2	14	BC <sub>n</sub> ≠0 Ar≠(HL) <sub>M</sub> BC <sub>n</sub> =0 or Ar=(HL) <sub>M</sub> Ar-(HL) <sub>M</sub> Q BC <sub>n</sub> -1→BC <sub>n</sub> HL <sub>n</sub> +1→HL <sub>n</sub>	*3	*2						
		10 110 001									12	BC <sub>n</sub> ≠0 Ar≠(HL) <sub>M</sub> BC <sub>n</sub> =0 or Ar=(HL) <sub>M</sub> Ar-(HL) <sub>M</sub> Q BC <sub>n</sub> -1→BC <sub>n</sub> HL <sub>n</sub> +1→HL <sub>n</sub>	1	1	1	1	S	·		
	LDD	11 101 101							S/D	2	12	Ar=(HL) <sub>M</sub> or BC <sub>n</sub> =0 (HL) <sub>M</sub> →(DE) <sub>M</sub> BC <sub>n</sub> -1→BC <sub>n</sub> DE <sub>n</sub> -1→DE <sub>n</sub> HL <sub>n</sub> -1→HL <sub>n</sub>					R	1	R	·
		10 101 000																		
LDDR	11 101 101							S/D	2	14 (BC <sub>n</sub> ≠0) 12 (BC <sub>n</sub> =0)	Q (HL) <sub>M</sub> →(DE) <sub>M</sub> BC <sub>n</sub> -1→BC <sub>n</sub> DE <sub>n</sub> -1→DE <sub>n</sub> HL <sub>n</sub> -1→HL <sub>n</sub>					R	R	R	·	
	10 111 000																			
LDI	11 101 101							S/D	2	12	(HL) <sub>M</sub> →(DE) <sub>M</sub> BC <sub>n</sub> -1→BC <sub>n</sub> DE <sub>n</sub> +1→DE <sub>n</sub> HL <sub>n</sub> +1→HL <sub>n</sub>					R	1	R	·	
	10 100 000																			
LDIR	11 101 101							S/D	2	14 (BC <sub>n</sub> ≠0) 12 (BC <sub>n</sub> =0)	Q (HL) <sub>M</sub> →(DE) <sub>M</sub> BC <sub>n</sub> -1→BC <sub>n</sub> DE <sub>n</sub> +1→DE <sub>n</sub> HL <sub>n</sub> +1→HL <sub>n</sub>					R	R	R	·	
	10 110 000																			

\*2 P/V = 0 : BC<sub>R</sub>-1 = 0  
P/V = 1 : BC<sub>R</sub>-1 ≠ 0  
\*3 Z = 1 : Ar = (HL)<sub>M</sub>  
Z = 0 : Ar ≠ (HL)<sub>M</sub>





(4) Stack/exchange instructions

Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
PUSH	PUSH zz	11 zz0 101				S		D		1	11	zzLr→(SP-2) <sub>w</sub> zzHr→(SP-1) <sub>w</sub> SP <sub>a</sub> -2→SP <sub>a</sub>	.	.	.	.	.	.	
	PUSH IX	11 011 101						S/D		2	14	IXLr→(SP-2) <sub>w</sub> IXHr→(SP-1) <sub>w</sub> SP <sub>a</sub> -2→SP <sub>a</sub>	.	.	.	.	.	.	
		11 100 101							S/D		2	14	IYLr→(SP-2) <sub>w</sub> IYHr→(SP-1) <sub>w</sub> SP <sub>a</sub> -2→SP <sub>a</sub>	.	.	.	.	.	.
	PUSH IY	11 111 101							S/D		2	14	IYLr→(SP-2) <sub>w</sub> IYHr→(SP-1) <sub>w</sub> SP <sub>a</sub> -2→SP <sub>a</sub>	.	.	.	.	.	.
		11 100 101							S/D		2	14	IYLr→(SP-2) <sub>w</sub> IYHr→(SP-1) <sub>w</sub> SP <sub>a</sub> -2→SP <sub>a</sub>	.	.	.	.	.	.
	POP	POP zz	11 zz0 001				D		S		1	9	(SP+1) <sub>w</sub> →zzHr *4 (SP) <sub>w</sub> →zzLr SP <sub>a</sub> +2→SP <sub>a</sub>	.	.	.	.	.	.
POP IX		11 011 101						S/D		2	12	(SP+1) <sub>w</sub> →IXHr (SP) <sub>w</sub> →IXLr SP <sub>a</sub> +2→SP <sub>a</sub>	.	.	.	.	.	.	
		11 100 001							S/D		2	12	(SP+1) <sub>w</sub> →IYHr (SP) <sub>w</sub> →IYLr SP <sub>a</sub> +2→SP <sub>a</sub>	.	.	.	.	.	.
POP IY		11 111 101							S/D		2	12	(SP+1) <sub>w</sub> →IYHr (SP) <sub>w</sub> →IYLr SP <sub>a</sub> +2→SP <sub>a</sub>	.	.	.	.	.	.
		11 100 001							S/D		2	12	(SP+1) <sub>w</sub> →IYHr (SP) <sub>w</sub> →IYLr SP <sub>a</sub> +2→SP <sub>a</sub>	.	.	.	.	.	.
Exchange		EX AF,AF'	00 001 000						S/D		1	4	AF <sub>a</sub> →AF' <sub>a</sub>	.	.	.	.	.	.
	EX DE,HL	11 101 011						S/D		1	3	DE <sub>a</sub> →HL <sub>a</sub>	.	.	.	.	.	.	
	EXX	11 011 001						S/D		1	3	BC <sub>a</sub> →BC' <sub>a</sub> DE <sub>a</sub> →DE' <sub>a</sub> HL <sub>a</sub> →HL' <sub>a</sub>	.	.	.	.	.	.	
	EX (SP),HL	11 100 011						S/D		1	16	Hr→(SP+1) <sub>w</sub> Lr→(SP) <sub>w</sub>	.	.	.	.	.	.	
	EX (SP),IX	11 011 101						S/D		2	19	IXHr→(SP+1) <sub>w</sub> IXLr→(SP) <sub>w</sub>	.	.	.	.	.	.	
	EX (SP),IY	11 100 011							S/D		2	19	IYHr→(SP+1) <sub>w</sub> IYLr→(SP) <sub>w</sub>	.	.	.	.	.	.
		11 111 101							S/D		2	19	IYHr→(SP+1) <sub>w</sub> IYLr→(SP) <sub>w</sub>	.	.	.	.	.	.
	11 100 011							S/D		2	19	IYHr→(SP+1) <sub>w</sub> IYLr→(SP) <sub>w</sub>	.	.	.	.	.	.	

\*4 POP AF writes the stack contents to the flag.



• Program Control Instructions

Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Call	CALL mn	11 001 101 < n > < m >		D							3	16	PCHr→(SP-1) <sub>w</sub> PCLr→(SP-2) <sub>w</sub> mn→PC <sub>n</sub> SP <sub>n</sub> +2→SP <sub>n</sub>	.	.	.	.	.	.	
	CALL f,mn	11 f 100 < n > < m >		D							3	6 (f false) 16 (f true)	continue f is false CALL mn f is true	.	.	.	.	.	.	
Jump	DJNZ j	00 010 000 < j2 >							D		2	9 (Br≠0) 7 (Br=0)	Br-1→Br continue Br=0 PC <sub>n</sub> +j→PC <sub>n</sub> Br≠0	.	.	.	.	.	.	
	JP f,mn	11 f 010 < n > < m >		D							3	6 (f false) 9 (f true)	mn→PC <sub>n</sub> f is true continue f is false	.	.	.	.	.	.	
	JP mn	11 000 011 < n > < m >		D							3	9	mn→PC <sub>n</sub>	.	.	.	.	.	.	
	JP (HL)	11 101 001						D			1	3	HL <sub>n</sub> →PC <sub>n</sub>	.	.	.	.	.	.	
	JP (IX)	11 011 101						D			2	6	IX <sub>n</sub> →PC <sub>n</sub>	.	.	.	.	.	.	
		11 101 001													.	.	.	.	.	.
	JP (IY)	11 111 101						D				2	6	IY <sub>n</sub> →PC <sub>n</sub>	.	.	.	.	.	.
	JR j	00 011 000 < j2 >							D			2	8	PC <sub>n</sub> +j→PC <sub>n</sub>	.	.	.	.	.	.
	JR C,j	00 111 000 < j2 >							D		2	6	continue . C=0	.	.	.	.	.	.	.
		00 111 000 < j2 >							D		2	8	PC <sub>n</sub> +j→PC <sub>n</sub> C=1	.	.	.	.	.	.	.
	JR NC,j	00 110 000 < j2 >							D		2	6	continue C=1	.	.	.	.	.	.	.
		00 110 000 < j2 >							D		2	8	PC <sub>n</sub> +j→PC <sub>n</sub> C=0	.	.	.	.	.	.	.
	JR Z,j	00 101 000 < j2 >							D		2	6	continue Z=0	.	.	.	.	.	.	.
	00 101 000 < j2 >							D		2	8	PC <sub>n</sub> +j→PC <sub>n</sub> Z=1	.	.	.	.	.	.	.	
JR NZ,j	00 100 000 < j2 >							D		2	6	continue . Z=1	.	.	.	.	.	.	.	
	00 100 000 < j2 >							D		2	8	PC <sub>n</sub> +j→PC <sub>n</sub> Z=0	.	.	.	.	.	.	.	
Return	RET	11 001 001							D		1	9	(SP) <sub>w</sub> →PCLr (SP+1) <sub>w</sub> →PCHr SP <sub>n</sub> +2→SP <sub>n</sub>	.	.	.	.	.	.	
	RET f	11 f 000							D		1	5 (f false) 10 (f true)	continue f is false RET f is true	.	.	.	.	.	.	
	RETI	11 101 101 01 001 101							D		2	22	(SP) <sub>w</sub> →PCLr (SP+1) <sub>w</sub> →PCHr SP <sub>n</sub> +2→SP <sub>n</sub>	.	.	.	.	.	.	
	RETN	11 101 101 01 000 101							D		2	12	(SP) <sub>w</sub> →PCLr (SP+1) <sub>w</sub> →PCHr SP <sub>n</sub> +2→SP <sub>n</sub> IEF <sub>n</sub> →IEF <sub>1</sub>	.	.	.	.	.	.	
Restart	RST v	11 v 111							D		1	11	PCHr→(SP-1) <sub>w</sub> PCLr→(SP-2) <sub>w</sub> 0→PCHr v→PCLr SP <sub>n</sub> 2→SP <sub>n</sub>	.	.	.	.	.	.	

3



• I/O Instructions

Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	I/O				7	6	4	2	1	0
													S	Z	H	P/V	N	C
INPUT	IN A.(m)	11 011 011 < m >						D	S	2	9	(Am) <sub>1</sub> →Ar m→A <sub>0</sub> -A <sub>7</sub> Ar→A <sub>8</sub> -A <sub>15</sub>	.	.	.	.	.	.
	IN g.(C)	11 101 101 01 g 000					D		S	2	9	(BC) <sub>1</sub> →gr g=110 : Only the flags will change. Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>8</sub> -A <sub>15</sub>	I	I	R	P	R	.
	IN0 g.(m)	11 101 101 00 g 000 < m >					D		S	3	12	(00m) <sub>1</sub> →gr g=110 Only the flags will change. m→A <sub>0</sub> -A <sub>7</sub> 00→A <sub>8</sub> -A <sub>15</sub>	I	I	R	P	R	.
	IND	11 101 101 10 101 010						D	S	2	12	(BC) <sub>1</sub> →(HL) <sub>n</sub> HL <sub>n</sub> -1→HL <sub>n</sub> Br-1→Br Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>8</sub> -A <sub>15</sub>	X	I	X	X	I	X
	INDR	11 101 101 10 111 010						D	S	2	14(Br≠0) 12(Br=0)	(BC) <sub>1</sub> →(HL) <sub>n</sub> Q HL <sub>n</sub> -1→HL <sub>n</sub> Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>8</sub> -A <sub>15</sub>	X	S	X	X	I	X
	INI	11 101 101 10 100 010						D	S	2	12	(BC) <sub>1</sub> →(HL) <sub>n</sub> HL <sub>n</sub> +1→HL <sub>n</sub> Br-1→Br Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>8</sub> -A <sub>15</sub>	X	I	X	X	I	X
	INIR	11 101 101 10 110 010						D	S	2	14(Br≠0) 12(Br=0)	(BC) <sub>1</sub> →(HL) <sub>n</sub> Q HL <sub>n</sub> +1→HL <sub>n</sub> Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>8</sub> -A <sub>15</sub>	X	S	X	X	I	X

\*5 Z = 1 :: Br - 1 = 0  
Z = 0 : Br - 1 ≠ 0  
\*6 N = 1 : MSB of Data = 1  
N = 0 : MSB of Data = 0

(Continued)



Operation name	MNEMONICS	OP code	Addressing						Bytes	States	Operation	Flag									
			IMMED	EXT	IND	REG	REGI	IMP				I/O	7	6	4	2	1	0			
													S	Z	H	P/V	N	C			
OUTPUT	OUT (m).A	11 010 011 < m >						S	D	2	10	Ar→(Am) <sub>1</sub> m→A <sub>0</sub> -A <sub>7</sub> Ar→A <sub>0</sub> -A <sub>15</sub>	.	.	.	.	.	.			
	OUT (C).g	11 101 101 01 g 001							S	D	2	10	gr→(BC) <sub>1</sub> Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>0</sub> -A <sub>15</sub>	.	.	.	.	.			
	OUT0 (m).g	11 101 101 00 g 001 < m >							S	D	3	13	gr→(00m) <sub>1</sub> m→A <sub>0</sub> -A <sub>7</sub> 00→A <sub>0</sub> -A <sub>15</sub>	.	.	.	.	.			
	OTDM	11 101 101 10 001 011							S	D	2	14	(HL) <sub>w</sub> →(00C) <sub>1</sub> HL <sub>n</sub> -1→HL <sub>n</sub> Cr-1→Cr Br-1→Br Cr→A <sub>0</sub> -A <sub>7</sub> 00→A <sub>0</sub> -A <sub>15</sub>	1	1	1	1	P	1	1	
	OTDMR	11 101 101 10 011 011							S	D	2	16(Br≠0) 14(Br=0)	(HL) <sub>w</sub> →(00C) <sub>1</sub> HL <sub>n</sub> -1→HL <sub>n</sub> Q Cr-1→Cr Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> -A <sub>7</sub> 00→A <sub>0</sub> -A <sub>15</sub>	R	S	R	S	1	R		
	OTDR	11 101 101 10 111 011							S	D	2	14(Br≠0) 12(Br=0)	(HL) <sub>w</sub> →(BC) <sub>1</sub> Q HL <sub>n</sub> -1→HL <sub>n</sub> Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>0</sub> -A <sub>15</sub>	X	S	X	X	1	X		
	OUTI	11 101 101 10 100 011							S	D	2	12	(HL) <sub>w</sub> →(BC) <sub>1</sub> HL <sub>n</sub> +1→HL <sub>n</sub> Br-1→Br Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>0</sub> -A <sub>15</sub>	.	7	.	.	.	8		
	OTIR	11 101 101 10 110 011							S	D	2	14(Br≠0) 12(Br=0)	(HL) <sub>w</sub> →(BC) <sub>1</sub> Q HL <sub>n</sub> +1→HL <sub>n</sub> Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>0</sub> -A <sub>15</sub>	X	S	X	X	1	X		
	TSTIO m	11 101 101 01 110 100 < m >	S							S	3	12	(00C) <sub>1</sub> · m Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>0</sub> -A <sub>15</sub>	1	1	S	P	R	R		
	OTIM	11 101 101 10 000 011								S	D	2	14	(HL) <sub>w</sub> →(00C) <sub>1</sub> HL <sub>n</sub> +1→HL <sub>n</sub> Cr+1→Cr Br-1→Br Cr→A <sub>0</sub> -A <sub>7</sub> 00→A <sub>0</sub> -A <sub>15</sub>	1	1	1	1	P	1	1
	OTIMR	11 101 101 10 010 011								S	D	2	16(Br≠0) 14(Br=0)	(HL) <sub>w</sub> →(00C) <sub>1</sub> HL <sub>n</sub> +1→HL <sub>n</sub> Q Cr+1→Cr Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> -A <sub>7</sub> 00→A <sub>0</sub> -A <sub>15</sub>	R	S	R	S	1	R	
	OUTD	11 101 101 10 101 011								S	D	2	12	(HL) <sub>w</sub> →(BC) <sub>1</sub> HL <sub>n</sub> -1→HL <sub>n</sub> Br-1→Br Cr→A <sub>0</sub> -A <sub>7</sub> Br→A <sub>0</sub> -A <sub>15</sub>	X	1	X	X	1	X	

\*7 Z = 1 : Br - 1 = 0  
Z = 0 : Br - 1 ≠ 0  
\*8 N = 1 : MSB of Data = 1  
N = 0 : MSB of Data = 0



• Special Control Instructions

Operation name	MNEMONICS	OP code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
Special Function	DAA	00 100 111							S/D	1	4	Decimal Adjust Accumulator	I	I	I	P	.	I	
Carry Control	CCF	00 111 111								1	3	$\bar{C}$ -C	.	.	R	.	R	I	
	SCF	00 110 111								1	3	1-C	.	.	R	.	R	S	
CPU Control	DI	11 110 011								1	3	0-IEF <sub>1</sub> , 0-IEF <sub>2</sub> *9	.	.	.	.	.	.	
	EI	11 111 011								1	3	1-IEF <sub>1</sub> , 1-IEF <sub>2</sub> *9	.	.	.	.	.	.	
	HALT	01 110 110								1	3	CPU halted	.	.	.	.	.	.	
	IM 0	11 101 101									2	6	Interrupt mode 0	.	.	.	.	.	.
		01 000 110												.	.	.	.	.	.
	IM 1	11 101 101									2	6	Interrupt mode 1	.	.	.	.	.	.
		01 010 110												.	.	.	.	.	.
	IM 2	11 101 101									2	6	Interrupt mode 2	.	.	.	.	.	.
		01 011 110												.	.	.	.	.	.
	NOP	00 000 000								1	3	No operation	.	.	.	.	.	.	.
SLP	11 101 101									2	8	Sleep	.	.	.	.	.	.	
	01 110 110												.	.	.	.	.	.	

\*9 No interrupts are sampled at the end of a DI or EI instruction.



■ Alphabetical List of Instructions

MNEMONICS	Bytes	Machine Cycles	States
ADC A, m	2	2	6
ADC A, g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (IY+d)	3	6	14
ADD A, m	2	2	6
ADD A, g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+d)	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL, ww	2	6	10
ADD HL, ww	1	5	7
ADD IX, xx	2	6	10
ADD IY, yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b, g	2	2	6
CALL f, mn	3	2	6
	3	6	(If condition is false) 16
			(If condition is true)
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
	2	6	(If $BC_R \neq 0$ and $Ar \neq (HL)_M$ ) 12
			(If $BC_R = 0$ or $Ar = (HL)_M$ )
CP(HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$ )

3



(Continued)

MNEMONICS	Bytes	Machine Cycles	States
CPIR	2	6	12 (If $BC_R=0$ or $Ar=(HL)_M$ )
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3
DJNZ j	2	5	9 (If Br ≠ 0) 7 (If Br = 0)
EI	1	1	3
EX AF, AF'	1	2	4
EX DE, HL	1	1	3
EX (SP), HL	1	6	16
EX (SP), IX	2	7	19
EX (SP), IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A, (m)	2	3	9
IN g, (C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br ≠ 0)

MNEMONICS	Bytes	Machine Cycles	States
INIR	2	4	12 (If Br=0)
IND	2	4	12
INDR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
IN0 g, (m)	3	4	12
JP f, mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C, j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC, j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z, j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ, j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A, I	2	2	6
LD A, (mn)	3	4	12
LD A, R	2	2	6
LD (BC), A	1	3	7
LDD	2	4	12
LD (DE), A	1	3	7
LD ww, mn	3	3	9
LD ww, (mn)	4	6	18

3

(Continued)





MNEMONICS	Bytes	Machine Cycles	States
LDDR	2	6	14 (If BC <sub>R</sub> ≠ 0)
	2	4	12 (If BC <sub>R</sub> = 0)
LD (HL), m	2	3	9
LD HL, (mn)	3	5	15
LD (HL), g	1	3	7
LDI	2	4	12
LD I, A	2	2	6
LDIR	2	6	14 (If BC <sub>R</sub> ≠ 0)
	2	4	12 (If BC <sub>R</sub> = 0)
LD IX, mn	4	4	12
LD IX, (mn)	4	6	18
LD (IX+d), m	4	5	15
LD (IX+d), g	3	7	15
LD IY, mn	4	4	12
LD IY, (mn)	4	6	18
LD (IY+d), m	4	5	15
LD (IY+d), g	3	7	15
LD (mn), A	3	5	13
LD (mn), ww	4	7	19
LD (mn), HL	3	6	16
LD (mn), IX	4	7	19
LD (mn), IY	4	7	19
LD R, A	2	2	6
LD g, (HL)	1	2	6
LD g, (IX+d)	3	6	14
LD g, (IY+d)	3	6	14
LD g, m	2	2	6
LD g, g'	1	2	4
LD SP, HL	1	2	4
LD SP, IX	2	3	7
LD SP, IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM	2	6	14

MNEMONICS	Bytes	Machine Cycles	States
OTDMR	2	8	16 (If B <sub>r</sub> ≠ 0)
	2	6	14 (If B <sub>r</sub> = 0)
OTDR	2	6	14 (If B <sub>r</sub> ≠ 0)
	2	4	12 (If B <sub>r</sub> = 0)
OTIM	2	6	14
OTIMR	2	8	16 (If B <sub>r</sub> ≠ 0)
	2	6	14 (If B <sub>r</sub> = 0)
OTIR	2	6	14 (If B <sub>r</sub> ≠ 0)
	2	4	12 (If B <sub>r</sub> = 0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m), A	2	4	10
OUT (C), g	2	4	10
OUT0 (m), g	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b, (HL)	2	5	13
RES b, (IX+d)	4	7	19
RES b, (IY+d)	4	7	19
RES b, g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	10	22
RETN	2	4	12
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13

MNEMONICS	Bytes	Machine Cycles	States
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A, (HL)	1	2	6
SBC A, (IX+d)	3	6	14
SBC A, (IY+d)	3	6	14
SBC A, m	2	2	6
SBC A, g	1	2	4
SBC HL, ww	2	6	10
SCF	1	1	3
SET b, (HL)	2	5	13
SET b, (IX+d)	4	7	19
SET b, (IY+d)	4	7	19
SET b, g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6

MNEMONICS	Bytes	Machine Cycles	States
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4



### ■ Opcode Maps

**Table 1. Opcode Map (1)**

First opcode

Instruction format: XX

		ww (LO=ALL)								LO=0~7																
		BC		DE		HL		SP		BC		DE		HL		AF		zz								
		g (LO=0~7)								NZ		NC		PO		P		f								
		B	D	H	(HL)	B	D	H	(HL)	00H	10H	20H	30H			v										
LO \ HI		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111									
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F									
S	B	0000	0	NOP	DJNZ j	JR NZ, j	JR NC, j							RET f				0								
	C	0001	1	LD ww, mn										POP zz				1								
	D	0010	2	LD(ww), A	LD(mn), HL	LD(mn), A									JP mn		OUT(m), A	EX(SP), HL	DI	3						
	E	0011	3	INC ww				LD g, s		ADD A, s		SUB s		AND s		OR s		CALL f, mn		4						
	H	0100	4	INC g												PUSH zz				5						
	L	0101	5	DEC g												ADD A, m		SUB m	AND m	OR m	6					
	(HL)	0110	6	LD g, m						HALT		*2		*2		*2		*2		RST v	7					
	A	0111	7	RLCA	RLA	DAA	SCF											RET f		8						
	B	1000	8	EXAF, AF	JR j	JR Z, j	JR C, j									RET		EXX	JP (HL)	LD SP, HL	9					
	C	1001	9	ADD HL, ww														JP f, mn		A						
	D	1010	A	LD A, (ww)	LD HL, (mn)	LD A, (mn)											Table 2		IN A, (m)	EXDE, HL	EI	B				
	E	1011	B	DEC ww				LD g, s		ADC A, s		SBC A, s		XOR s		CP s		CALL f, mn		C						
	H	1100	C	INC g														CALL mn		*3	Table 3	*3	D			
	L	1101	D	DEC g														ADC A, m		SBC A, m	XOR m	CP m	E			
	(HL)	1110	E	LD g, m																RST v		F				
	A	1111	F	RRCA	RRA	CPL	CCF																			
				0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	Z	C	PE	M	f		
				C	E	L	A	C	E	L	A											08H	18H	28H	38H	v
				g (LO=8~F)								LO=8~F														



- \*1 g is replaced by (HL).
- \*2 s is replaced by (HL).
- \*3 If DD is added to the beginning of an opcode (DD XX), only the instructions having HL, (HL) as an operand are replaced with

$$\left\{ \begin{array}{l} \text{HL} \rightarrow \text{IX} \\ (\text{HL}) \rightarrow (\text{IX} + \text{d}) \end{array} \right\}$$

to perform the same operation.

(Example)

22H; LD (mn), HL  
↓  
DDH 22H; LD (mn), IX

If FD is added to the beginning of the opcode (FD XX), it is replaced by

$$\left\{ \begin{array}{l} \text{HL} \rightarrow \text{IY} \\ (\text{HL}) \rightarrow (\text{IY} + \text{d}) \end{array} \right\}$$

to perform the same operation.

(Example)

34H; INC (HL)  
↓  
FDH 34H; INC (IY + d)

As an exception, when DDH, FDH is added to the beginning of JP (HL) of E9H, (HL) is replaced by (IX), (IY). If DDH, FDH is added to the beginning of EX DE, HL of EBH, HL is not replaced. It becomes an undefined instruction.

**Table 2. Opcode Map (2)**

Second opcode

Instruction format: CB XX

		HI		b (LO=0~7)																
				0	2	4	6	0	2	4	6	0	2	4	6					
		LO	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111		
			0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
b	(HI=ALL)	B	0000	0															0	
		C	0001	1																1
		D	0010	2																2
		E	0011	3																3
		H	0100	4	RLC g	RL g	SLA g				BIT b,g				RES b,g				SET b,g	4
		L	0101	5							-----				-----				-----	5
		(HL)	0110	6	*	*	*				*				*				*	6
		A	0111	7							-----				-----				-----	7
	B	1000	8																8	
	C	1001	9																9	
	D	1010	A																A	
	E	1011	B																B	
	H	1100	C	RRC g	RR g	SRA g	SRL g			BIT b,g				RES b,g				SET b,g	C	
	L	1101	D							-----				-----				-----	D	
	(HL)	1110	E	*	*	*	*			*				*				*	E	
	A	1111	F							-----				-----				-----	F	
			0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
							1	3	5	7	1	3	5	7	1	3	5	7		
			b (LO=8~F)																	

\* In the instruction to be executed, DDH can be added to the beginning of the opcode and (HL) is replaced by (IX + d) in opcode DD CB d XX. In the same way, FDH can be added to the beginning of the opcode. In the instruction to be executed, (HL) is replaced by (IY + d) in opcode FD CB d XX.



**Table 3. Opcode Map (3)**

Second opcode

Instruction format: ED XX

LO \ HI		ww (LO=ALL)																0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		BC				DE				HL				SP																			
		g (LO=0~7)																															
		B	D	H		B	D	H		1000	1001	1010	1011	1100	1101	1110	1111																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
0000	0	IN0 g, (m)				IN g, (C)						LDI	LDIR																				
0001	1	OUT0 (m),g				OUT (C),g										CPI	CPIR																
0010	2					SBC HL, ww										INI	INIR																
0011	3					LD (mn), ww								OTIM	OTIMR	OUTI	OTIR																
0100	4	TST g		TST (HL)	NEG			TST m	TST0m																								
0101	5					RETN																											
0110	6					IM 0	IM 1			SLP																							
0111	7					LD I,A	LD A,I	RRD																									
1000	8	IN0 g, (m)				IN g, (C)										LDD	LDDR																
1001	9	OUT0 (m),g				OUT (C),g										CPD	CPDR																
1010	A					ADC HL, ww										IND	INDR																
1011	B					LD ww, (mn)								OTDM	OTDMR	OUTD	OTDR																
1100	C	TST g				MLT ww																											
1101	D					RETI																											
1110	E									IM 2																							
1111	F					LD R,A	LD A,R	RLD																									
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
		C	E	L	A	C	E	L	A																								
		g (LO=8~F)																															





■ Bus Cycle States

'\*' in the ADDRESS column indicates that the address output is undefined and 'Z' in the DATA column indicates that the data pin is in the high-impedance state. The  $\overline{\text{LIR}}$  pin output value is obtained when the LIRE bit in the operation mode control register is 1.

Instruction	Machine Cycle	Stn <sub>ten</sub>	ADDRESS	DATA	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{MF}}$	$\overline{\text{IOF}}$	$\overline{\text{LIR}}$	$\overline{\text{HALT}}$	ST
ADD HL,ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>6</sub>	TITITITi	*	Z	1	1	1	1	1	1	1
ADD IX,xx ADD IY,yy	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>6</sub>	TITITITi	*	Z	1	1	1	1	1	1	1
ADC HL,ww SBC HL,ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>6</sub>	TITITITi	*	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g SUB g SBC A,g AND g OR g XOR g CP g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m AND m OR m XOR m CP m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
ADD A, (X+d) ADD A, (Y+d) ADC A, (X+d) ADC A, (Y+d) SUB (X+d) SUB (Y+d) SBC A, (X+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
SBC A, (Y+d) AND (X+d) AND (Y+d) OR (X+d) OR (Y+d) XOR (X+d) XOR (Y+d) CP (X+d) CP (Y+d)	MC <sub>3</sub> MC <sub>4</sub> ~ MC <sub>5</sub> MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub> T <sub>i</sub> T <sub>i</sub> T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address  *	d  Z  IX+d Y+d DATA	0 1 0	1 1 1	0 1 0	1 1 1	1 1 1	1 1 1	1 1 1
BIT b,g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
BIT b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
BIT b, (X+d) BIT b, (Y+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d Y+d	DATA	0	1	0	1	1	1	1
CALL mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn (if condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1

(Continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
CALL f,mn (if condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPI CPD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPIR CPDR (if BC <sub>R</sub> ≠0 and Ar≠(HL) <sub>m</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPIR CPDR (if BC <sub>R</sub> =0 or Ar=(HL) <sub>m</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DAA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
DI *1	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

\*1 No interrupts are sampled at the end of a DI instruction.

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
DJNZ j (If Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub> *2	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	TiT <sub>i</sub>	*	Z	1	1	1	1	1	1	1
DJNZ j (If Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub> *2	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
EI *3	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
EX (SP), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	H	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1

(Continued)

\*2 DMA, refresh, and bus release cannot be executed immediately after this state (their requests are ignored).

\*3 No interrupts are sampled at the end of an EI instruction.



3

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
EX (SP), IX EX (SP), IY	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	—	—	Next op-code Address	Next op-code	0	1	0	1	0	0	0
IM 0 IM 1 IM 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INC g DEC g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
INC (IX+d) INC (IY+d) DEC (IX+d) DEC (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>7</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
	INC ww DEC ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1
MC <sub>2</sub>		T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
INC IX INC IY DEC IX DEC IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
IN A,(m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> A to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
IN g,(C)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
INO g,(m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
INI IND	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
INIR INDR (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
	MC <sub>5</sub> ~MC <sub>8</sub>	TiTi	*	Z	1	1	1	1	1	1	1
INIR INDR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1

(Continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
JP mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn (if f is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn (if f is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
JR j	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (if condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (if condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
LD g,g'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
LD g,m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	ME	TOE	$\overline{LIR}$	HALT	ST
LD g, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	TITI	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	LD (HL),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	g	1	0	0	1	1	1	1
LD (IX+d),g LD (IY+d),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	TITIT <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	g	1	0	0	1	1	1	1
LD (HL),m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
LD (IX+d),m LD (IY+d),m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

(Continued)

3





Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	ME	IOE	$\overline{LIR}$	HALT	ST
LD A, (BC) LD A, (DE)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	DATA	0	1	0	1	1	1	1
LD A,(mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
LD (BC),A LD (DE),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	A	1	0	0	1	1	1	1
LD (mn),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	A	1	0	0	1	1	1	1
LD A,I *4 LD A,R *4 LD I,A LD R,A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD ww, mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
LD IX,mn LD IY,mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1

\*4 No interrupts are sampled at the end of a LD A, I or LD A, R instruction.

(Continued)



Instruction	Machine Cycle	Status	ADDRESS	DATA	RD	WR	ME	IOE	LIF	HALT	ST
LD HL, (mn)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD ww, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD IX, (mn) LD IY, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD (mn), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	L	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	H	1	0	0	1	1	1	1

(Continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{UR}$	$\overline{HALT}$	ST
LD (mn),ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	wwL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	wwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	IXL IYL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
LD SP,IX LD SP,IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
LDI LDD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LDIR LDDR (if $BC_R \neq 0$ )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1
	MC <sub>5</sub> ~MC <sub>8</sub>	TiTi	*	Z	1	1	1	1	1	1	1
LDIR LDDR (if $BC_R = 0$ )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1
MLT ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>13</sub>	TiTiTiTi TiTiTiTi TiTiTi	*	Z	1	1	1	1	1	1	1
NEG	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
NOP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (m),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> A to A <sub>8</sub> ~A <sub>15</sub>	A	1	0	1	0	1	1	1

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
OUT (C),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	g	1	0	1	0	1	1	1
OUTO (m),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> 00H to A <sub>8</sub> ~A <sub>15</sub>	g	1	0	1	0	1	1	1
OTIM OTDM	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> 00H to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
OTIMR OTDMR (If Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> 00H to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub> ~MC <sub>8</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
OTIMR OTDMR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
OUTI OUTD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
OTIR OTDR (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
	MC <sub>5</sub> ~MC <sub>6</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
OTIR OTDR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
POP zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
POP IX POP IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

(Continued)

3



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
POP IX POP IY	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
PUSH zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	zzH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	zzL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	IXL IYL	1	0	0	1	1	1	1
RET	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
RET f (if condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
RET f (if condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
RETN	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST	
RETI	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0 <sup>*5</sup> 1	1	0	
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0 <sup>*5</sup> 1	1	1	
	MC <sub>3</sub> ~MC <sub>5</sub>	T <sub>1</sub> T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1 <sup>*5</sup> 1	1	1	
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0 <sup>*5</sup> 0	0	1	
	MC <sub>7</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1 <sup>*5</sup> 1	1	1	
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0 <sup>*5</sup> 0	0	1	
	MC <sub>9</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	data	0	1	0	1	1 <sup>*5</sup> 1	1	1	
	MC <sub>10</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	data	0	1	0	1	1 <sup>*5</sup> 1	1	1	
	RLCA RLA RRCA RRA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	RLC g RL g RRC g RR g SLA g SRA g SRL g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1	
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1	
RLC (HL) RL (HL) RRC (HL) RR (HL) SLA (HL) SRA (HL) SRL (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0	
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1	
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1	
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1	
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1	

(Continued)

\*5 The upper column indicates the LIR pin value when the LIRE bit in the operation mode control register is 1, and the lower column indicates that when the same bit is 0.

3





Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
RLC (IX+d) RLC (IY+d) RL (IX+d) RL (IY+d) RRC (IX+d) RRC (IY+d) RR (IX+d) RR (IY+d) SLA (IX+d) SLA (IY+d) SRA (IX+d) SRA (IY+d) SRL (IX+d) SRL (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
	RLD RRD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1
MC <sub>2</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
MC <sub>3</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
MC <sub>4</sub> ~MC <sub>7</sub>		T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
MC <sub>8</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
RST v	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
SCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SET b,g RES b,g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
SET b, (HL) RES b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
SET b, (IX+d) SET b, (IY+d) RES b, (IX+d) RES b, (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
SLP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	—	—	FFFFFH	Z	1	1	1	1	1	0	1
TSTIO m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
TST g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
TST m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
TST (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1

(Continued)

3



Interrupts

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
$\overline{NMI}$	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	Next op-code Address (PC)		0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 0 (RST INSERTED)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 0 (CALL INSERTED)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC+1	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PC+2(H)	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PC+2(L)	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 1	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)		1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)	Vector	1	1	1	0	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector + 1	DATA	0	1	0	1	1	1	1

(Continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{OE}$	$\overline{LR}$	$\overline{HALT}$	ST
$\overline{INT_1}$ $\overline{INT_2}$ Internal interrupts	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code Address (PC)		1	1	1	1	1	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP- 1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP- 2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector + 1	DATA	0	1	0	1	1	1	1



■ Requests in Each Operating Mode

Current Status		Operation Requests		
Chip Operation Mode	Operation Cycle	Interrupt Requests		
		WAIT	NMI	INT0-INT2, or Internal Interrupt
Normal operation mode	CPU	Accepted	Accepted at end of instruction	Accepted at end of instruction
	Interrupt acknowledge cycle	Accepted	Not accepted	Not accepted
	DMA	Accepted	Accepted; DMA cycle aborted	Accepted
	Refresh	Accepted *1	Accepted *3	Accepted *3
	Bus release mode	Not accepted	Accepted *2	Accepted *2
Halt mode	DMA	Accepted	Accepted; DMA cycle aborted and halt mode released	Accepted
	Refresh	Accepted *1	Accepted; halt mode released after completion of refresh cycle*3	Accepted; halt mode released after completion of refresh cycle*3
	Bus release mode	Not accepted	Accepted; halt mode released after completion of bus release mode*2	Accepted; halt mode released after completion of bus release mode*2
	Other halt mode	Accepted	Accepted; halt mode released	Accepted; halt mode released
	DMA	Accepted	Accepted; DMA cycle aborted and sleep mode released	Accepted
Sleep mode	Refresh	Accepted *1	Accepted; sleep mode released after completion of refresh cycle*3	Accepted; sleep mode released after completion of refresh cycle*3
	Bus release mode	Not accepted	Accepted; sleep mode released after completion of bus release mode*2	Accepted; sleep mode released after completion of bus release mode*2
	Other sleep mode	Not accepted	Accepted; sleep mode released	Accepted; sleep mode released



■ Requests in Each Operating Mode (cont.)

Current Status		Operation Requests		
Chip Operation Mode	Operation Cycle	WAIT	Interrupt Requests	
			NMI	INT0-INT2, or Internal Interrupt
System stop mode	Bus release mode	Not accepted	Accepted; system stop mode released after completion of bus release mode*2	Accepted; system stop mode released after completion of bus release mode*2
	Other system stop mode	Not accepted	Accepted; system stop mode released	Accepted; system stop mode released
Reset mode	-----	Not accepted	Not accepted	Not accepted



■ Requests in Each Operating Mode (cont.)

Current Status		Operation Requests		
Chip Operation	Operation Cycle	Bus Requests		
Mode		BUSREQ	Refresh Request	DMA Request from DREQ <sub>0</sub> , DREQ <sub>1</sub> , or MSCI
Normal operation mode	CPU	Accepted; enters bus release mode at end of machine cycle	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle
	Interrupt acknowledge cycle	Accepted; enters bus release mode at end of machine cycle	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle
	DMA	Accepted; enters bus release mode at end of machine cycle	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle
	Refresh	Accepted; enters bus release mode at end of machine cycle *3	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle *3
	Bus release mode	Bus release mode continues	Accepted; refresh cycle executed after completion of bus release mode*2	Accepted; DMA cycle executed after completion of bus release mode *2
Halt mode	DMA	Accepted; bus release mode entered at end of machine cycle	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle
	Refresh	Accepted; bus release mode entered at end of machine cycle *3	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle *3
	Bus release mode	Bus release mode continues	Accepted; refresh cycle executed after completion of bus release mode*2	Accepted; DMA cycle executed after completion of bus release mode *2
	Other halt mode	Accepted; bus release mode entered at end of machine cycle	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle



## ■ Requests in Each Operating Mode (cont.)

Current Status		Operation Requests		
Chip Operation	Operation Cycle	Bus Requests		
Mode		<u>BUSREQ</u>	Refresh Request	DMA Request from <u>DREQ0, DREQ1, or MSCI</u>
	DMA	Accepted; bus release mode entered at end of machine cycle	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle
	Refresh	Accepted; bus release mode entered at end of machine cycle *3	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle *3
Sleep mode	Bus release mode	Bus release mode continues	Accepted; refresh cycle executed after completion of bus release mode*2	Accepted; DMA cycle executed after completion of bus release mode *2
	Other sleep mode	Accepted; enters bus release mode	Accepted; refresh cycle executed at end of machine cycle	Accepted; DMA cycle executed at end of machine cycle
System stop mode	Bus release mode	Bus release mode continues	Not accepted	Not accepted
	Other system stop mode	Accepted; enters bus release mode	Not accepted	Not accepted
Reset mode	-----	Not accepted	Not accepted	Not accepted

\*1 Not accepted when the number of programmable wait states is 0.

\*2 Requests are held until the bus release mode completes.

\*3 Requests are held until the refresh cycle completes.



## ■ Request Priorities

Requests to the HD64180S are categorized into three types:

- ① Requests accepted and executed in each state .....  $\overline{\text{WAIT}}$
- ② Requests accepted and executed in each machine cycle ..... Refresh request  
DMA request  
 $\overline{\text{BUSREQ}}$  request
- ③ Requests accepted and executed in each instruction ..... Interrupts

In principle, request priorities are as follows:

(High) ① > ② > ③ (Low)


Type ② requests are prioritized as follows:

(High)  $\overline{\text{BUSREQ}}$  > Refresh request > DMA request (Low)


For the priority of type ③ requests, see section 3.6 "Interrupts"

■ State Transition Diagrams

(1) Chip operation mode transition diagram



(2) Bus control transition



3



■ Status Signals

Status signals are listed below.

Chip operation mode	Operation cycle		$\overline{LTR}$	$\overline{WE}$	$\overline{TOE}$	$\overline{RD}$	$\overline{WR}$	$\overline{REF}$	$\overline{HALT}$	$\overline{BUSACK}$	ST	$\overline{CS_{0\sim2}}$	$A_0\sim A_{19}$	$D_0\sim D_7$
Normal operation mode	CPU	First opcode fetch	0	0	1	0	1	1	1	1	0	OUT (A)	OUT (A)	IN
		Second and third opcode fetch	0	0	1	0	1	1	1	1	1	OUT (A)	OUT (A)	IN
		Memory read	1	0	1	0	1	1	1	1	1	OUT (A)	OUT (A)	IN
		Memory write	1	0	1	1	0	1	1	1	1	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	1	1	1	1	OUT (A)	IN
		I/O write	1	1	0	1	0	1	1	1	1	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	1	1	1	1	OUT (A)	Z
	Interrupt acknowledge (first machine cycle)	$\overline{NMI}$	0	0	1	0	1	1	1	1	0	OUT (A)	OUT (A)	IN
		$\overline{INT_0}$	0	1	0	1	1	1	1	1	0	1	OUT (A)	IN
		INT1, INT2, and internal interrupts	1	1	1	1	1	1	1	1	0	1	OUT (A)	Z
	Internal DMA	Memory read	1	0	1	0	1	1	1	1	0	OUT (A)	OUT (A)	IN
		Memory write	1	0	1	1	0	1	1	1	0	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	1	1	0	1	OUT (A)	IN
		I/O write	1	1	0	1	0	1	1	1	0	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	1	1	0	1	OUT (A)	Z
		Refresh	1	0	1	1	1	0	1	1	1	1	OUT (A)	Z
		Bus release mode	1	Z	Z	Z	Z	1	1	0	1	1	Z	Z

1: High level output  
 0: Low level output  
 OUT (A): Any output  
 IN: Input  
 Z: High impedance





### ■ Status Signals (cont.)

Chip operation mode	Operation cycle		$\overline{\text{LTR}}$	$\overline{\text{ME}}$	$\overline{\text{IOE}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{REF}}$	$\overline{\text{HALT}}$	$\overline{\text{BUSACK}}$	ST	$\overline{\text{CS}}_{0\sim 2}$	$\text{A}_0\sim\text{A}_{1,9}$	$\text{D}_0\sim\text{D}_7$
Halt mode	Internal DMA	Memory read	1	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	IN
		Memory write	1	0	1	1	0	1	0	1	0	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	0	1	0	1	OUT (A)	IN
		I/O write	1	1	0	1	0	1	0	1	0	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	0	1	0	1	OUT (A)	Z
	Refresh	1	0	1	1	1	0	0	1	1	1	OUT (A)	Z	
	Bus release mode	1	Z	Z	Z	Z	1	0	0	1	1	1	Z	Z
	Halt mode other than above	0	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	IN	
Sleep mode	Internal DMA	Memory read	1	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	IN
		Memory write	1	0	1	1	0	1	0	1	0	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	0	1	0	1	OUT (A)	IN
		I/O write	1	1	0	1	0	1	0	1	0	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	0	1	0	1	OUT (A)	Z
	Refresh	1	0	1	1	1	0	0	1	1	1	OUT (A)	Z	
	Bus release mode	1	Z	Z	Z	Z	1	0	0	1	1	1	Z	Z
	Sleep mode other than above	1	1	1	1	1	1	0	1	1	1	1	Z	
System stop mode		Bus release mode	1	Z	Z	Z	Z	1	0	0	1	1	Z	Z
		System stop mode other than above	1	1	1	1	1	1	0	1	1	1	1	Z
Reset mode		—	1	1	1	1	1	1	1	1	1	1	Z	Z

1: High level output  
 0: Low level output  
 OUT (A): Any output  
 IN: Input  
 Z: High impedance

■ Pin States in Reset and Low Power Dissipation Modes

Pin name	Pin state		
	Reset mode	Sleep mode	System stop mode
TIN <sub>0</sub> , TIN <sub>1</sub>	IN (N)	IN (A)	IN (N)
TOUT <sub>0</sub> , TOUT <sub>1</sub>	OUT (L)	OUT (A)	HOLD
CS <sub>0</sub> , CS <sub>1</sub> , CS <sub>2</sub>	OUT (H)	OUT (A)	OUT (H)
WAIT	IN (N)	IN (A)	IN (N)
NMI	IN (N)	IN (A)	IN (A)
INT <sub>0</sub> , INT <sub>1</sub> , INT <sub>2</sub>	IN (N)	IN (A)	IN (A)
RESET	IN (A)	IN (A)	IN (A)
BUSREQ	IN (N)	IN (A)	IN (A)
BUSACK	OUT (H)	OUT (A)	OUT (A)
ST	OUT (H)	OUT (A)	OUT (H)
LIR	OUT (H)	OUT (H)	OUT (H)
REF	OUT (H)	OUT (A)	OUT (H)
HALT	OUT (H)	OUT (L)	OUT (L)
RD	OUT (H)	OUT (A)	OUT (H)
WR	OUT (H)	OUT (A)	OUT (H)
ME	OUT (H)	OUT (A)	OUT (H)
IOE	OUT (H)	OUT (A)	OUT (H)
A <sub>0</sub> ~A <sub>15</sub>	Z	OUT (A)	OUT (H)
D <sub>0</sub> ~D <sub>7</sub>	Z	IN (A), OUT (A), Z	Z
SYNC	Input selected	IN (N)	IN (N)
	Output selected	—	HOLD
RTSM	OUT (H)	OUT (A)	HOLD
DCDM	IN (N)	IN (A)	IN (N)
CTSM	IN (N)	IN (A)	IN (N)
RXDM	IN (N)	IN (A)	IN (N)

IN (A): Input (active)  
 IN (N): Input (inactive)  
 OUT (H): Output (fixed to high level)  
 OUT (L): Output (fixed to low level)  
 OUT (A): Output (active) - High or low level output  
 Z: High impedance  
 HOLD: Holding the previous state



### ■ Pin States in Reset and Low Power Dissipation Modes (cont.)

Pin name		Pin state		
		Reset mode	Sleep mode	System stop mode
RXCM	Input selected	I N (N)	I N (A)	I N (N)
	Output selected	————	O U T (A)	O U T (A)
TXCM	Input selected	I N (N)	I N (A)	I N (N)
	Output selected	————	O U T (A)	O U T (A)
TXDM		O U T (H)	O U T (A)	O U T (H)
$\overline{\text{RTSA}}$		O U T (H)	O U T (A)	H O L D
$\overline{\text{DCDA}}$		I N (N)	I N (A)	I N (N)
$\overline{\text{CTSA}}$		I N (N)	I N (A)	I N (N)
RXDA		I N (N)	I N (A)	I N (N)
RXCA	Input selected	I N (N)	I N (A)	I N (N)
	Output selected	————	O U T (A)	O U T (H)
TXCA	Input selected	I N (N)	I N (A)	I N (N)
	Output selected	————	O U T (A)	O U T (H)
TXDA		O U T (H)	O U T (A)	H O L D
$\overline{\text{DREQ}}_0, \overline{\text{DREQ}}_1$		I N (N)	I N (A)	I N (N)
$\overline{\text{TEND}}_0, \overline{\text{TEND}}_1$		O U T (H)	O U T (A)	O U T (H)
$\phi$		$\emptyset$ clock output	$\emptyset$ clock output	$\emptyset$ clock output


IN (A): Input (active)  
 IN (N): Input (inactive)  
 OUT (H): Output (fixed to high level)  
 OUT (L): Output (fixed to low level)  
 OUT (A): Output (active) - High or low level output  
 Z: High impedance  
 HOLD: Holding the previous state

■ Built-in Registers


CPU

Register	Address	Remarks
----------	---------	---------


Interrupt control register (ICR) 0000H




MMU common base register (CBR) 0001H




MMU bank base register (BBR) 0002H



MMU common/bank area register (CBAR) 0003H



Operation mode control register (OMCR) 0004H



■ Built-in Registers (cont.)

CPU

Register	Address	Remarks																																				
I/O control register (IOCR)	0005H	<table border="1"> <tr> <td>Bit Name</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>IOSTP</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>Read/Write</td> <td>RW</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>Initial Value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p>IO Stop                      0 Sleep mode (SLP instruction execution)                      1 System stop mode (SLP instruction execution)</p>	Bit Name	7	6	5	4	3	2	1	0		IOSTP	-	-	-	-	-	-	-	Read/Write	RW	-	-	-	-	-	-	-	Initial Value	0	0	0	0	0	0	0	0
Bit Name	7	6	5	4	3	2	1	0																														
	IOSTP	-	-	-	-	-	-	-																														
Read/Write	RW	-	-	-	-	-	-	-																														
Initial Value	0	0	0	0	0	0	0	0																														
Unused	0006H																																					
Unused	0007H																																					

Wait Control

Register	Address	Remarks																																				
Physical address boundary register 0 (PABR0)	0008H	<table border="1"> <tr> <td>Bit Name</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>PB07</td> <td>PB06</td> <td>PB05</td> <td>PB04</td> <td>PB03</td> <td>PB02</td> <td>PB01</td> <td>PB00</td> </tr> <tr> <td>Read/Write</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> </tr> <tr> <td>Initial Value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p>PAL/PAM Boundary Address (8 high-order bits)</p>	Bit Name	7	6	5	4	3	2	1	0		PB07	PB06	PB05	PB04	PB03	PB02	PB01	PB00	Read/Write	RW	RW	RW	RW	RW	RW	RW	RW	Initial Value	0	0	0	0	0	0	0	0
Bit Name	7	6	5	4	3	2	1	0																														
	PB07	PB06	PB05	PB04	PB03	PB02	PB01	PB00																														
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW																														
Initial Value	0	0	0	0	0	0	0	0																														
Physical address boundary register 1 (PABR1)	0009H	<table border="1"> <tr> <td>Bit Name</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>PB17</td> <td>PB16</td> <td>PB15</td> <td>PB14</td> <td>PB13</td> <td>PB12</td> <td>PB11</td> <td>PB10</td> </tr> <tr> <td>Read/Write</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> </tr> <tr> <td>Initial Value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p>PAMP/PAH Boundary Address (8 high-order bits)</p>	Bit Name	7	6	5	4	3	2	1	0		PB17	PB16	PB15	PB14	PB13	PB12	PB11	PB10	Read/Write	RW	RW	RW	RW	RW	RW	RW	RW	Initial Value	0	0	0	0	0	0	0	0
Bit Name	7	6	5	4	3	2	1	0																														
	PB17	PB16	PB15	PB14	PB13	PB12	PB11	PB10																														
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW																														
Initial Value	0	0	0	0	0	0	0	0																														

Wait control register L (WCRL) 000AH

Bit Name	7	6	5	4	3	2	1	0
	-	-	-	-	-	PALW2	PALW1	PALW0
Read/Write	-	-	-	-	-	RW	RW	RW
Initial Value	0	0	0	0	0	1	1	1

PAL Area Wait

PALW2	PALW1	PALW0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

3





■ Built-in Registers (cont.)

Wait Control

**Register**                      **Address**              **Remarks**

Wait control register M (WCRM) 000BH

	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	PAMW2	PAMW1	PAMW0
Read/Write	-	-	-	-	-	RW	RW	RW
Initial Value	0	0	0	0	0	1	1	1

↓  
PAM Area Wait

PAMW2	PAMW1	PAMW0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Wait control register H (WCRH) 000CH

	7	6	5	4	3	2	1	0
Bit Name	-	-	-	-	-	PAHW2	PAHW1	PAHW0
Read/Write	-	-	-	-	-	RW	RW	RW
Initial Value	0	0	0	0	0	1	1	1

↓  
PAH Area Wait

PAHW2	PAHW1	PAHW0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

I/O wait control register (IOWCR)              000DH

	7	6	5	4	3	2	1	0
Bit Name	-	IOH2	IOH1	IOH0	-	IOL2	IOL1	IOL0
Read/Write	-	RW	RW	RW	-	RW	RW	RW
Initial Value	0	1	1	1	0	1	1	1

↓                                      ↓  
IO High                                      IO Low

IOH2	IOH1	IOH0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7


IOL2	IOL1	IOL0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7



■ Built-in Registers (cont.)


Wait Control

Register	Address	Remarks
Interrupt wait control register (INTWR)	000EH	



INTW2	INTW1	INTW0	Number of Wait States
0	0	0	2
0	0	1	3
0	1	0	4
0	1	1	5
1	0	0	6
1	0	1	7
1	1	0	8
1	1	1	9


Refresh wait control register (RWCR)	000FH
--------------------------------------	-------



REFW2	REFW1	REFW0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Interrupt Control

Register	Address	Remarks
Interrupt status register 0 (ISR0)	0010H	




3




■ Built-in Registers (cont.)

Interrupt Control


Register	Address	Remarks
Interrupt status register 1 (ISR1)	0011H	




Interrupt enable register 0 (IER0) 0012H



Interrupt enable register 1 (IER1) 0013H



Interrupt vector low register (IL) 0014H



■ Built-in Registers (cont.)

**Interrupt Control**

Register	Address	Remarks
Unused	0015H	
Unused	0016H	
Unused	0017H	

**Refresh Control**

Register	Address	Remarks																																				
Refresh control register (RCR)	0018H	<table border="1"> <thead> <tr> <th>Bit Name</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>REFE</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>CYC2</td> <td>CYC1</td> <td>CYC0</td> </tr> <tr> <td>Read/Write</td> <td>RW</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>RW</td> <td>RW</td> <td>RW</td> </tr> <tr> <td>Initial Value</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p><b>Refresh Enable</b>                      0: Refresh cycles not inserted                      1: Refresh cycles inserted</p> <p><b>Cycle Select</b>                      - Insertion Interval                      000: 32 states                      001: 64 states                      010: 96 states                      011: 128 states                      100: 160 states                      101: 192 states                      110: 224 states                      111: 256 states</p>	Bit Name	7	6	5	4	3	2	1	0	REFE	-	-	-	-	-	CYC2	CYC1	CYC0	Read/Write	RW	-	-	-	-	RW	RW	RW	Initial Value	1	0	0	0	0	0	0	0
Bit Name	7	6	5	4	3	2	1	0																														
REFE	-	-	-	-	-	CYC2	CYC1	CYC0																														
Read/Write	RW	-	-	-	-	RW	RW	RW																														
Initial Value	1	0	0	0	0	0	0	0																														
Unused	0019H																																					
Unused	001AH																																					
Unused	001BH																																					

**Bus Control**

Register	Address	Remarks																																																						
DMA priority control register (PCR)	001CH	<table border="1"> <thead> <tr> <th></th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>Single-block Transfer Mode (dual address)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Single-block Transfer Mode (single address)</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>PR0</td> </tr> <tr> <td>Chained-block Transfer Mode</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Read/Write</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>RW</td> </tr> <tr> <td>Initial Value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p><b>Channel Priority</b>                      0: Channel 0 has priority over channel 1                      1: Channel 1 has priority over channel 0</p>		7	6	5	4	3	2	1	0	Single-block Transfer Mode (dual address)									Single-block Transfer Mode (single address)	-	-	-	-	-	-	-	PR0	Chained-block Transfer Mode									Read/Write	-	-	-	-	-	-	-	RW	Initial Value	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0																																																
Single-block Transfer Mode (dual address)																																																								
Single-block Transfer Mode (single address)	-	-	-	-	-	-	-	PR0																																																
Chained-block Transfer Mode																																																								
Read/Write	-	-	-	-	-	-	-	RW																																																
Initial Value	0	0	0	0	0	0	0	0																																																

DMA master enable register (DMER) 001DH

	7	6	5	4	3	2	1	0
Single-block Transfer Mode (dual address)								
Single-block Transfer Mode (single address)	DME	-	-	-	-	-	-	-
Chained-block Transfer Mode								
Read/Write	RW	-	-	-	-	-	-	-
Initial Value	1	0	0	0	0	0	0	0

**DMA Master-Enable**  
 0: Disable  
 1: Enable



3


■ Built-in Registers (cont.)

Bus Control


Register	Address	Remarks
Unused	001EH	
Unused	001FH	

MSCI


Register	Address	Remarks
MSCI TX/RX buffer register (MTRB)	0020H	



MSCI status register 0 (MST0) 0021H



MSCI status register 1 (MST1) 0022H




■ Built-in Registers (cont.)


MSCI

Register	Address	Remarks
----------	---------	---------


MSCI status register 2 (MST2) 0023H



MSCI status register 3 (MST3) 0024H



MSCI frame status register (MFST) 0025H



3




■ Built-in Registers (cont.)

MSCI

Register	Address	Remarks
----------	---------	---------


MSCI interrupt enable register 0 0026H

(MIE0)




MSCI interrupt enable register 1 0027H

(MIE1)



MSCI interrupt enable register 2 0028H

(MIE2)



■ Built-in Registers (cont.)

MSCI

Register	Address	Remarks
----------	---------	---------

MSCI frame interrupt enable register (MFIE) 0029H

	7	6	5	4	3	2	1	0
Async	-	-	-	-	-	-	-	-
Byte Sync	-	-	-	-	-	-	-	-
Bit Sync	EOMFE							
Read/Write	RW	-	-	-	-	-	-	-
Initial Value	0	0	0	0	0	0	0	0

EOMF Interrupt Enable  
 - Bit asynchronous mode  
 0: Disable  
 1: Enable

MSCI command register (MCMD) 002AH

	7	6	5	4	3	2	1	0
Async	-	-	CMD5	CMD4	CMD3	CMD2	CMD1	CMD0
Byte Sync	-	-	-	-	-	-	-	-
Bit Sync	-	-	-	-	-	-	-	-
Read/Write	-	-	W	W	W	W	W	W
Initial Value	-	-	-	-	-	-	-	-

Command

- Transmit Commands
- 00001: TX reset
- 00010: TX enable
- 00011: TX disable
- 000100: TX CRC initialization
- 000101: Exclusion from TX CRC calculation
- 000110: End of message
- 000111: Abort transmission
- 001000: MP bit on
- 001001: TX buffer clear
- Others: Reserved
- Receive Commands
- 010001: RX reset
- 010010: RX enable
- 010011: RX disable
- 010100: RX CRC initialization
- 010101: Message reject
- 010110: Search MP bit
- 010111: Exclusion from RX CRC calculation
- 011000: Forcing RX CRC calculation
- Other Commands
- 100001: Channel reset
- 110001: Enter search mode
- 000000: No operation

MSCI mode register 0 (MMD0) 002BH

	7	6	5	4	3	2	1	0
Async	-	-	-	-	-	-	STOP1	STOP0
Byte Sync	PRTCL2	PRTCL1	PRTCL0	AUTO	-	CRC0C	CRC1	CRC0
Bit Sync	-	-	-	-	-	-	-	-
Read/Write	RW	RW	RW	RW	-	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	0

- Protocol Mode
- 000 Asynchronous mode
- 001 Byte-sync, Mono-sync mode
- 010 Byte-sync, Bi-sync mode
- 011 Byte-sync, External synchronous mode
- 100 Bi-sync, HDLC mode
- 101 Bi-sync, Loop mode
- 110 Reserved
- 111 Reserved
- Auto-Enable
- 0 Auto-enable reset
- 1 Auto-enable set
- CRC Calculation Code
- Byte/Bit synchronous mode
- 0 Disable
- 1 Enable
- Stop Bit Length
- Asynchronous mode
- 00 1 bit
- 01 1.5 bits
- 10 2 bits
- 11 Reserved
- CRC Calculation Expression and Initial Value
- 0X CRC-16
- 1X CRC-CCITT
- X0 Initial value = all 0s
- X1 Initial value = all 1s





■ Built-in Registers (cont.)

MSCI

Register Address Remarks

MSCI mode register 1 (MMD1) 002CH

	7	6	5	4	3	2	1	0
Async	BRATE1	BRATE0	TXCHR1	TXCHR0	RXCHR1	RXCHR0	PMPM1	PMPM0
Byte Sync	-	-	-	-	-	-	-	-
Bit Sync	ADDRS1	ADDRS0						
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

**Bit Rate**  
 • Asynchronous mode  
 00 1/1 clock rate  
 01 1/16 clock rate  
 10 1/32 clock rate  
 11 1/64 clock rate

**Transmit Character Length**  
 • Asynchronous mode  
 00 8 bits/character  
 01 7 bits/character  
 10 6 bits/character  
 11 5 bits/character

**Receive Character Length**  
 • Asynchronous mode  
 00 8 bits/character  
 01 7 bits/character  
 10 6 bits/character  
 11 5 bits/character

**Parity/Multiprocessor Mode**  
 • Asynchronous mode  
 00 No parity/MP bit  
 01 MP bit appended (by command)  
 10 Even parity appended and checked  
 11 Odd parity appended and checked

**Address Field Check**  
 • Bit asynchronous mode  
 00 Address field no-check  
 01 Single address 1  
 10: Single address 2  
 11 Dual address

MSCI mode register 2 (MMD2) 002DH

	7	6	5	4	3	2	1	0
Async	-	-	-	-	-			
Byte Sync	NRZFM	CODE1	CODE0	DRATE1	DRATE0	-	CNCT1	CNCT0
Bit Sync								
Read/Write	R/W	R/W	R/W	R/W	R/W	-	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

**NRZ or FM Select**  
 • Byte/Bit synchronous mode  
 0 NRZ  
 1 FM

**Transmission Code**  
 • Byte/Bit synchronous mode  
 00 NRZ  
 01 NRZI  
 10 Reserved  
 11 Reserved  
 • FM  
 00 Manchester  
 01 FM1  
 10 FM0  
 11 Reserved

**Channel Connection**  
 00 Full duplex communications  
 01 Auto echo  
 10 Reserved  
 11 Local loop back

**ADPLL Operating Clock/Bit Rate**  
 • Byte/Bit synchronous mode  
 00 x8  
 01 x16  
 10 x32  
 11 Reserved

MSCI control register (MCTL) 002EH

	7	6	5	4	3	2	1	0
Async	TXRDYC	-	-	-	BRK	-	-	RTS
Byte Sync			UDRNC	IDLC	-	SYNCLD		
Bit Sync							GOP	
Read/Write	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	1

**TX Ready State Control**  
 0 TXRDY bit goes to 1 when the transmit buffer is empty  
 1. TXRDY bit goes to 1 when the transmit buffer is not full

**Send Break**  
 • Asynchronous mode  
 0 Off  
 1 On (break send)

**Idle State Control**  
 • Byte/Bit synchronous mode  
 0. Transmits a mark  
 1. Transmits an idle pattern

**Request to Send**  
 0 RTSM line at low level  
 1 RTSM line at high level

**Go Active on Poll**  
 • Bit synchronous loop mode  
 0: Disable  
 1: Enable

**Underrun State Control**  
 • Byte synchronous mode  
 0 Enters idle state immediately  
 1 Enters idle state after CRC transmission  
 • Bit synchronous mode  
 0: Enters idle state after aborting transmission  
 1 Enters idle state after FCS and flag transmission

**SYN Character Load Enable**  
 • Byte sync mode  
 0: Disable  
 1: Enable



■ Built-in Registers (cont.)

MSCI

Register	Address	Remarks
MSCI synchronous/address register 0 (MSA0)	002FH	

	7	6	5	4	3	2	1	0
Async	-	-	-	-	-	-	-	-
Byte Sync								
Bit Sync	SA07	SA06	SA05	SA04	SA03	SA02	SA01	SA00
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	1	1	1	1	1	1	1	1

SYN Pattern for Reception/Address Field Check

• Byte synchronous mode

Mono-sync	SYN pattern for reception
Bi-sync	SYN pattern for transmission and reception (bits 7-0)
External-sync	Unused

• Bit synchronous mode

HDLC mode	Address field not checked	Unused
	Single address 1	Bits 7-0 of the secondary station address
	Single address 2	Unused
	Dual address	Bits 7-0 of the secondary station address
Loop mode	Address field not checked	Unused
	Single address 1	Bits 7-0 of the secondary station address
	4-bit address	Bits 7-4 of the secondary station address
	Dual address	Bits 7-0 of the secondary station address

MSCI synchronous/address register 1 (MSA1)	0030H
--	-------

	7	6	5	4	3	2	1	0
Async	-	-	-	-	-	-	-	-
Byte Sync								
Bit Sync	SA17	SA16	SA15	SA14	SA13	SA12	SA11	SA10
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	1	1	1	1	1	1	1	1

SYN Pattern for Transmission/Address Field Check

• Byte synchronous mode

Mono-sync	SYN pattern for transmission
Bi-sync	SYN pattern for transmission and reception (bits 15-8)
External-sync	SYN pattern for transmission

• Bit synchronous mode

HDLC mode	Address field not checked	Unused
	Single address 1	Unused
	Single address 2	Bits 15-8 of the secondary station address
	Dual address	Bits 15-8 of the secondary station address
Loop mode	Address field not checked	Unused
	Single address 1	Unused
	4-bit address	Unused
	Dual address	Bits 15-8 of the secondary station address

MSCI idle pattern register (MIDL)	0031H
-----------------------------------	-------

	7	6	5	4	3	2	1	0
Async	-	-	-	-	-	-	-	-
Byte Sync								
Bit Sync	IDL7	IDL6	IDL5	IDL4	IDL3	IDL2	IDL1	IDL0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	1	1	1	1	1	1	1	1

Idle Pattern



3

■ Built-in Registers (cont.)

MSCI

Register	Address	Remarks
----------	---------	---------

MSCI time constant register (MTMC) 0032H

	7	6	5	4	3	2	1	0
Async	TMC7	TMC6	TMC5	TMC4	TMC3	TMC2	TMC1	TMC0
Byte Sync								
Bit Sync								
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	1

Value loaded to the reload timer (1 - 256)

MSCI RX clock source register (MRXS) 0033H

	7	6	5	4	3	2	1	0
Async	-	RXCS2	RXCS1	RXCS0	RXBR3	RXBR2	RXBR1	RXBR0
Byte Sync								
Bit Sync								
Read/Write	-	RW	RW	RW	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	0

**Receive Clock Source**

- 000: RXCM line input
- 010: RXCM line input (noise suppression)
- 100: Internal baud rate generator (BRG) output
- 110: ADPLL output (BRG output for ADPLL operating clock)
- 111: ADPLL output (RXCM line input for ADPLL operating clock)
- Others: Reserved

**Receive Baud Rate**

- Clock division ratio
- 0000: 1/1
- 0001: 1/2
- 0010: 1/4
- 0011: 1/8
- 0100: 1/16
- 0101: 1/32
- 0110: 1/64
- 0111: 1/128
- 1000: 1/256
- 1001: 1/512
- Others: Reserved

MSCI TX clock source register (MTXS) 0034H

	7	6	5	4	3	2	1	0
Async	-	TXCS2	TXCS1	TXCS0	TXBR3	TXBR2	TXBR1	TXBR0
Byte Sync								
Bit Sync								
Read/Write	-	RW	RW	RW	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	0

**Transmit Clock Source**

- 000: TXCM line input
- 100: Internal baud rate generator (BRG) output
- 110: Receiver clock
- Others: Reserved

**Transmit Baud Rate**

- Clock division ratio
- 0000: 1/1
- 0001: 1/2
- 0010: 1/4
- 0011: 1/8
- 0100: 1/16
- 0101: 1/32
- 0110: 1/64
- 0111: 1/128
- 1000: 1/256
- 1001: 1/512
- Others: Reserved

Unused 0035H

Unused 0036H

Unused 0037H



■ Built-in Registers (cont.)

ASCII/CSIO


Register	Address	Remarks
ASCII TX/RX buffer register (TRB)	0038H	


	7	6	5	4	3	2	1	0
Async	TRB7	TRB6	TRB5	TRB4	TRB3	TRB2	TRB1	TRB0
Clocked Serial								
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	X	X	X	X	X	X	X	X

Transmit/Receive buffer value


Register	Address
ASCII status register 0 (ST0)	0039H



Register	Address
ASCII status register 1 (ST1)	003AH



Register	Address
ASCII status register 2 (ST2)	003BH




■ Built-in Registers (cont.)

ASCII/CSIO


Register	Address	Remarks
----------	---------	---------

ASCII status register 3 (ST3)      003CH




Unused      003DH

ASCII interrupt enable register 0 (IE0)      003EH



ASCII interrupt enable register 1 (IE1)      003FH




■ Built-in Registers (cont.)

ASCII/CSIO


Register Address Remarks

ASCII interrupt enable register 2 0040H (IE2)




Unused 0041H


ASCII command register 0042H (CMD)



ASCII mode register 0 0043H (MD0)



ASCII mode register 1 0044H (MD1)



■ Built-in Registers (cont.)

ASCII/CSIO

Register	Address	Remarks
----------	---------	---------

ASCII mode register 2  
(MD2)

0045H

	7	6	5	4	3	2	1	0
Async	-	-	-	-	-	-	CNCT1	CNCT0
Clocked Serial	-	-	-	-	-	-	-	-
Read/Write	-	-	-	-	-	-	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

**Channel Connection**  
 00: Full duplex  
 01: Auto-echo  
 10: Reserved  
 11: Local loop-back

ASCII control register  
(CTL)

0046H

	7	6	5	4	3	2	1	0
Async	-	-	-	-	BRK	-	-	RTS
Clocked Serial	-	-	-	-	-	-	-	-
Read/Write	-	-	-	-	R/W	-	-	R/W
Initial Value	0	0	0	0	0	0	0	1

**Break Send**  
 - Asynchronous mode  
 0: Off (Normal operation)  
 1: On (Break send)  
 - Clocked serial mode  
 Set this bit to 0

**Request to Send**  
 0: RTSA low level output  
 1: RTSA high level output

Unused  
 Unused  
 Unused

0047H  
 0048H  
 0049H



■ Built-in Registers (cont.)

ASCII/CSIO

Register	Address	Remarks																																													
ASCII time constant register (TMC)	004AH	<table border="1"> <tr> <td></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>Async</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Clocked Serial</td> <td>TMC7</td> <td>TMC6</td> <td>TMC5</td> <td>TMC4</td> <td>TMC3</td> <td>TMC2</td> <td>TMC1</td> <td>TMC0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> <tr> <td>Initial Value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </table> <p style="text-align: center;">Rebad Timer Value (1 - 256)</p>		7	6	5	4	3	2	1	0	Async									Clocked Serial	TMC7	TMC6	TMC5	TMC4	TMC3	TMC2	TMC1	TMC0	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Initial Value	0	0	0	0	0	0	0	1
	7	6	5	4	3	2	1	0																																							
Async																																															
Clocked Serial	TMC7	TMC6	TMC5	TMC4	TMC3	TMC2	TMC1	TMC0																																							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																							
Initial Value	0	0	0	0	0	0	0	1																																							
ASCII RX clock source register (RXS)	004BH	<table border="1"> <tr> <td></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>Async</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Clocked Serial</td> <td></td> <td>RXCS2</td> <td>RXCS1</td> <td>RXCS0</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Read/Write</td> <td>-</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>Initial Value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p style="text-align: center;"> <u>Receive Clock Source</u>                      • Asynchronous mode                      000 RXCA line input                      100 Internal baud rate generator (BRG) output                      Others Reserved                 </p> <p style="text-align: center;"> <u>RX Master/Slave Mode Select</u>                      • Clocked serial mode                      000 Slave mode                      100 Master mode                      Others Reserved                 </p>		7	6	5	4	3	2	1	0	Async	-								Clocked Serial		RXCS2	RXCS1	RXCS0					Read/Write	-	R/W	R/W	R/W	-	-	-	-	Initial Value	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0																																							
Async	-																																														
Clocked Serial		RXCS2	RXCS1	RXCS0																																											
Read/Write	-	R/W	R/W	R/W	-	-	-	-																																							
Initial Value	0	0	0	0	0	0	0	0																																							
ASCII TX clock source register (TXS)	004CH	<table border="1"> <tr> <td></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>Async</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Clocked Serial</td> <td></td> <td>TXCS2</td> <td>TXCS1</td> <td>TXCS0</td> <td>TXBR3</td> <td>TXBR2</td> <td>TXBR1</td> <td>TXBR0</td> </tr> <tr> <td>Read/Write</td> <td>-</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> <tr> <td>Initial Value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p style="text-align: center;"> <u>Transmit Clock Source</u>                      • Asynchronous mode                      000 TXCA line input                      100 Internal baud rate generator (BRG) output                      Others Reserved                 </p> <p style="text-align: center;"> <u>TX Master/Slave Mode Select</u>                      • Clocked serial mode                      000 Slave mode                      100 Master mode                      Others Reserved                 </p> <p style="text-align: center;"> <u>Baud Rate</u>                      • Clock division ratio                      0000 1/1 0101 1/32                      0001 1/2 0110 1/64                      0010 1/4 0111 1/128                      0011 1/8 1000 1/256                      0100 1/16 1001 1/512                      Others Reserved                 </p>		7	6	5	4	3	2	1	0	Async	-								Clocked Serial		TXCS2	TXCS1	TXCS0	TXBR3	TXBR2	TXBR1	TXBR0	Read/Write	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Initial Value	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0																																							
Async	-																																														
Clocked Serial		TXCS2	TXCS1	TXCS0	TXBR3	TXBR2	TXBR1	TXBR0																																							
Read/Write	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																							
Initial Value	0	0	0	0	0	0	0	0																																							
Unused	004DH																																														
Unused	004EH																																														
Unused	004FH																																														





■ Built-in Registers (cont.)

Timer (channel 0)


Register	Address	Remarks																
Timer up-counter channel 0 (TCNT channel 0)	0050H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> </tr> </table>	7	6	5	4	3	2	1	0								
7	6	5	4	3	2	1	0											

Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0


Timer constant register channel 0 (TCOENR channel 0)	0051H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> </tr> </table>	7	6	5	4	3	2	1	0								
7	6	5	4	3	2	1	0											

Read/Write	W	W	W	W	W	W	W	W
Initial Value	1	1	1	1	1	1	1	1

Timer control/status register channel 0 (TCSR channel 0)	0052H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> </tr> </table>	7	6	5	4	3	2	1	0								
7	6	5	4	3	2	1	0											



Timer expand prescale register channel 0 (TEPR channel 0)	0053H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> <td style="width: 20px; height: 15px;"></td> </tr> </table>	7	6	5	4	3	2	1	0								
7	6	5	4	3	2	1	0											



■ Built-in Registers (cont.)

Timer (channel 1)

Register	Address	Remarks																
Timer up-counter channel 1 (TCNT channel 1)	0054H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td> </tr> </table>	7	6	5	4	3	2	1	0								
7	6	5	4	3	2	1	0											

Read/Write	RW	RW	RW	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0

Timer constant register channel 1 (TCNCR channel 1)	0055H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td> </tr> </table>	7	6	5	4	3	2	1	0								
7	6	5	4	3	2	1	0											

Read/Write	W	W	W	W	W	W	W
Initial Value	1	1	1	1	1	1	1

Timer control/status register channel 1 (TCSR channel 1)	0056H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td> </tr> </table>	7	6	5	4	3	2	1	0								
7	6	5	4	3	2	1	0											

Bit Name	7	6	5	4	3	2	1	0
Bit Name	CMF	ECMI	—	TME	TOS1	TOS0	CKS1	CKS0
Read/Write	R	RW	—	RW	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	0

**Compare Match Flag**  
 0 TCNT and TCNCR are not equal  
 1 TCNT and TCNCR are equal

**CMF Interrupt Enable**  
 0 Disable  
 1 Enable

**Timer Enable**  
 0 Count stop  
 1 Count start

**Timer Output Select**  
 00 Output fixed to 0  
 01 Toggled output  
 10 Output 0  
 11 Output 1

**Input Clock Select**  
 00 BC  
 01 BC/8  
 10 BC/128  
 11 External event count signal

Timer expand prescale register channel 1 (TEPR channel 1)	0057H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td><td style="width: 20px; height: 15px;"></td> </tr> </table>	7	6	5	4	3	2	1	0								
7	6	5	4	3	2	1	0											

Bit Name	7	6	5	4	3	2	1	0
Bit Name	EEP	—	—	—	—	ECKS2	ECKS1	ECKS0
Read/Write	RW	—	—	—	—	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	0

**Enable Expand Prescaler**  
 0 Clock is selected by the CKS1-0 bits in TCSR  
 1 Clock is selected by the ECKS2-0 bits in TEPR

**Expand Clock Input Select**  
 000 BC  
 001 BC/2  
 010 BC/4  
 011 BC/8  
 100 BC/16  
 101 BC/32  
 110 BC/64  
 111 BC/128




■ Built-in Registers (cont.)

**DMAC (channel 0)**

Register	Address	Remarks
----------	---------	---------

Destination address register      0058H

L channel 0/buffer address  
register L channel 0  
(DARL channel 0/  
BARL channel 0)



Single-block transfer mode (dual address)	Unused	DARB	DARH	DARL
Single-block transfer mode (single address)	Unused	BARB	BARH	BARL
Chained-block transfer mode	Unused	CPB	Unused	Unused

Destination address register      0059H


H channel 0/buffer address  
register H channel 0  
(DARH channel 0/  
BARH channel 0)

Destination address register      005AH

B channel 0/buffer address  
register B channel 0  
(DARB channel 0/  
BARB channel 0)

Source address register            005BH

L channel 0 (SARL channel 0)



Source address register            005CH

H channel 0 (SARH channel 0)

Single-block transfer mode (dual address)	Unused	SARB	SARH	SARL
Single-block transfer mode (single address)	Unused	CPB	Unused	Unused
Chained-block transfer mode	Unused	CPB	Unused	Unused

Source address register            005DH

B channel 0/chain pointer base  
channel 0 (SARB channel 0/  
CPB channel 0)



■ Built-in Registers (cont.)

DMAC (channel 0)

Register	Address	Remarks									
Current descriptor address register L channel 0 (CDAL channel 0)	005EH										
Current descriptor address register H channel 0 (CDAH channel 0)	005FH	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td>Unused</td> <td>Unused</td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td></td> <td></td> </tr> <tr> <td>Chained-block transfer mode</td> <td>CDAH</td> <td>CDAL</td> </tr> </table>	Single-block transfer mode (dual address)	Unused	Unused	Single-block transfer mode (single address)			Chained-block transfer mode	CDAH	CDAL
Single-block transfer mode (dual address)	Unused	Unused									
Single-block transfer mode (single address)											
Chained-block transfer mode	CDAH	CDAL									
Error descriptor address register L channel 0 (EDAL channel 0)	0060H										
Error descriptor address register H channel 0 (EDAH channel 0)	0061H	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td>Unused</td> <td>Unused</td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td></td> <td></td> </tr> <tr> <td>Chained-block transfer mode</td> <td>EDAH</td> <td>EDAL</td> </tr> </table>	Single-block transfer mode (dual address)	Unused	Unused	Single-block transfer mode (single address)			Chained-block transfer mode	EDAH	EDAL
Single-block transfer mode (dual address)	Unused	Unused									
Single-block transfer mode (single address)											
Chained-block transfer mode	EDAH	EDAL									
Receive buffer length L channel 0 (BFL channel 0)	0062H										
Receive buffer length H channel 0 (BFLH channel 0)	0063H	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td>Unused</td> <td>Unused</td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td></td> <td></td> </tr> <tr> <td>Chained-block transfer mode</td> <td>Memory to MSC1 MSC1 to memory</td> <td>Unused BFLH BFL</td> </tr> </table>	Single-block transfer mode (dual address)	Unused	Unused	Single-block transfer mode (single address)			Chained-block transfer mode	Memory to MSC1 MSC1 to memory	Unused BFLH BFL
Single-block transfer mode (dual address)	Unused	Unused									
Single-block transfer mode (single address)											
Chained-block transfer mode	Memory to MSC1 MSC1 to memory	Unused BFLH BFL									
Byte count register L channel 0 (BCRL channel 0)	0064H										
Byte count register H channel 0 (BCRH channel 0)	0065H	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td></td> <td></td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td>BCRH</td> <td>BCFL</td> </tr> <tr> <td>Chained-block transfer mode</td> <td></td> <td></td> </tr> </table>	Single-block transfer mode (dual address)			Single-block transfer mode (single address)	BCRH	BCFL	Chained-block transfer mode		
Single-block transfer mode (dual address)											
Single-block transfer mode (single address)	BCRH	BCFL									
Chained-block transfer mode											
Unused	0066H										
Unused	0067H										

3




■ Built-in Registers (cont.)


**DMAC (channel 0)**

**Register Address Remarks**


**DMA status register channel 0 0068H**  
(DSR channel 0)



**DMA mode register A 0069H**  
channel 0 (DMRA channel 0)



**DMA mode register B 006AH**  
channel 0 (DMRB channel 0)



■ Built-in Registers (cont.)

**DMAC (channel 0)**

Register	Address	Remarks																																																						
Frame-end interrupt-counter channel 0 (FCT channel 0)	006BH	<table border="1"> <tr> <td></td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>Single-block transfer mode (dual address)</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Chained-block transfer mode</td> <td></td> <td></td> <td></td> <td></td> <td>FCT3</td> <td>FCT2</td> <td>FCT1</td> <td>FCT0</td> </tr> <tr> <td>Read/Write</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> </tr> <tr> <td>Initial Value</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p style="text-align: center;">Frame-End Interrupt-Counter Value</p>		7	6	5	4	3	2	1	0	Single-block transfer mode (dual address)					-	-	-	-	Single-block transfer mode (single address)	-	-	-	-					Chained-block transfer mode					FCT3	FCT2	FCT1	FCT0	Read/Write	-	-	-	-	R	R	R	R	Initial Value		0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0																																																
Single-block transfer mode (dual address)					-	-	-	-																																																
Single-block transfer mode (single address)	-	-	-	-																																																				
Chained-block transfer mode					FCT3	FCT2	FCT1	FCT0																																																
Read/Write	-	-	-	-	R	R	R	R																																																
Initial Value		0	0	0	0	0	0	0																																																

**DMA interrupt enable register channel 0 (DIR channel 0)**

	7	6	5	4	3	2	1	0
Single-block transfer mode (dual address)								
Single-block transfer mode (single address)	EOTE	-	-	-	-	-	-	-
Chained-block transfer mode		EOME	BOFE	COFE				
Read/Write	RW	RW	RW	RW	-	-	-	-
Initial Value	0	0	0	0	0	0	0	0

**Transfer End Interrupt Enable**  
 0 Disable  
 1 Enable

**Counter Overflow Interrupt Enable**  
 • Chained-block transfer mode  
 0 Disable  
 1 Enable

**Frame Transfer End Interrupt Enable**  
 • Chained-block transfer mode  
 0 Disable  
 1 Enable

**Buffer Overflow/Underflow Interrupt Enable**  
 • Chained-block transfer mode  
 0 Disable  
 1 Enable

**DMA command register channel 0 (DCR channel 0)**

	7	6	5	4	3	2	1	0
Single-block transfer mode (dual address)								
Single-block transfer mode (single address)	-	-	-	-	-	-	CMD1	CMD0
Chained-block transfer mode								
Read/Write	-	-	-	-	-	-	W	W
Initial Value	-	-	-	-	-	-	-	-

Command Specification  
 01 Software abort  
 10: Frame-end interrupt-counter-clear  
 Others: Reserved

Command Name	Function
Software abort (01H)	Initializes the corresponding DMAC channel (see figure 6-2). All DMAC registers maintain their previous value.
Frame-end interrupt - counter-clear (02H)	Clears the frame-end interrupt-counter (FCT) of the corresponding DMAC channel to 0H and the EOM bit in the DSR to 0.

Unused	006EH
Unused	006FH




■ Built-in Registers (cont.)

DMAC (channel 1)

Register	Address	Remarks
----------	---------	---------

Destination address register  
L channel 1/buffer address  
register L channel 1 (DARL  
channel 1/BARL channel 1)

0070H



Single-block transfer mode (dual address)	Unused	DARB	DARH	DARL
Single-block transfer mode (single address)	Unused	BARB	BARH	BARL
Chained-block transfer mode	Unused	BARB	BARH	BARL

Destination address register  
H channel 1/buffer address  
register H channel 1 (DARH  
channel 1/BARH channel 1)


0071H

Destination address register  
B channel 1/buffer address  
register B channel 1 (DARB  
channel 1/BARB channel 1)

0072H

Source address register  
L channel 1 (SARL channel 1)

0073H



Single-block transfer mode (dual address)	Unused	SARB	SARH	SARL
Single-block transfer mode (single address)	Unused	CPB	Unused	Unused
Chained-block transfer mode	Unused	CPB	Unused	Unused

Source address register  
H channel 1 (SARH channel 1)


0074H

Source address register  
B channel 1/chain pointer base  
channel 1 (SARB channel 1/  
CPB channel 1)

0075H

Current descriptor address  
register L channel 1  
(CDAL channel 1)

0076H



Single-block transfer mode (dual address)	Unused	Unused
Single-block transfer mode (single address)	Unused	Unused
Chained-block transfer mode	CDAH	CDAL

Current descriptor address  
register H channel 1  
(CDAH channel 1)

0077H



■ Built-in Registers (cont.)

DMAC (channel 1)

Register	Address	Remarks																											
Error descriptor address register L channel 1 (EDAL channel 1)	0078H																												
Error descriptor address register H channel 1 (EDAH channel 1)	0079H	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td>Unused</td> <td>Unused</td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td></td> <td></td> </tr> <tr> <td>Chained-block transfer mode</td> <td>EDAH</td> <td>EDAL</td> </tr> </table>	Single-block transfer mode (dual address)	Unused	Unused	Single-block transfer mode (single address)			Chained-block transfer mode	EDAH	EDAL																		
Single-block transfer mode (dual address)	Unused	Unused																											
Single-block transfer mode (single address)																													
Chained-block transfer mode	EDAH	EDAL																											
Receive buffer length L channel 1 (BFL channel 1)	007AH																												
Receive buffer length H channel 1 (BFLH channel 1)	007BH	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td>Unused</td> <td>Unused</td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td></td> <td></td> </tr> <tr> <td>Chained-block transfer mode</td> <td>Memory to MSC1 MSC1 to memory</td> <td>Unused BFLH BFL</td> </tr> </table>	Single-block transfer mode (dual address)	Unused	Unused	Single-block transfer mode (single address)			Chained-block transfer mode	Memory to MSC1 MSC1 to memory	Unused BFLH BFL																		
Single-block transfer mode (dual address)	Unused	Unused																											
Single-block transfer mode (single address)																													
Chained-block transfer mode	Memory to MSC1 MSC1 to memory	Unused BFLH BFL																											
Byte count register L channel 1 (BCRL channel 1)	007CH																												
Byte count register H channel 1 (BCRH channel 1)	007DH	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td></td> <td></td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td>BCRH</td> <td>BCRL</td> </tr> <tr> <td>Chained-block transfer mode</td> <td></td> <td></td> </tr> </table>	Single-block transfer mode (dual address)			Single-block transfer mode (single address)	BCRH	BCRL	Chained-block transfer mode																				
Single-block transfer mode (dual address)																													
Single-block transfer mode (single address)	BCRH	BCRL																											
Chained-block transfer mode																													
Unused	007EH																												
Unused	007FH																												
DMA status register channel 1 (DSR channel 1)	0080H	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td>EOT</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>DE</td> <td>DWE</td> </tr> <tr> <td>Chained-block transfer mode</td> <td></td> <td>EOM</td> <td>BOF</td> <td>COF</td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>Read/Write: R/W, R/W, R/W, R/W, -, -, R/W, W  Initial Value: 0, 0, 0, 0, 0, 0, 0, 0, 1</p> <p><b>End of Transfer</b>  0: Transfer not completed  1: Transfer completed</p> <p><b>Counter Overflow</b>  - Chained-block transfer  0: Error not detected  1: Error detected</p> <p><b>Buffer Overflow/Underflow</b>  - Chained-block transfer  0: Error not detected  1: Error detected</p> <p><b>End of Frame Transfer</b>  - Chained-block transfer  0: Frame transfer not completed  1: Frame transfer completed</p> <p><b>DMA Enable</b>  0: Disable  1: Enable</p> <p><b>DE Bit Write Enable</b>  0: Enable  1: Disable</p>	Single-block transfer mode (dual address)									Single-block transfer mode (single address)	EOT	-	-	-	-	-	DE	DWE	Chained-block transfer mode		EOM	BOF	COF				
Single-block transfer mode (dual address)																													
Single-block transfer mode (single address)	EOT	-	-	-	-	-	DE	DWE																					
Chained-block transfer mode		EOM	BOF	COF																									






■ Built-in Registers (cont.)


DMAC (channel 1)

Register	Address	Remarks
----------	---------	---------


DMA mode register A channel 1 0081H  
(DMRA channel 1)



DMA mode register B channel 1 0082H  
(DMRB channel 1)



Frame-end interrupt-counter channel 1 (FCT channel 1) 0083H



■ Built-in Registers (cont.)

**DMAC (channel 1)**

Register	Address	Remarks																																																			
DMA interrupt enable register channel 1 (DIR channel 1)	0084H	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td>EOTE</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>Chained-block transfer mode</td> <td></td> <td>EOME</td> <td>BOFE</td> <td>COFE</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Read/Write</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>RW</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>Initial Value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table> <p>Transfer End Interrupt Enable 0 Disable 1 Enable</p> <p>Counter Overflow Interrupt Enable • Chained-block transfer mode 0 Disable 1 Enable</p> <p>Frame Transfer End Interrupt Enable • Chained-block transfer mode 0 Disable 1 Enable</p> <p>Buffer Overflow/Underflow Interrupt Enable • Chained-block transfer mode 0 Disable 1 Enable</p>	Single-block transfer mode (dual address)	7	6	5	4	3	2	1	0	Single-block transfer mode (single address)	EOTE	-	-	-	-	-	-	-	Chained-block transfer mode		EOME	BOFE	COFE					Read/Write	RW	RW	RW	RW	-	-	-	-	Initial Value	0	0	0	0	0	0	0	0						
Single-block transfer mode (dual address)	7	6	5	4	3	2	1	0																																													
Single-block transfer mode (single address)	EOTE	-	-	-	-	-	-	-																																													
Chained-block transfer mode		EOME	BOFE	COFE																																																	
Read/Write	RW	RW	RW	RW	-	-	-	-																																													
Initial Value	0	0	0	0	0	0	0	0																																													
DMA command register channel 1 (DCR channel 1)	0085H	<table border="1"> <tr> <td>Single-block transfer mode (dual address)</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>Single-block transfer mode (single address)</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>CMD1</td> <td>CMD0</td> </tr> <tr> <td>Chained-block transfer mode</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Read/Write</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>W</td> <td>W</td> </tr> <tr> <td>Initial Value</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> </table> <p>Command Specification 01: Software abort 10: Frame-end interrupt-counter-clear Others: Reserved</p> <table border="1"> <thead> <tr> <th>Command Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>Software abort (01H)</td> <td>Initializes the corresponding DMAC channel (see figure 6-2). All DMAC registers maintain their previous value.</td> </tr> <tr> <td>Frame-end interrupt - counter-clear (02H)</td> <td>Clears the frame-end interrupt-counter (FCT) of the corresponding DMAC channel to 0H and the EOM bit in the DSR to 0.</td> </tr> </tbody> </table>	Single-block transfer mode (dual address)	7	6	5	4	3	2	1	0	Single-block transfer mode (single address)	-	-	-	-	-	-	CMD1	CMD0	Chained-block transfer mode									Read/Write	-	-	-	-	-	-	W	W	Initial Value	-	-	-	-	-	-	-	-	Command Name	Function	Software abort (01H)	Initializes the corresponding DMAC channel (see figure 6-2). All DMAC registers maintain their previous value.	Frame-end interrupt - counter-clear (02H)	Clears the frame-end interrupt-counter (FCT) of the corresponding DMAC channel to 0H and the EOM bit in the DSR to 0.
Single-block transfer mode (dual address)	7	6	5	4	3	2	1	0																																													
Single-block transfer mode (single address)	-	-	-	-	-	-	CMD1	CMD0																																													
Chained-block transfer mode																																																					
Read/Write	-	-	-	-	-	-	W	W																																													
Initial Value	-	-	-	-	-	-	-	-																																													
Command Name	Function																																																				
Software abort (01H)	Initializes the corresponding DMAC channel (see figure 6-2). All DMAC registers maintain their previous value.																																																				
Frame-end interrupt - counter-clear (02H)	Clears the frame-end interrupt-counter (FCT) of the corresponding DMAC channel to 0H and the EOM bit in the DSR to 0.																																																				
Unused	0086H																																																				
Unused	0087H																																																				
Reserved	0088H   00DFH																																																				



**Built-in Registers (cont.)****External I/O (LOW)**

---

<b>Register</b>	<b>Address</b>	<b>Remarks</b>
IOL	00E0H   00EFH	

---

**External I/O (HIGH)**

---

<b>Register</b>	<b>Address</b>	<b>Remarks</b>
IOH	00F0H   FFFFH	

---

# HD641180X, HD643180X, HD647180X MCU (Micro Controller Unit)

## ■ DESCRIPTION

The HD643180X provides instruction compatibility with the HD64180 and incorporates a 16-kbyte Mask ROM, 512-byte RAM, memory management unit (MMU), DMA controller, timer, asynchronous serial communications interface (ASCI), clocked serial I/O ports (CSI/O), analog comparator and parallel I/O pins on a single chip.

The HD647180X incorporates a 16-kbyte PROM instead of mask ROM.

The internal PROM can be programmed and verified under the same specifications as the 27256 type EPROM ( $V_{PP}12.5V$ ) using a general-purpose PROM writer.

In addition, the HD643180X and HD647180X are functionally identical except for their internal ROMs.

The HD641180X functions in the same way as the HD643180X or HD647180X, except that the HD641180X has no internal ROM.

## ■ FEATURES

### Software

- Instruction set compatible with the HD64180

### Hardware

- 16-kbyte ROM (HD643180X and HD647180X) and 512-byte RAM
- Timer
  - One-channel 16-bit timer with input capture, output compare, and timer overflow functions
  - Two-channel 16-bit reload timer
- Six-channel analog comparator
- 54 parallel I/O pins
  - Includes eight high current pins ( $I_{OL} = 10mA$ )
- MMU with 1-Mbyte memory physical address space
- Two-channel DMA controller
- Two-channel ASCI
- One-channel CSI/O
- Four external and eleven internal interrupts
- DRAM refresh controller and low speed memory, I/O interface
- Operating frequency up to 8 MHz ( $\phi$  clock)
- Low power operation
- Four operation modes (HD643180X and HD647180X)
  - Mode 0: single-chip mode
  - Mode 1: expanded mode (internal ROM disabled)
  - Mode 2: expanded mode (internal ROM enabled)
  - Mode 3: PROM programming mode (HD647180X only)
- Internal ROM data protect function (HD647180X only)
- Packages
  - 80-pin quad flat package
  - 84-pin plastic leaded chip carrier
  - 90-pin dual inline package

## ■ BLOCK DIAGRAM

The HD647180X combines a high-performance CPU core with many of the systems and I/O resources required by a broad range of applications (figure 2).

The CPU core consists of five functional blocks


- Clock generator
- Bus state controller
- Interrupt controller
- Memory management unit (MMU)
- Central processing unit (CPU)

The Integrated I/O resources comprise the remaining four functional blocks.


- DMA controller (DMAC: two channels)
- Asynchronous serial communication interface (ASCI: two channels)
- Clocked serial I/O port (CSI/O: one channel)
- Programmable reload timer (PRT: two channels)
- Programmable timer 2 (PT2: one channel)
- Analog comparator (six channels)
- I/O ports

The memory consists of:


- RAM (512 bytes)
- PROM (16 kbyte): HD647180X
- Mask ROM (16 kbyte): HD643180X




(FP-80B)



(CP-84)



(DP-90S)



(CG-84)



## Pin Assignment

Figure 1 shows a top view of the HD641180X, HD643180X and HD647180X packages. Table 1 shows the pin functions in the four modes.




Figure 1. Pin Assignment






Figure 2. Block Diagram (HD643180X, HD647180X)




Figure 3. Block Diagram (HD641180X)

3



**Table 1 Pin Function (HD643180X, HD647180X)**

Pin No.			Operating Mode 0	Operating Mode 1	Operating Mode 2	Operating Mode 3 (HD647180X only)
FP-80B	CG-84 CP-84	DP-90S				
1	10	9	NMI	←	←	A <sub>9</sub>
2	11	10	INT <sub>0</sub>	←	←	—
3	12	13	INT <sub>1</sub>	←	←	—
4	13	14	INT <sub>2</sub>	←	←	—
5	14	15	PE <sub>4</sub>	ST	←	—
6	15	16	PC <sub>0</sub>	A <sub>0</sub>	←	←
7	16	17	PC <sub>1</sub>	A <sub>1</sub>	←	←
8	17	18	PC <sub>2</sub>	A <sub>2</sub>	←	←
9	18	19	PC <sub>3</sub>	A <sub>3</sub>	←	←
10	19	20	VSS	←	←	←
11	20	21	PC <sub>4</sub>	A <sub>4</sub>	←	←
12	21	22	PC <sub>5</sub>	A <sub>5</sub>	←	←
13	23	24	PC <sub>6</sub>	A <sub>6</sub>	←	←
14	24	25	PC <sub>7</sub>	A <sub>7</sub>	←	←
15	25	26	PD <sub>0</sub>	A <sub>8</sub>	A <sub>8</sub> /PD <sub>0</sub>	A <sub>8</sub>
16	26	27	PD <sub>1</sub>	A <sub>9</sub>	A <sub>9</sub> /PD <sub>1</sub>	—
17	27	28	PD <sub>2</sub>	A <sub>10</sub>	A <sub>10</sub> /PD <sub>2</sub>	A <sub>10</sub>
18	28	29	PD <sub>3</sub>	A <sub>11</sub>	A <sub>11</sub> /PD <sub>3</sub>	A <sub>11</sub>
19	29	30	PD <sub>4</sub>	A <sub>12</sub>	A <sub>12</sub> /PD <sub>4</sub>	A <sub>12</sub>
20	30	31	PD <sub>5</sub>	A <sub>13</sub>	A <sub>13</sub> /PD <sub>5</sub>	A <sub>13</sub>
21	31	32	PD <sub>6</sub>	A <sub>14</sub>	A <sub>14</sub> /PD <sub>6</sub>	A <sub>14</sub>
22	32	33	PD <sub>7</sub>	A <sub>15</sub>	A <sub>15</sub> /PD <sub>7</sub>	OE
23	33	36	PE <sub>0</sub>	A <sub>16</sub>	A <sub>16</sub> /PE <sub>0</sub>	CE
24	34	37	PE <sub>1</sub>	A <sub>17</sub>	A <sub>17</sub> /PE <sub>1</sub>	—
25	35	38	PE <sub>2</sub>	A <sub>18</sub>	A <sub>18</sub> /PE <sub>2</sub>	—
26	36	39	TOUT1	←	←	—
27	37	40	VCC	←	←	←
28	38	41	PE <sub>3</sub>	A <sub>19</sub>	A <sub>19</sub> /PE <sub>3</sub>	—
29	39	42	VSS	←	←	←
30	40	43	PF <sub>0</sub>	D <sub>0</sub>	←	O <sub>0</sub>
31	41	44	PF <sub>1</sub>	D <sub>1</sub>	←	O <sub>1</sub>
32	42	45	PF <sub>2</sub>	D <sub>2</sub>	←	O <sub>2</sub>
33	44	46	PF <sub>3</sub>	D <sub>3</sub>	←	O <sub>3</sub>
34	45	47	PF <sub>4</sub>	D <sub>4</sub>	←	O <sub>4</sub>
35	46	48	PF <sub>5</sub>	D <sub>5</sub>	←	O <sub>5</sub>
36	47	49	PF <sub>6</sub>	D <sub>6</sub>	←	O <sub>6</sub>
37	48	50	PF <sub>7</sub>	D <sub>7</sub>	←	O <sub>7</sub>
38	49	51	VSS	←	←	←
39	50	52	PG <sub>0</sub> /AN <sub>0</sub>	←	←	—
40	51	53	PG <sub>1</sub> /AN <sub>1</sub>	←	←	—
41	52	54	PG <sub>2</sub> /AN <sub>2</sub>	←	←	—

Notes: ← Same as previous column  
 — No function

For the HD641180X pin function, please refer to table heading Operation Mode 1.



Table 1 Pin Function (HD643180X, HD647180X) (cont.)

Pin No.			Operating Mode 0	Operating Mode 1	Operating Mode 2	Operating Mode 3 (HD647180X only)
FP-80B	CG-84 CP-84	DP-90S				
42	53	55	PG <sub>3</sub> /AN <sub>3</sub>	←	←	—
43	54	58	PG <sub>4</sub> /AN <sub>4</sub>	←	←	—
44	55	59	PG <sub>5</sub> /AN <sub>5</sub>	←	←	—
45	56	60	RTS <sub>0</sub>	←	←	—
46	57	61	CTS <sub>0</sub>	←	←	—
47	58	62	DCD <sub>0</sub>	←	←	—
48	59	63	TXA <sub>0</sub>	←	←	—
49	60	64	RXA <sub>0</sub>	←	←	—
50	61	65	CKA <sub>0</sub> /DREQ <sub>0</sub>	←	←	—
51	62	66	TOUT2	←	←	—
52	63	67	TOUT3	←	←	—
53	65	69	IC	←	←	—
54	66	70	TXA <sub>1</sub> /PA <sub>0</sub>	←	←	—
55	67	71	RXA <sub>1</sub> /PA <sub>1</sub>	←	←	—
56	68	72	CKA <sub>1</sub> /TEND <sub>0</sub> /PA <sub>2</sub>	←	←	—
57	69	73	TXS/PA <sub>3</sub>	←	←	—
58	70	74	RXS/CTS <sub>1</sub> /PA <sub>4</sub>	←	←	—
59	71	75	CKS/PA <sub>5</sub>	←	←	—
60	72	76	DREQ <sub>1</sub> /PA <sub>6</sub>	←	←	—
61	73	77	TEND <sub>1</sub> /PA <sub>7</sub>	←	←	—
62	74	78	PB <sub>7</sub>	HALT	←	—
63	75	81	PB <sub>6</sub>	REF	←	—
64	76	82	PB <sub>5</sub>	IOE	←	—
65	77	83	PB <sub>4</sub>	ME	←	—
66	78	84	PB <sub>3</sub>	E	←	—
67	79	85	PB <sub>2</sub>	LIR	←	—
68	80	86	PB <sub>1</sub>	WR	←	—
69	81	87	PB <sub>0</sub>	RD	←	—
70	82	88	V <sub>SS</sub>	←	←	←
71	83	89	φ	←	←	—
72	84	90	MP <sub>1</sub>	←	←	←
73	2	1	MP <sub>0</sub>	←	←	←
74	3	2	XTAL	←	←	←
75	4	3	EXTAL	←	←	←
76	5	4	V <sub>CC</sub>	←	←	←
77	6	5	PE <sub>7</sub>	WAIT	←	—
78	7	6	PE <sub>6</sub>	BUSACK	←	—
79	8	7	PE <sub>5</sub>	BUSREQ	←	—
80	9	8	RESET	←	←	V <sub>PP</sub>
—	—	23	V <sub>SS</sub>	←	←	←
—	—	68	V <sub>SS</sub>	←	←	←

3



## ■ CPU Architecture

The five CPU core functional blocks are described in this section.

### **Clock Generator**

The clock generator generates the system clock ( $\phi$ ) from an external crystal or external clock input. Also, the system clock is programmably prescaled to generate timing for the on-chip I/O and system support devices.

### **Bus State Controller**

The bus state controller performs all status/control bus activity. This includes external bus cycle wait state timing,  $\overline{\text{RESET}}$ , DRAM refresh, and master DMA bus exchange. Generates 'dual-bus' control signals for compatibility with peripheral devices.

### **Interrupt Controller**

The interrupts controller monitors and prioritizes the four external and eight internal interrupt sources. A variety of interrupt response modes are programmable.

### **Memory Management Unit (MMU)**

Maps the CPU 64-kbyte logical memory address space into a 1-Mbyte physical memory address space. The MMU organization preserves software object code compatibility while providing extended memory access and uses an efficient 'common area—bank area' scheme. I/O accesses (64-kbyte I/O address space) bypass the MMU.

### **Central Processing Unit (CPU)**

The CPU is microcoded to implement an upward-compatible superset of the 8-bit standard software instruction set. Many instructions require fewer clock cycles for execution and seven new instructions are added.

### **Mode Selection**

Mode program pins,  $\text{MP}_0$  and  $\text{MP}_1$  determine the operation mode of the LSI (table 4).

## ■ I/O Resources

### **DMA Controller (DMAC)**

The two channel DMAC provides high speed memory to/from memory, memory



to/from I/O, and memory to/from memory-mapped I/O transfers. The DMAC features edge or level sense request input, address increment/decrement/no-change and (for memory to/from memory transfers) programmable burst or cycle steal transfer. In addition, the DMAC can directly access the full 1-Mbyte of physical memory address space (the MMU is bypassed during DMA) and transfers (up to 64-kbyte in length) can cross 64-kbyte boundaries.

### **Asynchronous Serial Communication Interface (ASCI)**

The ASCI provides two separate full-duplex UARTs and includes a programmable baud rate generator, modem control signals, and a multiprocessor communication format. The ASCI can use the DMAC for high-speed serial data transfer, reducing CPU overhead.

### **Clocked Serial I/O Port (CSI/O)**

The CSI/O half-duplex clocked serial transmitter and receiver can be used for simple, high-speed connection to another microprocessor or microcomputer.

### **Programmable Reload Timer (PRT)**

The PRT contains two separate channels, each consisting of 16-bit timer data and 16-bit timer reload registers. The time base is the system clock divided by 20 (fixed) and PRT channel 1 has an optional output allowing waveform generation.

### **Programmable Timer 2 (PT2)**

The PT2 16-bit programmable timer can measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

### **Analog Comparator**

The HD641180X/HD643180X/HD647180X provides an analog comparator with 6 channels. Each channel can be programmed as a reference voltage ( $V_{ref}$ ) input pin or a compared voltage ( $V_{in}$ ) input pin.

### **Input Output Port (I/O Port)**

The HD643180X/HD647180X provides seven I/O ports. (port A–G). Each port consists of a data direction register (DDR) to determine the directions of the individual pins, an output data register (ODR) to hold output data and an input data register (IDR) to latch input date. However, Port G does not have a DDR or ODR since it is an input-only port.



## ■ Pins Signal Description

### **XTAL, EXTAL: Crystal (Input)**

XTAL and EXTAL are the crystal oscillator connections. An external TTL clock can be input on EXTAL. XTAL should be left open if an external TTL clock is used. Note that XTAL is schmitt triggered. See DC characteristics.

### **$\phi$ (OUT)**

$\phi$  is the system clock output. Its frequency is equal to one-half of the crystal oscillator's.

### **$\overline{\text{RESET}}$ : CPU Reset (Input)**

When  $\overline{\text{RESET}}$  is low, it initializes the HD641180X/HD643180X/HD647180X CPU. All output signals are held inactive during reset.

### **$\text{A}_0\text{-A}_{19}$ : Address Bus (Output, Three-State)**

The address bus enters the high-impedance state during reset and when another device acquires the bus as indicated by  $\overline{\text{BUSREQ}}$  and  $\overline{\text{BUSACK}}$  low. During reset, the address function is selected.

### **$\text{D}_0\text{-D}_7$ : Data Bus (Input/Output, Three-State)**

The bidirectional 8-bit data bus enters the high-impedance state during reset and when another device acquires the bus as indicated by  $\overline{\text{BUSREQ}}$  and  $\overline{\text{BUSACK}}$  low.

### **$\overline{\text{RD}}$ : Read (Output, Three-State)**

During a CPU read cycle,  $\overline{\text{RD}}$  enables transfer from the external memory or I/O device to the CPU data bus.

### **$\overline{\text{WR}}$ : Write (Output, Three-State)**

During a CPU write cycle,  $\overline{\text{WR}}$  enables transfer from the CPU data bus to the external memory or I/O device.

### **$\overline{\text{ME}}$ : Memory Enable (Output, Three-State)**

$\overline{\text{ME}}$  indicates memory read or write operations. The HD641180X/HD643180X/HD647180X asserts  $\overline{\text{ME}}$  low in the following cases.

- When fetching instructions and operands
- When reading or writing memory data
- During DMA memory access cycles
- During dynamic RAM refresh cycles

### **$\overline{\text{IOE}}$ : I/O Enable (Output, Three-State)**

$\overline{\text{IOE}}$  indicates I/O read or write operations. The HD641180X/HD643180X/HD647180X asserts  $\overline{\text{IOE}}$  low in the following cases:

- When reading or writing I/O data
- During DMA I/O access cycles
- During  $\overline{\text{INT}}_0$  acknowledge cycle

### **$\overline{\text{WAIT}}$ : Bus Cycle Wait (Input)**

$\overline{\text{WAIT}}$  introduces wait states to extend memory and I/O cycles. If low at the falling edge of  $T_2$ , a wait state ( $T_w$ ) is inserted. Wait states will continue to be inserted until the  $\overline{\text{WAIT}}$  input is sampled high at the falling edge of  $T_w$ , at which time the bus cycle will proceed to completion.

### **E: Enable (Output)**

E is a synchronous clock for connection to HD63 $\times\times$  series and other 6800/6500 series compatible peripheral LSIs.

### **$\overline{\text{BUSREQ}}$ : Bus Request (Input)**

Another device may request use of the bus by asserting  $\overline{\text{BUSREQ}}$  low. The CPU will stop executing instructions and place the address bus, data bus,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{ME}}$ , and  $\overline{\text{IOE}}$  in the high-impedance state.

### **$\overline{\text{BUSACK}}$ : Bus Acknowledge (Output)**

When the CPU completes bus release (in response to  $\overline{\text{BUSREQ}}$  low), it will assert  $\overline{\text{BUSACK}}$  low. This acknowledges that the bus is free for use by the requesting device.

### **$\overline{\text{HALT}}$ : Halt/Sleep Status (Output)**

$\overline{\text{HALT}}$  is asserted low after execution of the HALT or SLP instructions. Used with  $\overline{\text{LIR}}$  and ST output pins to encode CPU status (table 2).

### **$\overline{\text{LIR}}$ : Load Instruction Register (Output)**

$\overline{\text{LIR}}$  is asserted low when the current cycle is an opcode fetch cycle. Used with  $\overline{\text{HALT}}$  and ST output pins to encode CPU status (table 2).

### ST: Status (Output)

ST is used with the  $\overline{\text{HALT}}$  and  $\overline{\text{LIR}}$  output pins to encode CPU status (table 2).

**Table 2 Status Summary**

ST	$\overline{\text{HALT}}$	$\overline{\text{LIR}}$	Operation
0	1	0	CPU operation (1st opcode fetch)
1	1	0	CPU operation (2nd opcode and 3rd opcode fetch)
1	1	1	CPU operation (MC except for opcode fetch)
0	X	1	DMA operation
0	0	0	Halt mode
1	0	1	Sleep mode (including System stop mode)

Note X: Don't care  
MC: Machine cycle

### $\overline{\text{REF}}$ : Refresh (Output)

When low,  $\overline{\text{REF}}$  indicates that the CPU is in a dynamic RAM refresh cycle and the low-order 8 bits (A<sub>0</sub>-A<sub>7</sub>) of the address bus contain the refresh address.

### $\overline{\text{NMI}}$ : Non-Maskable Interrupt (Input)

When high to low is detected, it forces the CPU to save certain state information and vector to an interrupt service routine at address 0066H. The saved state information is restored by executing the RETN (return from non-maskable interrupt) instruction.

### $\overline{\text{INT}}_0$ : Maskable Interrupt Level 0 (Input)

When low,  $\overline{\text{INT}}_0$  requests a CPU interrupt (unless masked) and saves certain state information unless masked by software.  $\overline{\text{INT}}_0$  requests service using one of three software programmable interrupt modes (table 3).

**Table 3 Interrupt Modes**

Mode	Operation
0	Instruction fetched and executed from data bus
1	Instruction fetched and executed from address 0038H
2	Vector system: Low-order 8 bits of vector table address fetched from data bus

In all modes, the saved state information is restored by executing the RETI (return from interrupt) instruction.

### $\overline{INT}_1$ , $\overline{INT}_2$ : Maskable Interrupt Levels 1, 2 (Input)

When low,  $\overline{INT}_1$  and  $\overline{INT}_2$  request a CPU interrupt (unless masked) and save certain state information unless masked by software.  $\overline{INT}_1$  and  $\overline{INT}_2$  (and internally generated interrupts) request interrupt service using a vector system similar to mode 2 of  $\overline{INT}_0$ .

### $\overline{DREQ}_0$ DMA Request—Channel 0 (Input)

$\overline{DREQ}_0$  low (programmable edge or level sense) requests DMA transfer service from channel 0 of the HD641180X/HD643180X/HD647180X DMAC.  $\overline{DREQ}_0$  is used for channel 0 memory to/from I/O and memory to/from memory-mapped I/O transfers.  $\overline{DREQ}_0$  is not used for memory to/from memory transfers. This pin is multiplexed with  $CKA_0$ .

### $\overline{TEND}_0$ : Transfer End—Channel 0 (Output)

$\overline{TEND}_0$  is asserted low synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with  $CKA_1$ .

### $\overline{DREQ}_1$ : DMA Request—Channel 1 (Input)

$\overline{DREQ}_1$  low (programmable edge or level sense) requests DMA transfer service from channel 1 of the HD641180X/HD643180X/HD647180X DMAC. Channel 1 supports memory to/from I/O transfers.

### $\overline{TEND}_1$ : Transfer End—Channel 1 (Output)

$\overline{TEND}_1$  is asserted low synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.



**TXA<sub>0</sub>: Asynchronous Transmit Data—Channel 0 (Output)**

TXA<sub>0</sub> is the asynchronous transmit data from channel 0 of the asynchronous serial communication interface (ASCI).

**RXA<sub>0</sub>: Asynchronous Receive Data—Channel 0 (Input)**

RXA<sub>0</sub> is the asynchronous receive data to channel 0 of the ASCI.

**CKA<sub>0</sub>: Asynchronous Clock—Channel 0 (Input/Output)**

CKA<sub>0</sub> is the clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with  $\overline{\text{DREQ}}_0$ .

**$\overline{\text{RTS}}_0$ : Request to Send—Channel 0 (Output)**

$\overline{\text{RTS}}_0$  is the programmable modem control output signal for channel 0 of the ASCI.

**$\overline{\text{CTS}}_0$ : Clear to Send—Channel 0 (Output)**

$\overline{\text{CTS}}_0$  is the modem control input signal for channel 0 of the ASCI.

**$\overline{\text{DCD}}_0$ : Data Carrier Detect—Channel 0 (Output)**

$\overline{\text{DCD}}_0$  is the modem control input signal for channel 0 of the ASCI.

**TXA<sub>1</sub>: Asynchronous Transmit Data—Channel 1 (Output)**

TXA<sub>1</sub> is the asynchronous transmit data from channel 1 of the ASCI.

**RXA<sub>1</sub>: Asynchronous Receive Data—Channel 1 (Input)**

RXA<sub>1</sub> is the asynchronous receive data to channel 1 of the ASCI.

**CKA<sub>1</sub>: Asynchronous Clock—Channel 1 (Input/Output)**

CKA<sub>1</sub> is the clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with  $\overline{\text{TEND}}_0$ .

**$\overline{\text{CTS}}_1$ : Clear to Send—Channel 1 (Input)**

$\overline{\text{CTS}}_1$  is the modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

**TXS: Clocked Serial Transmit Data (Output)**

Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

**RXS: Clocked Serial Receive Data (Input)**

Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCII channel 1  $CTS_1$  modem control input.

**CKS: Serial Clock (Input/Output)**

Input or output clock for the CSI/O.

**TOUT1: Timer Output (Output)**

Pulse output from Programmable Reload Timer channel 1.

**AN<sub>0</sub>-AN<sub>5</sub>: Comparator (Input)**

AN<sub>0</sub>-AN<sub>5</sub> input data to the analog comparator. Select two of these pins and apply the reference voltage ( $V_{ref}$ ) and the voltage to be compared ( $V_{in}$ ) to them.

**PA<sub>0</sub>-PA<sub>7</sub>, PB<sub>0</sub>-PB<sub>7</sub>, PC<sub>0</sub>-PC<sub>7</sub>, PD<sub>0</sub>-PD<sub>7</sub>, PE<sub>0</sub>, PE<sub>7</sub>, PF<sub>0</sub>-PF<sub>7</sub>: Parallel Ports A-F (Input/Output)**

Ports A-F are 8-bit I/O ports. Each pin of each port can be individually configured as an input or output depending on the port data direction register. At reset, each port is initialized as an input port.

**PG<sub>0</sub>-PG<sub>5</sub>: Parallel Port G (Input)**

Port G is a 6-bit input port.

**IC: Input Capture (Input)**

IC inputs the input capture signal for timer 2.

**TOUT2, TOUT3: Timer Output 2, 3 (Output)**

TOUT2 and TOUT3 are timer 2's outputs.

**MP<sub>0</sub>, MP<sub>1</sub>: Mode Program 0, 1 (Input)**

The mode program pins, MP<sub>0</sub> and MP<sub>1</sub>, determine the operation mode of the MPU as shown in table 4.

**Table 4. Operating Mode Selection**

MP <sub>1</sub>	MP <sub>0</sub>	ROM	RAM	Operating Mode	Applicable Wide-Range
0	0	I	I	0; Single chip mode	HD643180X HD647180X
0	1	E	I	1; Expanded mode 1	HD643180X HD647180X HD641180X
1	0	I	I	2; Expanded mode 2	HD643180X HD647180X
1	1	I	—	3; PROM programming mode (HD647180X only)	HD647180X

I: Internal E: External

Select mode 1 (MP<sub>1</sub> = 0, MP<sub>2</sub> = 1) for the HD641180X.

**Vcc, Vss: Power**

VCC is power supply. VSS is the ground.

**■ Multiplexed Pins**

**PA<sub>0</sub>/TXA<sub>1</sub>, PA<sub>1</sub>/RXA<sub>1</sub>, PA<sub>3</sub>/TXS, PA<sub>5</sub>/CKS, PA<sub>6</sub>/DREQ<sub>1</sub>, PA<sub>7</sub>/TEND<sub>1</sub>**

At reset, PA<sub>0</sub>/TXA<sub>1</sub>, PA<sub>1</sub>/RXA<sub>1</sub>, PA<sub>3</sub>/TXS, PA<sub>5</sub>/CKS, PA<sub>6</sub>/DREQ<sub>1</sub>, and PA<sub>7</sub>/TEND<sub>1</sub> are configured as port A input. They can be used as TXA<sub>1</sub>, RXA<sub>1</sub>, TXS, CKS, DREQ<sub>1</sub>, and TEND<sub>1</sub> by setting the corresponding bit in the port A disable register to 1.

**PA<sub>2</sub>/CKA<sub>1</sub>/TEND<sub>0</sub>**

At reset, PA<sub>2</sub>/CKA<sub>1</sub>/TEND<sub>0</sub> is configured as a port A input. The function of this pin depends on the combination of bit 2 in the port A disable register (DERA2) and the CKA1D bit in the ASCII control register channel 1 (table 5).

**Table 5. PA<sub>2</sub>/CKA<sub>1</sub>/TEND<sub>0</sub> State**

DERA2	CKA1D	Pin Function
0	0, 1	PA <sub>2</sub>
1	0	CKA <sub>1</sub>
	1	TEND <sub>0</sub>

**PA<sub>4</sub>/RXS/ $\overline{\text{CTS}}_1$** 

At reset, PA<sub>4</sub>/RXS/ $\overline{\text{CTS}}_1$  is configured as a port A input. The function of this pin depends on the combination of bit 4 in the port A disable register (DERA4) and the CTS1E bit in the ASCI status register channel 1 (table 6).

**Table 6. PA<sub>4</sub>/RXS/ $\overline{\text{CTS}}_1$  State**

DERA4	CTS1E	Pin Function
0	0, 1	PA <sub>4</sub>
1	0	RXS
	1	$\overline{\text{CTS}}_1$

**CKA<sub>0</sub>/ $\overline{\text{DREQ}}_0$** 

CKA<sub>0</sub>/ $\overline{\text{DREQ}}_0$  is configured as the CKA<sub>0</sub> at reset. When either the DM1 or SM1 bit of the DMA mode registers 1, this bit is forcibly configured as the  $\overline{\text{DREQ}}_0$  input, even if it has been configured as an output pin.

**PG<sub>0</sub>/AN<sub>0</sub>, PG<sub>1</sub>/AN<sub>1</sub>, PG<sub>2</sub>/AN<sub>2</sub>, PG<sub>3</sub>/AN<sub>3</sub>, PG<sub>4</sub>/AN<sub>4</sub>, PG<sub>5</sub>/AN<sub>5</sub>**

These pins cannot be configured as parallel port input pins (TTL-level input pins) alternate with analog comparator input pins. When using these pins as a TTL input port, read the port G input data register (IDRG).

When using these pins as an analog comparator's channel input, read the comparator control/status register (CCSR).

■ Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	- 0.3 to + 7.0	V
Input Voltage	$V_{in}$	- 0.3 to $V_{CC} + 0.3$	V
Operating Temperature	$T_{opr}$	- 20 to + 75	°C
Storage Temperature	$T_{stg}$	- 55 to + 150	°C

Note: Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could effect reliability of LSI.

Storage Temperature of the HD647180X is  $T_{stg} = -55 \sim +125^{\circ}\text{C}$ .

■ ELECTRICAL CHARACTERISTICS

- DC Characteristics ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $T_a = -20$  to  $+75^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Item	Min	Typ	Max	Unit	Condition
$V_{IH1}$	Input High Voltage RESET, EXTAL, NMI	$V_{CC} - 0.6$	-	$V_{CC} + 0.3$	V	
$V_{IH2}$	Input High Voltage Except RESET, EXTAL, NMI	2.0	-	$V_{CC} + 0.3$	V	
$V_{IL1}$	Input Low Voltage RESET, EXTAL, NMI	- 0.3	-	0.6	V	
$V_{IL2}$	Input Low Voltage Except RESET, EXTAL, NMI	- 0.3	-	0.8	V	
$V_{OH}$	Output High Voltage All outputs	$\frac{2.4}{V_{CC} - 1.2}$	-	-	V	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -20 \mu\text{A}$
$V_{OL}$	Output Low Voltage All Outputs	-	-	0.45	V	$I_{OL} = 2.2 \text{ mA}$
$I_L$	Input Leakage Current All Inputs Except XTAL, EXTAL, RESET	-	-	10	$\mu\text{A}$	$V_{in} = 0.5$ to $V_{CC} - 0.5 \text{ V}$
$I_{TL}$	Three State Leakage Current	-	-	1.0	$\mu\text{A}$	$V_{in} = 0.5$ to $V_{CC} - 0.5 \text{ V}$
$I_{CC}$ (Note)	Power Dissipation (Normal Operation)	-	20	40	mA	$f = 4 \text{ MHz}$
		-	25	50		$f = 6 \text{ MHz}$
		-	30	60		$f = 8 \text{ MHz}$
	Power Dissipation (System Stop Mode)	-	5	10	mA	$f = 4 \text{ MHz}$
		-	6.3	12.5		$f = 6 \text{ MHz}$
		-	7.5	15		$f = 8 \text{ MHz}$
$C_p$	Pin	RESET	-	120	pF	$V_{in} = 0\text{V}$ , $f = 1 \text{ MHz}$
	Capacitance	Except RESET	-	20		$T_a = 25^{\circ}\text{C}$

Note.  $V_{iHmin} = V_{CC} - 1.0 \text{ V}$ ,  $V_{iLmax} = 0.8 \text{ V}$  (All input pins except RESET, EXTAL, NMI)  
 $V_{iHmin} = V_{CC} - 0.6 \text{ V}$ ,  $V_{iLmax} = 0.6 \text{ V}$  (RESET, EXTAL, NMI)  
 (all output terminals are at no load.)



Symbol	Item	Min	Typ	Max	Unit	Condition
$V_{IHP}$	Input High-Level Voltage	2.0	—	$V_{CC} + 0.3$	V	
$V_{ILP}$	Input Low-Level Voltage	-0.3	—	0.8	V	
$V_{OHP}$	Output High-Level Voltage	2.4	—	—	V	$I_{OH} = -200 \mu A$
		$V_{CC} - 1.2$	—	—		$I_{OH} = -20 \mu A$
$V_{OLP}$	Output Low-Level Voltage	—	—	0.45	V	* $I_{OL} = 2.2 \text{ mA}$
		—	—	1.0		** $I_{OL} = 10 \text{ mA}$
$V_{in}$	Analog Comparator Input Level Voltage	High level	$V_{ref} + 0.1$	—	V	
		Low level	—	$V_{ref} - 0.1$		
$V_{ref}$	Input Level Voltage	$V_{TH}$	0	$V_{CC} \times 0.8$	V	
$I_{LP}$	Input Leak Current	—	—	1.0	$\mu A$	$V_{in} = 0.5$ to $V_{CC} - 0.5$

Note. \*: Port A-F  
 \*\*: Port F only

• AC Characteristics ( $V_{SS} = 0V$ ,  $T_a = -20$  to  $+75^\circ C$ , unless otherwise noted)

Symbol	Item	HD641180X-4		HD641180X-6		HD641180X-8L		unit	
		min	max	min	max	min	max		
$V_{CC}$	Power Supply	4.5	5.5	4.5	5.5	4.75	5.25	V	
$t_{cyc}$	Clock Cycle Time	250	2000	162	250	125	250	ns	
$t_{CHW}$	Clock High Pulse Width	110	—	65	—	50	—	ns	
$t_{CLW}$	Clock Low Pulse Width	110	—	65	—	50	—	ns	
$t_{cf}$	Clock Fall Time	—	15	—	15	—	15	ns	
$t_{cr}$	Clock Rise Time	—	15	—	15	—	15	ns	
$t_{eCYC}$	External Clock Cycle Time	125	1000	81	125	62.5	125	ns	
$t_{EXHW}$	External Clock High Pulse Width	50	—	30	—	25	—	ns	
$t_{EXLW}$	External Clock Low Pulse Width	50	—	30	—	25	—	ns	
$t_{EXr}$ (Note 1)	External Clock Rise Time	—	25	—	25	—	25	ns	
$t_{EXf}$ (Note 1)	External Clock Fall Time	—	25	—	25	—	25	ns	
$t_{AD}$	Address Delay Time	—	100	—	75	—	65	ns	
$t_{AS}$	Address Set-up Time (ME or IOE ↓)	50	—	30	—	20	—	ns	
$t_{MED1}$	$\overline{ME}$ Delay Time 1	—	75	—	45	—	45	ns	
$t_{RDD1}$	$\overline{RD}$ Delay Time 1	$\overline{IOC} = 1$	—	75	—	45	—	45	ns
		$\overline{IOC} = 0$	—	80	—	50	—	45	
$t_{LD1}$	$\overline{LIR}$ Delay Time 1	—	100	—	80	—	70 (Note 2)	ns	
$t_{AH}$	Address Hold Time 1 (ME, IOE, $\overline{RD}$ or $\overline{WR}$ ↑)	80	—	35	—	20	—	ns	
$t_{MED2}$	$\overline{ME}$ Delay Time 2	—	75	—	45	—	45	ns	
$t_{RDD2}$	$\overline{RD}$ Delay Time 2	—	75	—	45	—	45	ns	
$t_{LD2}$	$\overline{LIR}$ Delay Time 2	—	100	—	80	—	70 (Note 2)	ns	
$t_{DRS}$	Data Read Set-up Time	60	—	55	—	45	—	ns	
$t_{DRH}$	Data Read Hold Time	0	—	0	—	0	—	ns	
$t_{STD1}$	ST Delay Time 1	—	110	—	90	—	70	ns	
$t_{STD2}$	ST Delay Time 2	—	110	—	90	—	70	ns	
$t_{WS}$	$\overline{WAIT}$ Set-up Time	80	—	40	—	40	—	ns	
$t_{WH}$	$\overline{WAIT}$ Hold Time	70	—	40	—	40	—	ns	
$t_{WD2}$	Write Data Floating Delay Time	—	100	—	95	—	70	ns	
$t_{WRD1}$	WR Delay Time 1	—	80	—	50	—	45	ns	
$t_{WDD}$	Write Data Delay Time	—	110	—	90	—	80	ns	
$t_{WDS}$	Write Data Set-up Time ( $\overline{WR}$ ↓)	60	—	40	—	20	—	ns	

Note 1 External clock rise/fall time ( $t_{EXr}$ ,  $t_{EXf}$ ) may be shortened for satisfying external clock pulse width ( $t_{EXHW}$ ,  $t_{EXLW}$ )

Note 2 For a loading capacitance of less than or equal to 40 picofarads and operating temperature from 0 to 50 degrees, subtract 10 nanoseconds from the value given in the maximum columns



Symbol	Item	HD641180X-4		HD641180X-6		HD641180X-8L		unit	
		min	max	min	max	min	max		
t <sub>WRD2</sub>	WR Delay Time 2	—	80	—	50	—	45	ns	
t <sub>WRP</sub>	WR Pulse Width	280	—	170	—	130	—	ns	
t <sub>WDH</sub>	Write Data Hold Time (WR ↑)	60	—	40	—	15	—	ns	
t <sub>OD1</sub>	IOE Delay Time 1	IOC=1	—	75	—	45	—	45	ns
		IOC=0	—	80	—	50	—	45	ns
t <sub>OD2</sub>	IOE Delay Time 2	—	75	—	45	—	45	ns	
t <sub>OD3</sub>	IOE Delay Time 3 (LIR ↓)	540	—	340	—	250	—	ns	
t <sub>INTS</sub>	INT Set-up Time (φ ↓)	80	—	50	—	40	—	ns	
t <sub>INTH</sub>	INT Hold Time (φ ↓)	70	—	40	—	40	—	ns	
t <sub>NMIW</sub>	NMI Pulse Width	120	—	120	—	100	—	ns	
t <sub>BRS</sub>	BUSREQ Set-up Time (φ ↓)	80	—	50	—	40	—	ns	
t <sub>BRH</sub>	BUSREQ Hold Time (φ ↓)	70	—	40	—	40	—	ns	
t <sub>BAD1</sub>	BUSACK Delay Time 1	—	100	—	95	—	70	ns	
t <sub>BAD2</sub>	BUSACK Delay Time 2	—	100	—	95	—	70	ns	
t <sub>BZD</sub>	Bus Floating Delay Time	—	130	—	125	—	90	ns	
t <sub>MEVH</sub>	ME Pulse Width (HIGH)	200	—	110	—	90	—	ns	
t <sub>MEWL</sub>	ME Pulse Width (LOW)	210	—	125	—	100	—	ns	
t <sub>RFD1</sub>	REF Delay Time 1	—	110	—	90	—	80	ns	
t <sub>RFD2</sub>	REF Delay Time 2	—	110	—	90	—	80	ns	
t <sub>HAD1</sub>	HALT Delay Time 1	—	110	—	90	—	80	ns	
t <sub>HAD2</sub>	HALT Delay Time 2	—	110	—	90	—	80	ns	
t <sub>DRQS</sub>	DREQi Set-up Time	80	—	50	—	40	—	ns	
t <sub>DRQH</sub>	DREQi Hold Time	70	—	40	—	40	—	ns	
t <sub>TED1</sub>	TENDi Delay Time 1	—	85	—	70	—	60	ns	
t <sub>TED2</sub>	TENDi Delay Time 2	—	85	—	70	—	60	ns	
t <sub>ED1</sub>	Enable Delay Time 1	—	100	—	95	—	70	ns	
t <sub>ED2</sub>	Enable Delay Time 2	—	100	—	95	—	70	ns	
P <sub>WEH</sub>	E Pulse Width (HIGH)	150	—	75	—	65	—	ns	
P <sub>WEL</sub>	E Pulse Width (LOW)	300	—	180	—	130	—	ns	

3






# HD641180X, HD643180X, HD647180X

Symbol	Item	HD641180X-4		HD641180X-6		HD641180X-8L		unit
		min	max	min	max	min	max	
$t_{Er}$	Enable Rise Time	—	25	—	20	—	20	ns
$t_{Ef}$	Enable Fall Time	—	25	—	20	—	20	ns
$t_{TOD}$	Timer Output Delay Time	—	300	—	300	—	200	ns
$t_{STDI}$	CSI/O Transmit Data Delay Time (Internal Clock Operation)	—	200	—	200	—	200	ns
$t_{STDE}$	CSI/O Transmit Data Delay Time (External Clock Operation)	—	7.5tcyc + 300	—	7.5tcyc + 300	—	7.5tcyc + 200	ns
$t_{SRSI}$	CSI/O Receive Data Set-up Time (Internal Clock Operation)	1	—	1	—	1	—	tcyc
$t_{SRHI}$	CSI/O Receive Data Hold Time (Internal Clock Operation)	1	—	1	—	1	—	tcyc
$t_{SRSE}$	CSI/O Receive Data Set-up Time (External Clock Operation)	1	—	1	—	1	—	tcyc
$t_{SRHE}$	CSI/O Receive Data Hold Time (External Clock Operation)	1	—	1	—	1	—	tcyc
$t_{RES}$	$\overline{\text{RESET}}$ Set-up Time	120	—	120	—	100	—	ns
$t_{REH}$	$\overline{\text{RESET}}$ Hold Time	80	—	80	—	70	—	ns
$t_{OSC}$	Oscillator Stabilization Time	—	20	—	20	—	20	ms
$t_{EXr}$	External Clock Rise Time (EXTAL)	—	25	—	25	—	25	ns
$t_{EXf}$	External Clock Fall Time (EXTAL)	—	25	—	25	—	25	ns
$t_{Rr}$	$\overline{\text{RESET}}$ Rise Time	—	50	—	50	—	50	ms
$t_{Rf}$	$\overline{\text{RESET}}$ Fall Time	—	50	—	50	—	50	ms
$t_{Ir}$	Input Rise Time (except EXTAL, $\overline{\text{RESET}}$ )	—	100	—	100	—	100	ns
$t_{If}$	Input Fall Time (except EXTAL, $\overline{\text{RESET}}$ )	—	100	—	100	—	100	ns
$t_{PWD}$	Port Data Output Delay Time	—	110	—	90	—	80	ns
$t_{PDSU}$	Port Data Input Setup Time	80	—	50	—	50	—	ns
$t_{PDH}$	Port Data Input Hold Time	60	—	40	—	40	—	ns

The HD643180X differs from HD647180X in chip design and manufacturing process. Be careful when using the HD647180X system for the HD643180X since characteristics values are not exactly the same though guaranteed values are identical.






3

Figure 4. CPU Timing (Opcode Fetch Cycle)  
I/O Write Cycle (I/O Read Cycle)  
When  $\overline{IOC} = 1$





**Figure 5. CPU Timing ( $\overline{INT}_0$  Acknowledge Cycle, Refresh Cycle, Bus Release Mode, Halt Mode, Sleep Mode, System Stop Mode When  $\overline{IOC} = 1$ )**






Figure 6. CPU Timing ( $\overline{\text{IOC}} = 0$ )




Figure 7. CPU Timing






Figure 8. DMA Control Signals





**Figure 8A. E Clock Timing (Memory Read/Write Cycle, I/O Read/Write Cycle)**



**Figure 9. E Clock Timing (Bus Release Mode, Sleep Mode, System Stop Mode)**






Figure 9A. E Clock Timing (Minimum Timing Example of  $P_{WEL}$  and  $P_{WEH}$ )




Figure 10. Timer Output Timing

3






Figure 11. SLP Execution Cycle




Figure 12. CSI/O Receive/Transmit Timing






Figure 13. Port Input and Output Timing




Figure 14. External Clock Rise Time and Fall Time







Figure 15. Input Rise Time and Fall Time (Except  $EXTAL$ ,  $\overline{RESET}$ )



**Figure 16. Bus Timing Test Load (TTL Load)**



**Figure 17. Reference Level (Input)**



**Figure 18. Reference Level (Output)**

## ■ INSTRUCTION SET

### Register

g, g', ww, xx, yy, and zz specify a register to be used. g and g' specify an 8-bit register. ww, xx, yy, and zz specify a 16-bit pair of 8-bit registers. Table 7 shows the correspondence between symbols and registers.

**Table 7 Register Specification**

<b>g,g'</b>	<b>Reg.</b>	<b>ww</b>	<b>Reg.</b>	<b>xx</b>	<b>Reg.</b>	<b>yy</b>	<b>Reg.</b>	<b>zz</b>	<b>Reg.</b>
000	B	00	BC	00	BC	00	BC	00	BC
001	C	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	E	11	SP	11	SP	11	SP	11	AF
100	H								
101	L								
111	A								

Note: H and L suffixed to ww,xx,yy,zz (ex. wwH, IXL) indicate upper and lower 8 bits of the 16-bit register, respectively.

### Bit

b specifies a bit to be manipulated in the bit manipulation instruction. Table 8 shows the correspondence between b and bits.

**Table 8 Bit Specification**

<b>b</b>	<b>Bit</b>
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

### Condition

f specifies the condition in program control instructions. Table 9 shows the correspondence between f and conditions.

**Table 9 Condition Specification**

<b>f</b>	<b>Condition</b>	
000	NZ	non zero
001	Z	zero
010	NC	non carry
011	C	carry
100	PO	parity odd
101	PE	parity even
110	P	sign plus
111	M	sign minus

**Restart Address**

v specifies a restart address. Table A-4 shows the correspondence between v and restart addresses.

**Table 10 Restart Address Specification**

<b>v</b>	<b>Address</b>
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

**Flag**

The following symbols show the flag conditions:

- : not affected
- ↑ : affected
- × : undefined
- S : set to 1
- R : reset to 0
- P : parity
- V : overflow

**Miscellaneous**

- ( )<sub>M</sub> : Data in the memory address
- ( )<sub>I</sub> : Data in the I/O address
- m or n : 8-bit data
- mn : 16-bit data
- r : 8-bit register
- R : 16-bit register
- b·( )<sub>M</sub> : Contents of bit b in the memory address
- b·gr : Contents of bit b in the register gr
- d or j : 8-bit signed displacement
- S : Source addressing mode
- D : Destination addressing mode
- : AND operation
- + : OR operation
- + : EXCLUSIVE OR operation
- \*\* : Added new instructions to Z80

Instruction Summary

Data Manipulation Instructions

Table 11 Arithmetic and Logical Instructions (8 Bit)

Operation Name	Mnemonics	Opcode	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	S				Z	H	P/V	N	C	
ADD	ADD A.g	10 000 g				S			D		1	4	Ar+gr→Ar	1	1	1	V	R	1
	ADD A.(HL)	10 000 110						S	D		1	6	Ar+(HL) <sub>w</sub> →Ar	1	1	1	V	R	1
	ADD A.m	11 000 110 < m >	S						D		2	6	Ar+m→Ar	1	1	1	V	R	1
	ADD A.(IX+d)	11 011 101 10 000 110 < d >				S			D		3	14	Ar+(IX+d) <sub>w</sub> →Ar	1	1	1	V	R	1
	ADD A.(IY+d)	11 111 101 10 000 110 < d >				S			D		3	14	Ar+(IY+d) <sub>w</sub> →Ar	1	1	1	V	R	1
	ADC	ADC A.g	10 001 g				S			D		1	4	Ar+gr+c→Ar	1	1	1	V	R
ADC A.(HL)		10 001 110						S	D		1	6	Ar+(HL) <sub>w</sub> +c→Ar	1	1	1	V	R	1
ADC A.m		11 001 110 < m >	S						D		2	6	Ar+m+c→Ar	1	1	1	V	R	1
ADC A.(IX+d)		11 011 101 10 001 110 < d >				S			D		3	14	Ar+(IX+d) <sub>w</sub> +c→Ar	1	1	1	V	R	1
ADC A.(IY+d)		11 111 101 10 001 110 < d >				S			D		3	14	Ar+(IY+d) <sub>w</sub> +c→Ar	1	1	1	V	R	1
AND		AND g	10 100 g				S			D		1	4	Ar-gr→Ar	1	1	S	P	R
	AND HL	10 100 110						S	D		1	6	Ar-(HL) <sub>w</sub> →Ar	1	1	S	P	R	R
	AND m	11 100 110 < m >	S						D		2	6	Ar-m→Ar	1	1	S	P	R	R
	AND (IX+d)	11 011 101 10 100 110 < d >				S			D		3	14	Ar-(IX+d) <sub>w</sub> →Ar	1	1	S	P	R	R
	AND (IY+d)	11 111 101 10 100 110 < d >				S			D		3	14	Ar-(IY+d) <sub>w</sub> →Ar	1	1	S	P	R	R
	Compare	CP g	10 111 g				S			D		1	4	Ar-gr	1	1	1	V	S
CP (HL)		10 111 110						S	D		1	6	Ar- HL) <sub>w</sub>	1	1	1	V	S	1
CP m		11 111 110 < m >	S						D		2	6	Ar-m	1	1	1	V	S	1
CP (IX+d)		11 011 101 10 111 110 < d >				S			D		3	14	Ar-(IX+d) <sub>w</sub>	1	1	1	V	S	1
CP (IY+d)		11 111 101 10 111 110 < d >				S			D		3	14	Ar-(IY+d) <sub>w</sub>	1	1	1	V	S	1
Complement	CPL	00 101 111							S/D		1	3	Ar→Ar	.	S	.	S	.	.
DEC	DEC g	00 g 101				S/D					1	4	gr-1→gr	1	1	1	V	S	.
	DEC (HL)	00 110 101						S/D			1	10	(HL) <sub>w</sub> -1→(HL) <sub>w</sub>	1	1	1	V	S	.
	DEC (IX+d)	11 011 101 00 110 101 < d >				S/D					3	18	(IX+d) <sub>w</sub> -1→ (IX+d) <sub>w</sub>	1	1	1	V	S	.
	DEC (IY+d)	11 111 101 00 110 101 < d >				S/D					3	18	(IY+d) <sub>w</sub> -1→ (IY+d) <sub>w</sub>	1	1	1	V	S	.
INC	INC g	00 g 100				S/D					1	4	gr+1→gr	1	1	1	V	R	.
	INC (HL)	00 110 100						S/D			1	10	(HL) <sub>w</sub> +1→(HL) <sub>w</sub>	1	1	1	V	R	.
	INC (IX+d)	11 011 101 00 110 100 < d >				S/D					3	18	(IX+d) <sub>w</sub> +1→ (IX+d) <sub>w</sub>	1	1	1	V	R	.

3





Table 11 Arithmetic and Logical Instructions (8 Bit) (cont)

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	H	P	V	N	C
MULT	MLT ww **	11 101 101 01 ww1 100				S/D				2	17	wwHr×wwLr→ww.	.	.	.	.	.	.	
Negate	NEG	11 101 101 01 000 100						S/D		2	6	0→Ar→Ar	1	1	1	1	V	S	1
OR	OR g	10 110 g				S		D		1	4	Ar+gr→Ar	1	1	R	P	R	R	
	OR (HL)	10 110 110					S	D		1	6	Ar+(HL) <sub>w</sub> →Ar	1	1	R	P	R	R	
	OR m	11 110 110 < m >	S					D		2	6	Ar+m→Ar	1	1	R	P	R	R	
	OR (IX+d)	11 011 101 10 110 110 < d >			S			D		3	14	Ar+(IX+d) <sub>w</sub> →Ar	1	1	R	P	R	R	
	OR (IY+d)	11 111 101 10 110 110 < d >			S			D		3	14	Ar+(IY+d) <sub>w</sub> →Ar	1	1	R	P	R	R	
SUB	SUB g	10 010 g				S		D		1	4	Ar-gr→Ar	1	1	1	V	S	1	
	SUB (HL)	10 010 110					S	D		1	6	Ar-(HL) <sub>w</sub> →Ar	1	1	1	V	S	1	
	SUB m	11 010 110 < m >	S					D		2	6	Ar-m→Ar	1	1	1	V	S	1	
	SUB (IX+d)	11 011 101 10 010 110 < d >			S			D		3	14	Ar-(IX+d) <sub>w</sub> →Ar	1	1	1	V	S	1	
	SUB (IY+d)	11 111 101 10 010 110 < d >			S			D		3	14	Ar-(IY+d) <sub>w</sub> →Ar	1	1	1	V	S	1	
SUBC	SBC A.g	10 011 g				S		D		1	4	Ar-gr-c→Ar	1	1	1	V	S	1	
	SBC A.(HL)	10 011 110					S	D		1	6	Ar-(HL) <sub>w</sub> -c→Ar	1	1	1	V	S	1	
	SBC A.m	11 011 110 < m >	S					D		2	6	Ar-m-c→Ar	1	1	1	V	S	1	
	SBC A.(IX+d)	11 011 101 10 011 110 < d >			S			D		3	14	Ar-(IX+d) <sub>w</sub> -c→Ar	1	1	1	V	S	1	
	SBC A.(IY+d)	11 111 101 10 011 110 < d >			S			D		3	14	Ar-(IY+d) <sub>w</sub> -c→Ar	1	1	1	V	S	1	
Test	TST g **	11 101 101 00 g 100				S				2	7	Ar.gr	1	1	S	P	R	R	
	TST (HL) **	11 101 101 00 110 100					S			2	10	Ar.(HL) <sub>w</sub>	1	1	S	P	R	R	
	TST m **	11 101 101 01 100 100 < m >	S							3	9	Ar.m	1	1	S	P	R	R	
XOR	XOR g	10 101 g				S		D		1	4	Ar⊕gr→Ar	1	1	R	P	R	R	
	XOR (HL)	10 101 110					S	D		1	6	Ar⊕(HL) <sub>w</sub> →Ar	1	1	R	P	R	R	
	XOR m	11 101 110 < m >	S					D		2	6	Ar⊕m→Ar	1	1	R	P	R	R	
	XOR (IX+d)	11 011 101 10 101 110 < d >			S			D		3	14	Ar⊕(IX+d) <sub>w</sub> →Ar	1	1	R	P	R	R	
	XOR (IY+d)	11 111 101 10 101 110 < d >			S			D		3	14	Ar⊕(IY+d) <sub>w</sub> →Ar	1	1	R	P	R	R	



Table 12 Rotate and Shift Instructions

Operation Name	Mnemonics	Opcode	Addressing						Bytes	States	Operation	Flag								
			IMMED	EXT	IND	REG	REGI	IMP				REL	S	Z	H	P/V	N	C		
Rotate and Shift Data	RLA	00 010 111						S/D		S/D		1	3		.	.	R	.	R	1
	RL g	11 001 011 00 010 g						S/D		S/D		2	7		1	1	R	P	R	1
RL (HL)	RL (HL)	11 001 011 00 010 110						S/D		S/D		2	13		1	1	R	P	R	1
	RL (IX+d)	11 011 101 11 001 011 < d > 00 010 110						S/D		S/D		4	19		1	1	R	P	R	1
RL (IY+d)	RL (IY+d)	11 111 101 11 001 011 < d > 00 010 110						S/D		S/D		4	19		1	1	R	P	R	1
	RLCA	00 000 111						S/D		S/D		1	3		.	.	R	.	R	1
RLC g	RLC g	11 001 011 00 000 g						S/D		S/D		2	7		1	1	R	P	R	1
	RLC (HL)	11 001 011 00 000 110						S/D		S/D		2	13		1	1	R	P	R	1
RLC (IX+d)	RLC (IX+d)	11 011 101 11 001 011 < d > 00 000 110						S/D		S/D		4	19		1	1	R	P	R	1
	RLC (IY+d)	11 111 101 11 001 011 < d > 00 000 110						S/D		S/D		4	19		1	1	R	P	R	1
RLD	RLD	11 101 101 01 101 111								S/D		2	16		1	1	R	P	R	.
	RR g	00 011 111 11 001 011 00 011 g						S/D		S/D		1	3		.	.	R	.	R	1
RR (HL)	RR (HL)	11 001 011 00 011 110						S/D		S/D		2	13		1	1	R	P	R	1
	RR (IX+d)	11 011 101 11 001 011 < d > 00 011 110						S/D		S/D		4	19		1	1	R	P	R	1
RR (IY+d)	RR (IY+d)	11 111 101 11 001 011 < d > 00 011 110						S/D		S/D		4	19		1	1	R	P	R	1
	RRCA	00 001 111						S/D		S/D		1	3		.	.	R	.	R	1
RRC g	RRC g	11 001 011 00 001 g						S/D		S/D		2	7		1	1	R	P	R	1
	RRC (HL)	11 001 011 00 001 110						S/D		S/D		2	13		1	1	R	P	R	1
RRC (IX+d)	RRC (IX+d)	11 011 101 11 001 011 < d > 00 001 110						S/D		S/D		4	19		1	1	R	P	R	1
	RRC (IY+d)	11 111 101 11 001 011 < d > 00 001 110						S/D		S/D		4	19		1	1	R	P	R	1

(continued)

3

Table 12 Rotate and Shift Instructions (cont)

Operation Name	Mnemonics	Opcode	Addressing						Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0
			S	Z	H	P/V	N	C										
Rotate and Shift Data	RRD	11 101 101 01 100 111						S/D		2	16		1	1	1	1	0	
	SLA g	11 001 011 00 100 g				S/D				2	7		1	1	1	1	1	
	SLA (HL)	11 001 011 00 100 110					S/D			2	13		1	1	1	1	1	
	SLA (IX+d)	11 011 101 11 001 011 < d > 00 100 110				S/D				4	19		1	1	1	1	1	
	SLA (IY+d)	11 111 101 11 001 011 < d > 00 100 110				S/D				4	19		1	1	1	1	1	
	SRA g	11 001 011 00 101 g				S/D				2	7		1	1	1	1	1	
	SRA (HL)	11 001 011 00 101 110					S/D			2	13		1	1	1	1	1	
	SRA (IX+d)	11 011 101 11 001 011 < d > 00 101 110				S/D				4	19		1	1	1	1	1	
	SRA (IY+d)	11 111 101 11 001 011 < d > 00 101 110				S/D				4	19		1	1	1	1	1	
	SRL g	11 001 011 00 111 g				S/D				2	7		1	1	1	1	1	
	SRL (HL)	11 001 011 00 111 110					S/D			2	3		1	1	1	1	1	
	SRL (IX+d)	11 011 101 11 001 011 < d > 00 111 110				S/D				4	19		1	1	1	1	1	
	SRL (IY+d)	11 111 101 11 001 011 < d > 00 111 110				S/D				4	19		1	1	1	1	1	

Table 13 Bit Manipulation Instructions

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Bit Set	SET b,g	11 001 011 11 b g				S/D				2	7	1→b·gr	.	.	.	.	.	.
	SET b,(HL)	11 001 011 11 b 110					S/D			2	13	1→b·(HL) <sub>w</sub>	.	.	.	.	.	.
	SET b,(IX+d)	11 011 101 11 001 011 < d > 11 b 110			S/D					4	19	1→b·(IX+d) <sub>w</sub>	.	.	.	.	.	.
	SET b,(IY+d)	11 111 101 11 001 011 < d > 11 b 110			S/D					4	19	1→b·(IY+d) <sub>w</sub>	.	.	.	.	.	.
Bit Reset	RES b,g	11 001 011 10 b g				S/D				2	7	0→b·gr	.	.	.	.	.	.
	RES b,(HL)	11 001 011 10 b 110					S/D			2	13	0→b·(HL) <sub>w</sub>	.	.	.	.	.	.
	RES b,(IX+d)	11 011 101 11 001 011 < d > 10 b 110			S/D					4	19	0→b·(IX+d) <sub>w</sub>	.	.	.	.	.	.
	RES b,(IY+d)	11 111 101 11 001 011 < d > 10 b 110			S/D					4	19	0→b·(IY+d) <sub>w</sub>	.	.	.	.	.	.
Bit Test	BIT b,g	11 001 011 01 b g				S				2	6	b·gr→z	X	1	S	X	R	.
	BIT b,(HL)	11 001 011 01 b 110					S			2	9	b·(HL) <sub>w</sub> →z	X	1	S	X	R	.
	BIT b,(IX+d)	11 011 101 11 001 011 < d > 01 b 110			S					4	15	b·(IX+d) <sub>w</sub> →z	X	1	S	X	R	.
	BIT b,(IY+d)	11 111 101 11 001 011 < d > 01 b 110			S					4	15	b·(IY+d) <sub>w</sub> →z	X	1	S	X	R	.

**Table 14 Arithmetic Instructions (16 Bit)**

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
ADD	ADD HL,ww	00 ww1 001				S			D		1	7	$HL_n + ww_n \rightarrow HL_n$	.	.	X	.	R	1
	ADD IX,xx	11 011 101 00 xx1 001				S			D		2	10	$IX_n + xx_n \rightarrow IX_n$	.	.	X	.	R	1
	ADD IY,yy	11 111 101 00 yy1 001				S			D		2	10	$IY_n + yy_n \rightarrow IY_n$	.	.	X	.	R	1
ADC	ADC HL,ww	11 101 101 01 ww1 010				S			D		2	10	$HL_n + ww_n + c \rightarrow HL_n$	1	1	X	V	R	1
DEC	DEC ww	00 ww1 011				S/D					1	4	$ww_n - 1 \rightarrow ww_n$	.	.	.	.	.	.
	DEC IX	11 011 101 00 101 011							S/D		2	7	$IX_n - 1 \rightarrow IX_n$	.	.	.	.	.	.
	DEC IY	11 111 101 00 101 011							S/D		2	7	$IY_n - 1 \rightarrow IY_n$	.	.	.	.	.	.
INC	INC ww	00 ww0 011				S/D					1	4	$ww_n + 1 \rightarrow ww_n$	.	.	.	.	.	.
	INC IX	11 011 101 00 100 011							S/D		2	7	$IX_n + 1 \rightarrow IX_n$	.	.	.	.	.	.
	INC IY	11 111 101 00 100 011							S/D		2	7	$IY_n + 1 \rightarrow IY_n$	.	.	.	.	.	.
SBC	SBC HL,ww	11 101 101 01 ww0 010				S			D		2	10	$HL_n - ww_n - c \rightarrow HL_n$	1	1	X	V	S	1

Data Transfer Instructions

Table 15 8-Bit Load

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	H	P/V	N	C
Load 8-Bit Data	LD A,I	11 101 101						S/D		2	6	Ir→Ar	1	1	R	IEF <sub>1</sub>	R	.
		01 010 111																
	LD A,R	11 101 101						S/D		2	6	Rr→Ar	1	1	R	IEF <sub>1</sub>	R	.
		01 011 111																
	LD A,(BC)	00 001 010						S	D	1	6	(BC) <sub>n</sub> →Ar (Note 1)	.	.	.	.	.	.
	LD A,(DE)	00 011 010						S	D	1	6	(DE) <sub>n</sub> →Ar	.	.	.	.	.	.
	LD A,(mm)	00 111 010		S					D	3	12	(mm) <sub>n</sub> →Ar	.	.	.	.	.	.
		< n >																
		< m >																
	LD I,A	11 101 101							S/D		2	6	Ar→Ir	.	.	.	.	.
		01 000 111																
	LD R,A	11 101 101							S/D		2	6	Ar→Rr	.	.	.	.	.
		01 001 111																
	LD (BC),A	00 000 010							D	S	1	7	Ar→(BC) <sub>n</sub>	.	.	.	.	.
	LD (DE),A	00 010 010							D	S	1	7	Ar→(DE) <sub>n</sub>	.	.	.	.	.
	LD (mm),A	00 110 010			D				S	S	3	13	Ar→(mm) <sub>n</sub>	.	.	.	.	.
		< n >																
		< m >																
	LD g,g'	01 g g'					S/D				1	4	gr→gr	.	.	.	.	.
	LD g,(HL)	01 g 110					D	S			1	6	(HL) <sub>n</sub> →gr	.	.	.	.	.
	LD g,m	00 g 110		S					D		2	6	m→gr	.	.	.	.	.
		< m >																
	LD g,(IX+d)	11 011 101				S	D				3	14	(IX+d) <sub>n</sub> →gr	.	.	.	.	.
		01 g 110																
		< d >																
	LD g,(IY+d)	11 111 101				S	D				3	14	(IY+d) <sub>n</sub> →gr	.	.	.	.	.
		01 g 110																
		< d >																
LD (HL),m	00 110 110		S					D		2	9	m→(HL) <sub>n</sub>	.	.	.	.	.	
	< m >																	
LD (IX+d),m	11 011 101		S		D					4	15	m→(IX+d) <sub>n</sub>	.	.	.	.	.	
	00 110 110																	
	< d >																	
	< m >																	
LD (IY+d),m	11 111 101		S		D					4	15	m→(IY+d) <sub>n</sub>	.	.	.	.	.	
	00 110 110																	
	< d >																	
	< m >																	
LD (HL),g	01 110 g					S	D			1	7	gr→(HL) <sub>n</sub>	.	.	.	.	.	
LD (IX+d),g	11 011 101				D	S				3	15	gr→(IX+d) <sub>n</sub>	.	.	.	.	.	
	01 110 g																	
	< d >																	
LD (IY+d),g	11 111 101				D	S				3	15	gr→(IY+d) <sub>n</sub>	.	.	.	.	.	
	01 110 g																	
	< d >																	

Note: 1 Interrupts are not sampled at the end of LD A, I or LD A, R.

3



Table 16 16-Bit Load

Operation Name	Mnemonics	Opcode	Addressing								Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0		
																			S	Z
Load 16-Bit Data	LD ww,nn	00 ww0 001 < n > < m >	S			D					3	9	mn→ww <sub>n</sub>	.	.	.	.	.	.	
	LD IX,nn	11 011 101 00 100 001 < n > < m >	S						D		4	12	mn→IX <sub>n</sub>	.	.	.	.	.	.	
	LD IY,nn	11 111 101 00 100 001 < n > < m >	S						D		4	12	mn→IY <sub>n</sub>	.	.	.	.	.	.	
	LD SP,HL	11 111 001							S/D		1	4	HL <sub>n</sub> →SP <sub>n</sub>	.	.	.	.	.	.	
	LD SP,IX	11 011 101							S/D		2	7	IX <sub>n</sub> →SP <sub>n</sub>	.	.	.	.	.	.	
	LD SP,IY	11 111 001							S/D		2	7	IY <sub>n</sub> →SP <sub>n</sub>	.	.	.	.	.	.	
	LD ww,(nn)	11 101 101 01 ww1 011 < n > < m >		S		D						4	18	(mn+1) <sub>n</sub> →wwHr (mn) <sub>n</sub> →wwLr	.	.	.	.	.	.
	LD HL,(nn)	00 101 010 < n > < m >		S					D			3	15	(mn+1) <sub>n</sub> →Hr (mn) <sub>n</sub> →Lr	.	.	.	.	.	.
	LD IX,(nn)	11 011 101 00 101 010 < n > < m >		S					D			4	18	(mn+1) <sub>n</sub> →IXHr (mn) <sub>n</sub> →IXLr	.	.	.	.	.	.
	LD IY,(nn)	11 111 101 00 101 010 < n > < m >		S					D			4	18	(mn+1) <sub>n</sub> →IYHr (mn) <sub>n</sub> →IYLr	.	.	.	.	.	.
	LD (nn),ww	11 101 101 01 ww0 011 < n > < m >			D		S					4	19	wwHr→(mn+1) <sub>n</sub> wwLr→(mn) <sub>n</sub>	.	.	.	.	.	.
	LD (nn),HL	00 100 010 < n > < m >			D				S			3	16	Hr→(mn+1) <sub>n</sub> Lr→(mn) <sub>n</sub>	.	.	.	.	.	.
	LD (nn),IX	11 011 101 00 100 010 < n > < m >			D				S			4	19	IXHr→(mn+1) <sub>n</sub> IXLr→(mn) <sub>n</sub>	.	.	.	.	.	.
	LD (nn),IY	11 111 101 00 100 010 < n > < m >			D				S			4	19	IYHr→(mn+1) <sub>n</sub> IYLr→(mn) <sub>n</sub>	.	.	.	.	.	.



Table 17 Block Transfer

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	H	P/V	N	C		
Block Transfer Search Data	CPD	11 101 101						S	S	2	12	Ar-(HL) <sub>M</sub>			3	2				
		10 101 001										BC <sub>R</sub> -1→BC <sub>R</sub>	1	1	1	1	S	·		
	CPDR	11 101 101						S	S	2	14	BC <sub>R</sub> ≠0 Ar=(HL) <sub>M</sub>			3	2				
		10 111 001									12	BC <sub>R</sub> =0 or Ar=(HL) <sub>M</sub>	1	1	1	1	S	·		
												Ar-(HL) <sub>M</sub>								
												Q   BC <sub>R</sub> -1→BC <sub>R</sub>								
												HL <sub>R</sub> +1→HL <sub>R</sub>								
												Repeat Q until								
												Ar=(HL) <sub>M</sub> or BC <sub>R</sub> =0			3	2				
												Ar-(HL) <sub>M</sub>	1	1	1	1	S	·		
												BC <sub>R</sub> -1→BC <sub>R</sub>								
												HL <sub>R</sub> +1→HL <sub>R</sub>			3	2				
											BC <sub>R</sub> ≠0 Ar=(HL) <sub>M</sub>	1	1	1	1	S	·			
											12	BC <sub>R</sub> =0 or Ar=(HL) <sub>M</sub>								
												Ar-(HL) <sub>M</sub>								
												Q   BC <sub>R</sub> -1→BC <sub>R</sub>								
												HL <sub>R</sub> +1→HL <sub>R</sub>								
												Repeat Q until								
												Ar=(HL) <sub>M</sub> or BC <sub>R</sub> =0								
												(HL) <sub>M</sub> →(DE) <sub>M</sub>			·	·	R	1	R	·
												BC <sub>R</sub> -1→BC <sub>R</sub>								
												DE <sub>R</sub> -1→DE <sub>R</sub>								
												HL <sub>R</sub> -1→HL <sub>R</sub>								
												(HL) <sub>M</sub> →(DE) <sub>M</sub>			·	·	R	R	R	·
												BC <sub>R</sub> -1→BC <sub>R</sub>								
												DE <sub>R</sub> -1→DE <sub>R</sub>								
												HL <sub>R</sub> +1→HL <sub>R</sub>								
												Repeat Q until								
												BC <sub>R</sub> =0								
												(HL) <sub>M</sub> →(DE) <sub>M</sub>			·	·	R	1	R	·
												BC <sub>R</sub> -1→BC <sub>R</sub>								
												DE <sub>R</sub> +1→DE <sub>R</sub>								
												HL <sub>R</sub> +1→HL <sub>R</sub>								
												Repeat Q until								
												BC <sub>R</sub> =0								
												(HL) <sub>M</sub> →(DE) <sub>M</sub>			·	·	R	R	R	·
												BC <sub>R</sub> -1→BC <sub>R</sub>								
												DE <sub>R</sub> +1→DE <sub>R</sub>								
												HL <sub>R</sub> +1→HL <sub>R</sub>								
												Repeat Q until								
												BC <sub>R</sub> =0								

Note: 2 P/V = 0: BC<sub>R</sub>-1 = 0  
 P/V = 1: BC<sub>R</sub>-1 ≠ 0  
 3 Z = 1: Ar = (HL)<sub>M</sub>  
 Z = 0: Ar ≠ (HL)<sub>M</sub>

3





Table 18 Stack and Exchange

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
PUSH	PUSH zz	11 zzo 101				S		D		1	11	zzLr→(SP-2) <sub>w</sub> zzHr→(SP-1) <sub>w</sub> SP <sub>a</sub> -2→SP <sub>a</sub>	.	.	.	.	.	.	
		11 011 101 11 100 101					S/D		2	14	IXLr→(SP-2) <sub>w</sub> IXHr→(SP-1) <sub>w</sub> SP <sub>a</sub> -2→SP <sub>a</sub>	.	.	.	.	.	.		
	PUSH IY	11 111 101					S/D		2	14	IYLr→(SP-2) <sub>w</sub> IYHr→(SP-1) <sub>w</sub> SP <sub>a</sub> -2→SP <sub>a</sub>	.	.	.	.	.	.		
		11 100 101											.	.	.	.	.	.	
	POP	POP zz	11 zzo 001				D		S		1	9	(SP+1) <sub>w</sub> →zzHr (SP) <sub>w</sub> →zzLr SP <sub>a</sub> +2→SP <sub>a</sub>	4	.	.	.	.	.
			11 011 101 11 100 001					S/D		2	12	(SP+1) <sub>w</sub> →IXHr (SP) <sub>w</sub> →IXLr SP <sub>a</sub> +2→SP <sub>a</sub>	.	.	.	.	.	.	
POP IY		11 111 101					S/D		2	12	(SP+1) <sub>w</sub> →IYHr (SP) <sub>w</sub> →IYLr SP <sub>a</sub> +2→SP <sub>a</sub>	.	.	.	.	.	.		
		11 100 001											.	.	.	.	.	.	
Exchange		EX AF,AF' EX DE,HL EXX	00 001 000					S/D		1	4	AF <sub>a</sub> →AF' <sub>a</sub> DE <sub>a</sub> →HL <sub>a</sub> BC <sub>a</sub> →BC' <sub>a</sub> DE <sub>a</sub> →DE' <sub>a</sub>	.	.	.	.	.	.	
			11 101 011					S/D		1	3	HL <sub>a</sub> →HL' <sub>a</sub>	.	.	.	.	.	.	
	11 011 001						S/D		1	3	Hr→(SP+1) <sub>w</sub> Lr→(SP) <sub>w</sub>	.	.	.	.	.	.		
	11 100 011						S/D		1	16	IYHr→(SP+1) <sub>w</sub> IXLr→(SP) <sub>w</sub>	.	.	.	.	.	.		
	EX (SP).HL	11 011 101					S/D		2	19	IYHr→(SP+1) <sub>w</sub> IXLr→(SP) <sub>w</sub>	.	.	.	.	.	.		
		11 100 011					S/D		2	19	IYHr→(SP+1) <sub>w</sub> IYLr→(SP) <sub>w</sub>	.	.	.	.	.	.		
	EX (SP).IX	11 111 101					S/D		2	19	IYHr→(SP+1) <sub>w</sub> IYLr→(SP) <sub>w</sub>	.	.	.	.	.	.		
		11 100 011					S/D		2	19	IYHr→(SP+1) <sub>w</sub> IYLr→(SP) <sub>w</sub>	.	.	.	.	.	.		

Note 4 In the case of POP AF, Flag is written a current contents of the stack.



Program Control Instructions

Table 19 Program Control

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
			S	Z	H	P/V	N	C											
Call	CALL mn < n > < m >	11 001 101		D							3	16	PCHr→(SP-1) <sub>m</sub> PCLr→(SP-2) <sub>m</sub> mn→PC <sub>n</sub> SP <sub>n</sub> -2→SP <sub>n</sub>	.	.	.	.	.	.
	CALL f,mn < n > < m >	11 f 100		D							3	6 (f false) 16 (f true)	continue f is false CALL mn f is true	.	.	.	.	.	.
Jump	DJNZ j < j-2 >	00 010 000							D		2	9 (Br≠0) 7 (Br=0)	Br-1→Br continue . Br=0 PC <sub>n</sub> +j→PC <sub>n</sub> . Br≠0	.	.	.	.	.	.
	JP f,mn < n > < m >	11 f 010		D							3	6 (f false) 9 (f true)	mn→PC <sub>n</sub> f is true continue f is false	.	.	.	.	.	.
	JP mn < n > < m >	11 000 011		D							3	9	mn→PC <sub>n</sub>	.	.	.	.	.	.
	JP (HL)	11 101 001						D			1	3	HL <sub>n</sub> →PC <sub>n</sub>	.	.	.	.	.	.
	JP (IX)	11 011 101						D			2	6	IX <sub>n</sub> →PC <sub>n</sub>	.	.	.	.	.	.
	JP (IY)	11 101 001						D			2	6	IY <sub>n</sub> →PC <sub>n</sub>	.	.	.	.	.	.
	JR j < j-2 >	00 011 000							D		2	8	PC <sub>n</sub> +j→PC <sub>n</sub>	.	.	.	.	.	.
	JR Cj < j-2 >	00 111 000								D	2	6	continue C=0	.	.	.	.	.	.
	JR NCj < j-2 >	00 110 000								D	2	8	PC <sub>n</sub> +j→PC <sub>n</sub> C=1 continue . C=1	.	.	.	.	.	.
	JR Zj < j-2 >	00 101 000								D	2	6	PC <sub>n</sub> +j→PC <sub>n</sub> C=0 continue Z=0	.	.	.	.	.	.
	JR NZj < j-2 >	00 100 000								D	2	6	PC <sub>n</sub> +j→PC <sub>n</sub> Z=1 continue Z=1	.	.	.	.	.	.
	JR NZj < j-2 >	00 100 000								D	2	8	PC <sub>n</sub> +j→PC <sub>n</sub> Z=0	.	.	.	.	.	.
	Return	RET	11 001 001							D		1	9	(SP) <sub>n</sub> →PCLr (SP+1) <sub>n</sub> →PCHr SP <sub>n</sub> +2→SP <sub>n</sub>	.	.	.	.	.
RET f		11 f 000								D	1	5 (f false) 10 (f true)	continue f is false RET f is true	.	.	.	.	.	.
RETI		11 101 101 01 001 101							D		2	22	(SP) <sub>n</sub> →PCLr (SP+1) <sub>n</sub> →PCHr SP <sub>n</sub> +2→SP <sub>n</sub>	.	.	.	.	.	.
RETN		11 101 101 01 000 101							D		2	12	(SP) <sub>n</sub> →PCLr (SP+1) <sub>n</sub> →PCHr SP <sub>n</sub> +2→SP <sub>n</sub> IEF <sub>n</sub> →IEF <sub>n</sub>	.	.	.	.	.	.
Restart	RST v	11 v 111							D		1	11	PCHr→(SP-1) <sub>m</sub> PCLr→(SP-2) <sub>m</sub> 0→PCHr v→PCLr SP <sub>n</sub> -2→SP <sub>n</sub>	.	.	.	.	.	.

3



I/O Instructions

Table 20 I/O

Operation Name	Mnemonics	Opcode	Addressing							I/O	Bytes	States	Operation	Flag											
			IMMED	EXT	IND	REG	REGI	IMP																	
									S					Z	H	P/V	N	C							
Input	IN A,(m)	11 011 011 < m >							D	S	2	9	(Am) <sub>1</sub> →Ar m→A <sub>0</sub> ~A <sub>7</sub> Ar→A <sub>8</sub> ~A <sub>15</sub>	.	.	.	.	.	.						
	IN g,(C)	11 101 101 01 g 000							D	S	2	9	(BC) <sub>1</sub> →gr g=110 Only the flags will change Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>8</sub> ~A <sub>15</sub>	1	1	R	P	R	.						
	IN0 g,(m)**	11 101 101 00 g 000 < m >								D	S	3	12	(00m) <sub>1</sub> →gr g=110 Only the flags will change m→A <sub>0</sub> ~A <sub>7</sub> 00→A <sub>8</sub> ~A <sub>15</sub>	1	1	R	P	R	.					
	IND	11 101 101 10 101 010								D	S	2	12	(BC) <sub>1</sub> →(HL) <sub>w</sub> HL <sub>w</sub> -1→HL <sub>w</sub> Br-1→Br Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>8</sub> ~A <sub>15</sub>		5			6	X	1	X	X	1	X
	INDR	11 101 101 10 111 010								D	S	2	14(Br≠0) 12(Br=0)	(BC) <sub>1</sub> →(HL) <sub>w</sub> Q HL <sub>w</sub> -1→HL <sub>w</sub> Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>8</sub> ~A <sub>15</sub>	X	S	X	X	6	1	X	X			
	INI	11 101 101 10 100 010								D	S	2	12	(BC) <sub>1</sub> →(HL) <sub>w</sub> HL <sub>w</sub> +1→HL <sub>w</sub> Br-1→Br Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>8</sub> ~A <sub>15</sub>	X	1	X	X	6	1	X	X			
	INIR	11 101 101 10 110 010								D	S	2	14(Br≠0) 12(Br=0)	(BC) <sub>1</sub> →(HL) <sub>w</sub> Q HL <sub>w</sub> +1→HL <sub>w</sub> Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>8</sub> ~A <sub>15</sub>	X	S	X	X	6	1	X	X			

Note 5 Z = 1. Br-1 = 0  
 Z = 0. Br-1 ≠ 0  
 6 N = 1 MSB of Data = 1  
 N = 0 MSB of Data = 0

(continued)



Table 20 I/O (cont)

Operation Name	Mnemonics	Opcode	Addressing						I/O	Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP					7	6	4	2	1	0		
Output	OUT (m)A	11 010 011 < m >						S	D	2	10	Ar→(Am) <sub>1</sub> m→A <sub>0</sub> ~A <sub>7</sub>	.	.	.	.	.	.		
	OUT (C)g	11 101 101 01 g 001				S			D	2	10	Ar→A <sub>0</sub> ~A <sub>15</sub> gr→(BC) <sub>1</sub> Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>0</sub> ~A <sub>15</sub>	.	.	.	.	.			
	OUT0 (m)g**	11 101 101 00 g 001 < m >				S			D	3	13	gr→(00m) <sub>1</sub> m→A <sub>0</sub> ~A <sub>7</sub> 00→A <sub>0</sub> ~A <sub>15</sub>	.	.	.	.	.			
	OTDM**	11 101 101 10 001 011					S		D	2	14	(HL) <sub>w</sub> →(00C) <sub>1</sub> HL <sub>0</sub> -1→HL <sub>w</sub> Cr-1→Cr Br-1→Br Cr→A <sub>0</sub> ~A <sub>7</sub> 00→A <sub>0</sub> ~A <sub>15</sub>	1	1	1	1	P	1	1	
	OTDMR**	11 101 101 10 011 011					S		D	2	16(Br≠0) 14(Br=0)	(HL) <sub>w</sub> →(00C) <sub>1</sub> Q HL <sub>0</sub> -1→HL <sub>w</sub> Cr-1→Cr Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> ~A <sub>7</sub> 00→A <sub>0</sub> ~A <sub>15</sub>	R	S	R	S	1	R	6	
	OTDR	11 101 101 10 111 011					S		D	2	14(Br≠0) 12(Br=0)	(HL) <sub>w</sub> →(BC) <sub>1</sub> Q HL <sub>0</sub> -1→HL <sub>w</sub> Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> ~A <sub>7</sub> 00→A <sub>0</sub> ~A <sub>15</sub>	X	S	X	X	1	X	6	
	OUTI	11 101 101 10 100 011					S		D	2	12	(HL) <sub>w</sub> →(BC) <sub>1</sub> HL <sub>0</sub> +1→HL <sub>w</sub> Br-1→Br Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>0</sub> ~A <sub>15</sub>	X	1	X	X	1	X	5	6
	OTIR	11 101 101 10 110 011					S		D	2	14(Br≠0) 12(Br=0)	(HL) <sub>w</sub> →(BC) <sub>1</sub> Q HL <sub>0</sub> +1→HL <sub>w</sub> Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>0</sub> ~A <sub>15</sub>	X	S	X	X	1	X	6	
	TSTIO m**	11 101 101 01 110 100 < m >		S					S	S	3	12	(00C) <sub>1</sub> · m Cr→A <sub>0</sub> ~A <sub>7</sub> 00→A <sub>0</sub> ~A <sub>15</sub>	1	1	S	P	R	R	
	OTIM**	11 101 101 10 000 011						S		D	2	14	(HL) <sub>w</sub> →(00C) <sub>1</sub> HL <sub>0</sub> +1→HL <sub>w</sub> Cr+1→Cr Br-1→Br Cr→A <sub>0</sub> ~A <sub>7</sub> 00→A <sub>0</sub> ~A <sub>15</sub>	1	1	1	1	P	1	1
	OTIMR**	11 101 101 10 010 011					S		D	2	16(Br≠0) 14(Br=0)	(HL) <sub>w</sub> →(00C) <sub>1</sub> Q HL <sub>0</sub> +1→HL <sub>w</sub> Cr+1→Cr Br-1→Br Repeat Q until Br=0 Cr→A <sub>0</sub> ~A <sub>7</sub> 00→A <sub>0</sub> ~A <sub>15</sub>	R	S	R	S	1	R	6	
	OUTD	11 101 101 10 101 011					S		D	2	12	(HL) <sub>w</sub> →(BC) <sub>1</sub> HL <sub>0</sub> -1→HL <sub>w</sub> Br-1→Br Cr→A <sub>0</sub> ~A <sub>7</sub> Br→A <sub>0</sub> ~A <sub>15</sub>	X	1	X	X	1	X	5	6

Note: 5 Z = 1. Br-1 = 0  
 Z = 0. Br-1 ≠ 0  
 6 N = 1: MSB of Data = 1  
 N = 0: MSB of Data = 0



Special Control Instructions

Table 21 Special Control

Operation Name	Mnemonics	Opcode	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
								S/D					S	Z	H	P/V	N	C		
Special Function	DAA	00 100 111							S/D		1	4	Decimal Adjust Accumulator	1	1	1	P	·	1	
Carry Control	CCF	00 111 111									1	3	$\bar{C}$ -C	·	·	R	·	R	1	
	SCF	00 110 111									1	3	1-C	·	·	R	·	R	S	
CPU Control	DI	11 110 011									1	3	0→IEF <sub>1</sub> , 0→IEF <sub>2</sub>	7	·	·	·	·	·	
	EI	11 111 011									1	3	1→IEF <sub>1</sub> , 1→IEF <sub>2</sub>	7	·	·	·	·	·	
	HALT	01 110 110									1	3	CPU halted		·	·	·	·	·	
	IM 0	11 101 101										2	6	Interrupt mode 0		·	·	·	·	·
		01 000 110														·	·	·	·	·
	IM 1	11 101 101										2	6	Interrupt mode 1		·	·	·	·	·
		01 010 110														·	·	·	·	·
	IM 2	11 101 101										2	6	Interrupt mode 2		·	·	·	·	·
		01 011 110														·	·	·	·	·
	NOP	00 000 000										1	3	No operation		·	·	·	·	·
	SLP**	11 101 101										2	8	Sleep		·	·	·	·	·
		01 110 110														·	·	·	·	·

Note 7 Interrupts are not sampled at the end of DI or EI.



■ INSTRUCTION SUMMARY IN ALPHABETICAL ORDER

MNEMONICS	Bytes	Machine Cycles	States
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+ d)	3	6	14
ADC A, (IY+ d)	3	6	14
ADD A,m	2	2	6
ADD A,g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+ d)	3	6	14
ADD A, (IY+ d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+ d)	3	6	14
AND (IY+ d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+ d)	4	5	15
BIT b, (IY+ d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)

Note \*\* : New instructions added to Z80

(continued)

3



MNEMONICS	Bytes	Machine Cycles	States
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$ )
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$ )
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$ )
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$ )
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

(continued)



MNEMONICS	Bytes	Machine Cycles	States
DJNZ j	2	5	9 (If Br≠0)
	2	3	7 (If Br=0)
EI	1	1	3
EX AF,AF'	1	2	4
EX DE,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A,(m)	2	3	9
IN g,(C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
IND	2	4	12
INDR	2	6	14 (If Br≠0)

(continued)

3





MNEMONICS	Bytes	Machine Cycles	States
INDR	2	4	12 (If Br=0)
INO g,(m)**	3	4	12
JP f,mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)

(continued)



MNEMONICS	Bytes	Machine Cycles	States
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A,I	2	2	6
LD A, (mn)	3	4	12
LD A,R	2	2	6
LD (BC),A	1	3	7
LDD	2	4	12
LD (DE),A	1	3	7
LD ww,mn	3	3	9
LD ww,(mn)	4	6	18
LDDR	2	6	14 (If BC <sub>R</sub> ≠0)
	2	4	12 (If BC <sub>R</sub> =0)
LD (HL),m	2	3	9
LD HL,(mn)	3	5	15
LD (HL),g	1	3	7
LDI	2	4	12
LD I,A	2	2	6
LDIR	2	6	14 (If BC <sub>R</sub> ≠0)
	2	4	12 (If BC <sub>R</sub> =0)
LD IX,mn	4	4	12
LD IX,(mn)	4	6	18
LD (IX+d),m	4	5	15
LD (IX+d),g	3	7	15
LD IY,mn	4	4	12
LD IY,(mn)	4	6	18
LD (IY+d),m	4	5	15
LD (IY+d),g	3	7	15

(continued)

3



MNEMONICS	Bytes	Machine Cycles	States
LD (mn),A	3	5	13
LD (mn),ww	4	7	19
LD (mn),HL	3	6	16
LD (mn),IX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT ww**	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM**	2	6	14
OTDMR**	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTDR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)

(continued)



MNEMONICS	Bytes	Machine Cycles	States
OTIM**	2	6	14
OTIMR**	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m),A	2	4	10
OUT (C),g	2	4	10
OUTO (m),g **	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b,(IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	10	22
RETN	2	4	12

(continued)

3



MNEMONICS	Bytes	Machine Cycles	States
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A,(HL)	1	2	6
SBC A,(IX+d)	3	6	14
SBC A,(IY+d)	3	6	14
SBC A,m	2	2	6

(continued)



MNEMONICS	Bytes	Machine Cycles	States
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP**	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
**TSTIO m	3	4	12
**TST g	2	3	7

(continued)

3



MNEMONICS	Bytes	Machine Cycles	States
TST m**	3	3	9
TST (HL)**	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4



■ OPCODE MAP

Table 22 First Opcode Map

Instruction format: XX

		ww(Lo = All)								g (Lo = 0 - 7)				Lo = 0 - 7											
		BC	DE	HL	SP	B	D	H	(HL)	B	D	H	(HL)	1000	1001	1010	1011	BC	DE	HL	AF	zz			
		g (Lo = 0 - 7)								Lo = 0 - 7				Lo = 0 - 7											
		B	D	H	(HL)	B	D	H	(HL)	1000	1001	1010	1011	00H	10H	20H	30H	v							
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F								
S (Hi = All)	B	0000	0	NOP	DJNZ j	JR NZ, j	JR NC, j																		
	C	0001	1		LD ww, mn																				
	D	0010	2	LD (ww), A	LD (mn), HL	LD (mn), A																			
	E	0011	3		INC ww																				
	H	0100	4		INC g																				
	L	0101	5		DEC g																				
	(HL)	0110	6		LD g, m																				
	A	0111	7	RLCA	RLA	DAA	SCF																		
	B	1000	8	EXAF, AF	JR j	JR Z, j	JR C, j																		
	C	1001	9		ADD HL, ww																				
	D	1010	A	LD A, (ww)	LD HL, (mn)	LD A, (mn)																			
	E	1011	B		DEC ww																				
	H	1100	C		INC g																				
	L	1101	D		DEC g																				
	(HL)	1110	E		LD g, m																				
	A	1111	F	RRCA	RRA	CPL	CCF																		

- Notes: 1. (HL) replaces g.  
 2. (HL) replaces s.  
 3. If DDH is added as first opcode for the instructions which have HL or (HL) as an operand in table 1, the instructions are executed replacing HL with IX and (HL) with (IX + d).

ex: 22H: LD (mn), HL  
 DDH 22H: LD (mn), IX

If FDH is added as first opcode for the instructions which have HL or (HL) as an operand in table 1, the instructions are executed replacing HL with IY and (HL) with (IY + d).

ex: 34H: INC (HL)  
 FDH 34H: INC (IY + d)

However, JP (HL) and EX DE, HL are exceptions. Note the followings:

If DDH is added as first opcode for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed.

If FDH is added as first opcode for JP (HL), (IY) replaces (HL) as operand and JP (IY) is executed.

Even if DDH or FDH is added as first opcode for EX DE, HL, HL is not replaced and the instruction is regarded as illegal.





**Table 23 Second Opcode Map**  
**Instruction format: CB XX**

Lo \ Hi		b (Lo = 0 - 7)																Op
		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
0		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
b (H = All)	B	0000	0														0	
	C	0001	1														1	
	D	0010	2														2	
	E	0011	3														3	
	H	0100	4	RLC g	RL g	SLA g											4	
	L	0101	5														5	
	(HL)	0110	6	(Note 1)	(Note 1)	(Note 1)											6	
	A	0111	7														7	
	B	1000	8														8	
	C	1001	9														9	
	D	1010	A														A	
	E	1011	B														B	
	H	1100	C	RRC g	RR g	SRA g	SRL g										C	
	L	1101	D														D	
	(HL)	1110	E	(Note 1)	(Note 1)	(Note 1)	(Note 1)										E	
	A	1111	F														F	

b (Lo = 8 - nF)		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
						1	3	5	7	1	3	5	7	1	3	5	7

Note 1 If DDH is added as first opcode for the instructions which have (HL) as operand in table 2, the instructions are executed replacing (HL) with (IX + d)  
 If FDH is added as first opcode for the instructions which have (HL) as operand in table 2, the instructions are executed replacing (HL) with (IY + d)

**Table 24 Second Opcode Map**  
**Instruction format: ED XX**

Lo \ Hi		ww (Lo = All)																Op
		BC	DE	HL	SP													
Lo \ Hi		g (Lo = 0 - 7)								b (Lo = 0 - 7)								Op
		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
0		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
	0000	0	IN0 g, (m)				IN g, (C)						LDI	LDIR				0
	0001	1	OUT0 (m), g				OUT (C), g						CPI	CPIR				1
	0010	2					SBC HL, ww						INI	INIR				2
	0011	3					LD (mn), ww				OTIM	OTIMR	OUTI	OTIR				3
	0100	4	TST g		TST (HL)		NEG		TST m		TST0 m							4
	0101	5					RETn											5
	0110	6					IM 0		IM 1		SLP							6
	0111	7					LDI, A		LDA, I		RRD							7
	1000	8	IN0 g, (m)				IN g, (C)						LDD	LDDR				8
	1001	9	OUT0 (m), g				OUT (C), g						CPD	CPDR				9
	1010	A					ADC HL, ww						IND	INDR				A
	1011	B					LD ww, (mn)				OTDM	OTDMR	OUTD	OTDR				B
	1100	C	TST g				MLT ww											C
	1101	D					RETI											D
	1110	E					IM 2											E
	1111	F	LD R, A		LD A, R		RLD											F

g (Lo = 8 - F)		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		C	E	L	A	C	E	L	A								



■ BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	$\overline{ST}$
	Cycle	States									
ADD HL,ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub> — MC <sub>5</sub>	TITITITI	*	Z	1	1	1	1	1	1	1
ADD IX,xx ADD IY,yy	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub> — MC <sub>6</sub>	TITITITI	*	Z	1	1	1	1	1	1	1
ADC HL,ww SBC HL,ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub> — MC <sub>6</sub>	TITITITI	*	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g SUB g SBC A,g AND g OR g XOR g CP g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m AND m OR m XOR m CP m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d) ADC A, (IX+d) ADC A, (IY+d) SUB (IX+d) SUB (IY+d) SBC A, (IX+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1

Note: • (Address): Invalid  
 Z (Data): High impedance.  
 \*\*: New instructions added to Z80

(continued)

3



HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
SBC A, (IY+d)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand	d	0	1	0	1	1	1	1
AND (IX+d)			Address								
AND (IY+d)											
OR (IX+d)	MC <sub>4</sub> —	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
OR (IY+d)	MC <sub>5</sub>										
XOR (IX+d)											
XOR (IY+d)	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d	Data	0	1	0	1	1	1	1
CP (IX+d)			IY+d								
CP (IY+d)											
BIT b,g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
			Address								
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd opcode	0	1	0	1	0	1	1
			Address								
BIT b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
			Address								
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd opcode	0	1	0	1	0	1	1
			Address								
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
BIT b, (IX+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
			Address								
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd opcode	0	1	0	1	0	1	1
			Address								
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand	d	0	1	0	1	1	1	1
			Address								
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd opcode	3rd opcode	0	1	0	1	0	1	1
			Address								
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d	Data	0	1	0	1	1	1	1
			IY+d								
CALL mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
			Address								
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand	n	0	1	0	1	1	1	1
			Address								
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand	m	0	1	0	1	1	1	1
			Address								
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn (f condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
			Address								
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand	n	0	1	0	1	1	1	1
			Address								

(continued)



Instruction	Machines		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
CALL f,mn (if condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
CPI CPD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> - MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPIR CPDR (if BC <sub>n</sub> ≠0 and Ar≠(HL) <sub>M</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> - MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPIR CPDR (if BC <sub>n</sub> =0 or Ar=(HL) <sub>M</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> - MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
DAA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
DI (Note 1)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0

Note: 1 Interrupt request is not sampled

(continued)



# HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
DJNZ J (If Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> (Note 2)	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>4</sub> — MC <sub>5</sub>	T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
DJNZ J (If Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> (Note 1)	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
EI (Note 3)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
EX DE, HL EXX	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
EX AF, AF'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
EX (SP), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	H	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1

Note 2 DMA, refresh, or bus release cannot be executed after this state (Request is ignored)

(continued)

3 Interrupt request is not sampled



Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
EX (SP), IX EX (SP), IY	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	—	—	Next opcode Address	Next opcode	0	1	0	1	0	0	0
IM 0 IM 1 IM 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
INC g DEC g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
INC (IX+d) INC (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
DEC (IX+d) DEC (IY+d)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> — MC <sub>5</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	Data	0	1	0	1	1	1	1
	MC <sub>7</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	Data	1	0	0	1	1	1	1
	MC <sub>9</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	Data	1	0	0	1	1	1	1
INC ww DEC ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
INC IX INC IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
DEC IX DEC IY	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1

(continued)

3



HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
IN A,(m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> —A <sub>7</sub> A to A <sub>8</sub> —A <sub>15</sub>	Data	0	1	1	0	1	1	1
IN g,(C)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
INO g,(m)**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> —A <sub>7</sub> OOH to A <sub>8</sub> —A <sub>15</sub>	Data	0	1	1	0	1	1	1
INI IND	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
INIR INDR (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
	MC <sub>5</sub> — MC <sub>6</sub>	TiT <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	INIR INDR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1
MC <sub>2</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
MC <sub>3</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
MC <sub>4</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1

(continued)



Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
JP mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn (if f is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn (if f is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
JR j	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> — MC <sub>4</sub>	TiTi	*	Z	1	1	1	1	1	1	1
JR C <sub>j</sub> JR NC <sub>j</sub> JR Z <sub>j</sub> JR NZ <sub>j</sub> (if condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
JR C <sub>j</sub> JR NC <sub>j</sub> JR Z <sub>j</sub> JR NZ <sub>j</sub> (if condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> — MC <sub>4</sub>	TiTi	*	Z	1	1	1	1	1	1	1
LD g,g'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
LD g,m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1

(continued)

3



# HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
LD g, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> — MC <sub>5</sub>	TiT <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	Data	0	1	0	1	1	1	1
	LD (HL),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1
MC <sub>2</sub>		T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
MC <sub>3</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	g	1	0	0	1	1	1	1
LD (IX+d),g LD (IY+d),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> — MC <sub>6</sub>	TiT <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	g	1	0	0	1	1	1	1
	LD (HL),m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1
MC <sub>2</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
MC <sub>3</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
LD (IX+d),m LD (IY+d),m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	Data	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0

(continued)



Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
LD A, (BC) LD A, (DE)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	Data	0	1	0	1	1	1	1
LD A, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mñ	Data	0	1	0	1	1	1	1
LD (BC),A LD (DE),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	A	1	0	0	1	1	1	1
LD (mn),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	A	1	0	0	1	1	1	1
LD A, I (Note 4) LD A, R LD I, A LD R, A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
LD ww, mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
LD IX, mn LD IY, mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1

Note 4 Interrupt request is not sampled

(continued)

3

# HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
LD HL, (mn)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	Data	0	1	0	1	1	1	1
LD ww, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	Data	0	1	0	1	1	1	1
	LD IX, (mn) LD IY, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	Data	0	1	0	1	1	1	1
LD (mn), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	L	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	H	1	0	0	1	1	1	1

(continued)



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
LD (mn),ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	wwL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	wwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	IXL IYL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
LD SP,IX LD SP,IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
LDI LDD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1

(continued)

3

# HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
LDIR LDDR (if BC <sub>R</sub> ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1
	MC <sub>5</sub> — MC <sub>6</sub>	TiTi	*	Z	1	1	1	1	1	1	1
LDIR LDDR (if BC <sub>R</sub> = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1
MLT ww**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub> — MC <sub>13</sub>	TiTiTiTi TiTiTiTi TiTiTi	*	Z	1	1	1	1	1	1	1
NEG	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
NOP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
OUT (m),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> —A <sub>7</sub> A to A <sub>8</sub> —A <sub>15</sub>	A	1	0	1	0	1	1	1

(continued)



Instruction	Machine			Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States	Address								
OUT (C),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	g	1	0	1	0	1	1	1
OUTO (m),g**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> -A <sub>7</sub> OOH to A <sub>8</sub> -A <sub>15</sub>	g	1	0	1	0	1	1	1
OTIM** OTDM**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> -A <sub>7</sub> OOH to A <sub>8</sub> -A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
OTIMR** OTDMR** (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> -A <sub>7</sub> OOH to A <sub>8</sub> -A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub> - MC <sub>8</sub>	T <sub>1</sub> T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
OTIMR** OTDMR** (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> -A <sub>7</sub> OOH to A <sub>8</sub> -A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1

(continued)

3



# HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
OUTI OUTD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
OTIR OTDR (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
	MC <sub>5</sub> — MC <sub>6</sub>	TiTi	*	Z	1	1	1	1	1	1	1
OTIR OTDR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
POP zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	Data	0	1	0	1	1	1	1
POP IX POP IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0

(continued)



Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
POP IX POP IY	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	Data	0	1	0	1	1	1	1
PUSH zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub> — MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	zzH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	zzL	1	0	0	1	1	1	1
	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
PUSH IX PUSH IY	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub> — MC <sub>4</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	IXL IYL	1	0	0	1	1	1	1
	RET	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1
MC <sub>2</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
MC <sub>3</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	Data	0	1	0	1	1	1	1
RET f (if condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub> — MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
RET f (if condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	Data	0	1	0	1	1	1	1

(continued)

3



HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
RETI	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st	0	1	0	1	0 <sub>s</sub>	1	0
			Address	opcode					1		
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd	0	1	0	1	0 <sub>s</sub>	1	1
			Address	opcode					1		
	MC <sub>3</sub> — MC <sub>5</sub>	T <sub>1</sub> T <sub>1</sub> T <sub>1</sub>	*	Z	1	1	1	1	1 <sub>s</sub>	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st	0	1	0	1	0 <sub>s</sub>	1	1
			Address	opcode					0		
	MC <sub>7</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1 <sub>s</sub>	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd	0	1	0	1	0 <sub>s</sub>	1	1
			Address	opcode					1		
MC <sub>9</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1 <sub>s</sub>	1	1	
MC <sub>10</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	Data	0	1	0	1	1 <sub>s</sub>	1	1	
								1			
RLCA RLA RRCA RRA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
RLC g RL g RRC g RR g SLA g SRA g SRL g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
RLC (HL) RL (HL) RRC (HL) RR (HL) SLA (HL) SRA (HL) SRL (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1	
MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1	
MC <sub>4</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1	
MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1	

Note 5 The upper and lower data show the state of LIR when LIRE = 1 and LIRE = 0 respectively

(continued)



Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
RLC (IX + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
RLC (IY + d)			Address	opcode							
RL (IX + d)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd opcode	0	1	0	1	0	1	1
RL (IY + d)			Address	opcode							
RRC (IX + d)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand	d	0	1	0	1	1	1	1
RRC (IY + d)			Address								
RR (IX + d)	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd opcode	3rd opcode	0	1	0	1	0	1	1
RR (IY + d)			Address	opcode							
SLA (IX + d)	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d	Data	0	1	0	1	1	1	1
SLA (IY + d)			IY+d								
SRA (IX + d)	MC <sub>6</sub>	Ti	*	Z	1	1	1	1	1	1	1
SRA (IY + d)											
SRL (IX + d)	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d	Data	1	0	0	1	1	1	1
SRL (IY + d)			IY+d								
RLD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
RRD			Address	opcode							
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd opcode	0	1	0	1	0	1	1
			Address	opcode							
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> — MC <sub>7</sub>	TiTiTiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
RST v	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
			Address	opcode							
	MC <sub>2</sub> — MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
SCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
			Address	opcode							
SET b,g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
RES b,g			Address	opcode							
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd opcode	0	1	0	1	0	1	1
			Address	opcode							
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
SET b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode	1st opcode	0	1	0	1	0	1	0
RES b, (HL)			Address	opcode							
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode	2nd opcode	0	1	0	1	0	1	1
			Address	opcode							
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1

(continued)

HD641180X, HD643180X, HD647180X

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
SET b, (IX+d) SET b, (IY+d) RES b, (IX+d) RES b, (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd opcode Address	3rd opcode	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	Data	1	0	0	1	1	1	1
SLP**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	—	—	FFFFFH	Z	1	1	1	1	1	0	1
TSTIO m**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> —A <sub>7</sub> OOH to A <sub>8</sub> —A <sub>15</sub>	Data	0	1	1	0	1	1	1
TST g**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
TST m**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
TST (HL)**	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st opcode Address	1st opcode	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd opcode Address	2nd opcode	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1

(continued)



INTERRUPT

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
NMI	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	Next opcode Address (PC)	Z	0	1	0	1	0	1	0
	MC <sub>2</sub> — MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
	INT <sub>0</sub> Mode 0 (RST Inserted)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next opcode Address (PC)	1st opcode	1	1	1	0	0	1
	MC <sub>2</sub> — MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
INT <sub>0</sub> Mode 0 (CALL Inserted)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next opcode Address (PC)	1st opcode	1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC+1	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PC+2(H)	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PC+2(L)	1	0	0	1	1	1	1
INT <sub>0</sub> Mode 1	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next opcode Address (PC)	Z	1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
INT <sub>0</sub> Mode 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next opcode Address (PC)	Vector	1	1	1	0	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector+1	Data	0	1	0	1	1	1	1
INT <sub>1</sub> INT <sub>2</sub> Internal Interrupts	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next opcode Address (PC)	Z	1	1	1	1	1	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector+1	Data	0	1	0	1	1	1	1

3

OPERATING MODES

Request Acceptance in Each Operating Mode

Table 25 Request Acceptance

Request	Normal Operation (CPU mode) (I/O Stop mode)	Wait State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	Bus Release Mode	Sleep mode	System Stop Mode
WAIT	Accepted	Accepted	Not accepted	Accepted	Accepted	Not accepted	Not accepted	Not accepted
Refresh Request (Request of Refresh by the on-chip Refresh Controller)	Refresh cycle begins at the end of MC	Not accepted	Not accepted	Refresh cycle begins at the end of MC	Refresh cycle begins at the end of MC	Not accepted	Not accepted	Not accepted
DREQ <sub>0</sub> DREQ <sub>1</sub>	DMA cycle begins at the end of MC	DMA cycle begins at the end of MC	Accepted If refresh cycle precedes DMA cycle begins at the end of one MC	Accepted DMA cycle begins at the end of MC	Accepted Refer to Section 10 "DMA Controller" for details	Accepted *, After bus frelease cycle, DMA cycle begins at the end of one MC	Not accepted	Not accepted
BUSREQ	Bus is released at the end of MC	Not accepted	Not accepted	Bus is released at the end of MC	Bus is released at the end of MC	Continue bus release mode.	Accepted	Accepted
Interrupt	INT <sub>0</sub> , INT <sub>1</sub> , INT <sub>2</sub>	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Accepted Return from sleep mode to normal operation	Accepted Return from system stop mode to normal operation
Internal I/O Interrupt	Accepted after executing the current instruction	Accepted after executing the current instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted Return from sleep mode to normal operation	Not accepted
NMI	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not accepted	Not accepted Interrupt acknowledge cycle precedes NMI is accepted after executing the next in- struction	Accepted DMA cycle stops	Not accepted	Accepted Return from sleep mode to normal operation	Acceptable Return from system stop mode to normal operation.

Notes \*: not acceptable when DMA Request is in level sense  
MC: Machine Cycle



**Request Priority**

The HD643180X/HD647180X has the following three types of requests.

**Type 1:** To be accepted in specified state ..... WAIT

**Type 2:** To be accepted in each machine cycle ..... Refresh Req.  
DMA Req.  
Bus Req.

**Type 3:** To be accepted in each instruction ..... Interrupt Req.

Type 1, type 2, and type 3 request priority is as follows:

Highest priority Type 1 > Type 2 > Type 3 Lowest priority

Type 2 request priority is as follows:

Highest priority Bus Req. > Refresh Req. > DMA Req. Lowest priority

Note : If Bus Req. and Refresh Req. occurs simultaneously, Bus Req. is accepted.

Refer to “Section 8, Interrupts” for type 3 request priority.

**Type 4:** To be accepted in last machine cycle

Highest priority Bus Req. from Bus masters > Interrupt Req.

Operation Mode Transition





Figure 19. Operation Mode Transitions



- Notes :
- 1 Normal. CPU executes instructions normally in normal mode.
  2. DMA request: DMA is requested in the following cases.
    - (1)  $\overline{DREQ}_0, \overline{DREQ}_1 = 0$  (memory to/from (memory-mapped) I/O DMA transfer)
    - (2)  $DE0 = 1$  (memory to/from memory DMA transfer)
  3. DMA end: DMA ends in the following cases.
    - (1)  $\overline{DREQ}_0, \overline{DREQ}_1 = 1$  (memory to/from (memory-mapped) I/O DMA transfer)
    - (2)  $BCR0, BCR1 = 0000H$  (all DMA transfers)
    - (3)  $\overline{NMI} = 0$  (all DMA transfers)

The following operation mode transitions are also possible





**Status Signals**

Table 26. shows pin outputs in each operating mode.

**Table 26 Pin Outputs**

Mode		$\overline{\text{LIR}}$	$\overline{\text{ME}}$	$\overline{\text{IOE}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{REF}}$	$\overline{\text{HALT}}$	$\overline{\text{BUSACK}}$	$\overline{\text{ST}}$	Address Bus	Data Bus
		CPU operation	Opcode Fetch (1st opcode)	0	0	1	0	1	1	1	1	0
	Opcode Fetch (except 1st opcode)	0	0	1	0	1	1	1	1	1	A	In
	Memory Read	1	0	1	0	1	1	1	1	1	A	In
	Memory Write	1	0	1	1	0	1	1	1	1	A	Out
	I/O Read	1	1	0	0	1	1	1	1	1	A	In
	I/O Write	1	1	0	1	0	1	1	1	1	A	Out
	Internal Operation	1	1	1	1	1	1	1	1	1	A	In
Refresh		1	0	1	1	1	0	1	1	*	A	In
Interrupt Acknowledge Cycle (1st machine cycle)	$\overline{\text{NMI}}$	0	0	1	0	1	1	1	1	0	A	In
	$\overline{\text{INT0}}$	0	1	0	1	1	1	1	1	0	A	In
	$\overline{\text{INT1, INT2}}$ & Internal Interrupts	1	1	1	1	1	1	1	1	0	A	In
Bus Release		1	Z	Z	Z	Z	1	1	0	*	Z	In
Halt		0	0	1	0	1	1	0	1	0	A	In
Sleep		1	1	1	1	1	1	0	1	1	1	In
Internal DMA	Memory Read	1	0	1	0	1	1	*	1	0	A	IN
	Memory Write	1	0	1	1	0	1	*	1	0	A	Out
	I/O Read	1	1	0	0	1	1	*	1	0	A	In
	I/O Write	1	1	0	1	0	1	*	1	0	A	Out
Reset		1	1	1	1	1	1	1	1	1	Z	In

Note 1 : High  
 0 : Low  
 A : Programmable  
 Z : High Impedance  
 In : Input  
 Out : Output  
 \* : Invalid



■ INTERNAL I/O REGISTERS

By programming IOA7 in the I/O control register, internal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.

Register	Mnemonic	Address	Remarks																											
ASCI Control Register A Channel 0 (CNTLA0)		0 0	<table border="1"> <tr> <td>bit</td> <td>MPE</td> <td>RE</td> <td>TE</td> <td><math>\overline{RTS0}</math></td> <td>MPBR/ EFR</td> <td>MOD2</td> <td>MOD1</td> <td>MOD0</td> </tr> <tr> <td>During reset</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Mode Selection                      Multi Processor Bit Receive/                      Error Flag Reset                      Request To Send                      Transmit Enable                      Receive Enable                      Multi Processor Enable                 </p>	bit	MPE	RE	TE	$\overline{RTS0}$	MPBR/ EFR	MOD2	MOD1	MOD0	During reset	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	MPE	RE	TE	$\overline{RTS0}$	MPBR/ EFR	MOD2	MOD1	MOD0																			
During reset	0	0	0	1	invalid	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
ASCI Control Register A Channel 1 (CNTLA1)		0 1	<table border="1"> <tr> <td>bit</td> <td>MPE</td> <td>RE</td> <td>TE</td> <td>CKA1D</td> <td>MPBR/ EFR</td> <td>MOD2</td> <td>MOD1</td> <td>MOD0</td> </tr> <tr> <td>During reset</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Mode Selection                      Multi Processor Bit Receive/                      Error Flag Reset                      CKA1 Disable                      Transmit Enable                      Receive Enable                      Multi Processor Enable                 </p>	bit	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0	During reset	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0																			
During reset	0	0	0	1	invalid	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
			<p>MOD2, 1, 0</p> <table border="1"> <tr> <td>0 0 0</td> <td>Start + 7 bit Data + 1 Stop</td> </tr> <tr> <td>0 0 1</td> <td>Start + 7 bit Data + 2 Stop</td> </tr> <tr> <td>0 1 0</td> <td>Start + 7 bit Data + Parity + 1 Stop</td> </tr> <tr> <td>0 1 1</td> <td>Start + 7 bit Data + Parity + 2 Stop</td> </tr> <tr> <td>1 0 0</td> <td>Start + 8 bit Data + 1 Stop</td> </tr> <tr> <td>1 0 1</td> <td>Start + 8 bit Data + 2 Stop</td> </tr> <tr> <td>1 1 0</td> <td>Start + 8 bit Data + Parity + 1 Stop</td> </tr> <tr> <td>1 1 1</td> <td>Start + 8 bit Data + Parity + 2 Stop</td> </tr> </table>	0 0 0	Start + 7 bit Data + 1 Stop	0 0 1	Start + 7 bit Data + 2 Stop	0 1 0	Start + 7 bit Data + Parity + 1 Stop	0 1 1	Start + 7 bit Data + Parity + 2 Stop	1 0 0	Start + 8 bit Data + 1 Stop	1 0 1	Start + 8 bit Data + 2 Stop	1 1 0	Start + 8 bit Data + Parity + 1 Stop	1 1 1	Start + 8 bit Data + Parity + 2 Stop											
0 0 0	Start + 7 bit Data + 1 Stop																													
0 0 1	Start + 7 bit Data + 2 Stop																													
0 1 0	Start + 7 bit Data + Parity + 1 Stop																													
0 1 1	Start + 7 bit Data + Parity + 2 Stop																													
1 0 0	Start + 8 bit Data + 1 Stop																													
1 0 1	Start + 8 bit Data + 2 Stop																													
1 1 0	Start + 8 bit Data + Parity + 1 Stop																													
1 1 1	Start + 8 bit Data + Parity + 2 Stop																													
ASCI Control Register B Channel 0 (CNTLB0)		0 2	<table border="1"> <tr> <td>bit</td> <td>MPBT</td> <td>MP</td> <td><math>\overline{CTS/PS}</math></td> <td>PEO</td> <td>DR</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>During reset</td> <td>invalid</td> <td>0</td> <td>*</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Clock Source and                      Speed Select                      Divide Ratio                      Parity Even or Odd                      Clear To Send/Prescale                      Multi Processor                      Multi Processor Bit Transmit                 </p>	bit	MPBT	MP	$\overline{CTS/PS}$	PEO	DR	SS2	SS1	SS0	During reset	invalid	0	*	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	MPBT	MP	$\overline{CTS/PS}$	PEO	DR	SS2	SS1	SS0																			
During reset	invalid	0	*	0	0	1	1	1																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
			<p>* <math>\overline{CTS}</math> Depends on the condition of <math>\overline{CTS}</math> Pin                      PS Cleared to 0</p>																											

(continued)

3



Register	Mnemonic	Address	Remarks																																																																																					
ASCI Control Register B Channel 1 (CNTLB1)	0 3	<table border="1"> <tr> <td>bit</td> <td>MPBT</td> <td>MP</td> <td>CTS/PS</td> <td>PEO</td> <td>DR</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>During reset</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Clock Source and Speed Select                      Divide Ratio                      Parity Even or Odd                      Clear To Send/Prescale                      Multi Processor                      Multi Processor Bit Transmit                 </p> <table border="1"> <tr> <td rowspan="2">General divide ratio</td> <td colspan="2">PS = 0 (divide ratio = 10)</td> <td colspan="2">PS = 1 (divide ratio = 30)</td> </tr> <tr> <td>SS2,1,0</td> <td>DR = 0(x 16)</td> <td>DR = 1(x 64)</td> <td>DR = 0(x 16)</td> <td>DR = 1(x 64)</td> </tr> <tr> <td>000</td> <td><math>\phi + 160</math></td> <td><math>\phi + 640</math></td> <td><math>\phi + 480</math></td> <td><math>\phi + 1920</math></td> <td></td> </tr> <tr> <td>001</td> <td>+ 320</td> <td>+ 1280</td> <td>+ 960</td> <td>+ 3840</td> <td></td> </tr> <tr> <td>010</td> <td>+ 640</td> <td>+ 2560</td> <td>+ 1920</td> <td>+ 7680</td> <td></td> </tr> <tr> <td>011</td> <td>+ 1280</td> <td>+ 5120</td> <td>+ 3840</td> <td>+ 15360</td> <td></td> </tr> <tr> <td>100</td> <td>+ 2560</td> <td>+ 10240</td> <td>+ 7680</td> <td>+ 30720</td> <td></td> </tr> <tr> <td>101</td> <td>+ 5120</td> <td>+ 20480</td> <td>+ 15360</td> <td>+ 61440</td> <td></td> </tr> <tr> <td>110</td> <td>+ 10240</td> <td>+ 40960</td> <td>+ 30720</td> <td>+ 122880</td> <td></td> </tr> <tr> <td>111</td> <td colspan="4">External clock (frequency &lt; <math>\phi + 40</math>)</td> <td></td> </tr> </table>	bit	MPBT	MP	CTS/PS	PEO	DR	SS2	SS1	SS0	During reset	invalid	0	0	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	General divide ratio	PS = 0 (divide ratio = 10)		PS = 1 (divide ratio = 30)		SS2,1,0	DR = 0(x 16)	DR = 1(x 64)	DR = 0(x 16)	DR = 1(x 64)	000	$\phi + 160$	$\phi + 640$	$\phi + 480$	$\phi + 1920$		001	+ 320	+ 1280	+ 960	+ 3840		010	+ 640	+ 2560	+ 1920	+ 7680		011	+ 1280	+ 5120	+ 3840	+ 15360		100	+ 2560	+ 10240	+ 7680	+ 30720		101	+ 5120	+ 20480	+ 15360	+ 61440		110	+ 10240	+ 40960	+ 30720	+ 122880		111	External clock (frequency < $\phi + 40$ )					
		bit	MPBT	MP	CTS/PS	PEO	DR	SS2	SS1	SS0																																																																														
During reset	invalid	0	0	0	0	1	1	1																																																																																
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																																																
General divide ratio	PS = 0 (divide ratio = 10)		PS = 1 (divide ratio = 30)																																																																																					
	SS2,1,0	DR = 0(x 16)	DR = 1(x 64)	DR = 0(x 16)	DR = 1(x 64)																																																																																			
000	$\phi + 160$	$\phi + 640$	$\phi + 480$	$\phi + 1920$																																																																																				
001	+ 320	+ 1280	+ 960	+ 3840																																																																																				
010	+ 640	+ 2560	+ 1920	+ 7680																																																																																				
011	+ 1280	+ 5120	+ 3840	+ 15360																																																																																				
100	+ 2560	+ 10240	+ 7680	+ 30720																																																																																				
101	+ 5120	+ 20480	+ 15360	+ 61440																																																																																				
110	+ 10240	+ 40960	+ 30720	+ 122880																																																																																				
111	External clock (frequency < $\phi + 40$ )																																																																																							
ASCI Status Register Channel 0 (STAT0)	0 4	<table border="1"> <tr> <td>bit</td> <td>RDRF</td> <td>OVRN</td> <td>PE</td> <td>FE</td> <td>RIE</td> <td>DCD0</td> <td>TDRE</td> <td>TIE</td> </tr> <tr> <td>During reset</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>.</td> <td>**</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R</td> <td>R</td> <td>R/W</td> </tr> </table> <p>                     Transmit Interrupt Enable                      Transmit Data Register Empty                      Data Carrier Detect                      Receive Interrupt Enable                      Framing Error                      Parity Error                      Over Run Error                      Receive Data Register Full                      * DCD<sub>0</sub> : Depends on the condition of DCD<sub>0</sub> Pin.                 </p> <table border="1"> <tr> <td></td> <td>CTS<sub>0</sub> Pin</td> <td>TDRE</td> </tr> <tr> <td></td> <td>L</td> <td>1</td> </tr> <tr> <td></td> <td>H</td> <td>0</td> </tr> </table>	bit	RDRF	OVRN	PE	FE	RIE	DCD0	TDRE	TIE	During reset	0	0	0	0	0	.	**	0	R/W	R	R	R	R	R/W	R	R	R/W		CTS <sub>0</sub> Pin	TDRE		L	1		H	0																																																		
bit	RDRF	OVRN	PE	FE	RIE	DCD0	TDRE	TIE																																																																																
During reset	0	0	0	0	0	.	**	0																																																																																
R/W	R	R	R	R	R/W	R	R	R/W																																																																																
	CTS <sub>0</sub> Pin	TDRE																																																																																						
	L	1																																																																																						
	H	0																																																																																						
ASCI Status Register Channel 1 (STAT1)	0 5	<table border="1"> <tr> <td>bit</td> <td>RDRF</td> <td>OVRN</td> <td>PE</td> <td>FE</td> <td>RIE</td> <td>CTS1E</td> <td>TDRE</td> <td>TIE</td> </tr> <tr> <td>During reset</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R</td> <td>R/W</td> </tr> </table> <p>                     Transmit Interrupt Enable                      Transmit Data Register Empty                      CTS<sub>1</sub> Enable                      Receive Interrupt Enable                      Framing Error                      Parity Error                      Over Run Error                      Receive Data Register Full                 </p>	bit	RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE	During reset	0	0	0	0	0	0	1	0	R/W	R	R	R	R	R/W	R/W	R	R/W																																																											
bit	RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE																																																																																
During reset	0	0	0	0	0	0	1	0																																																																																
R/W	R	R	R	R	R/W	R/W	R	R/W																																																																																

(continued)



Register	Mnemonic	Address	Remarks																																												
ASCI Transmit Data Register Channel 0	(TDRO)	0 6																																													
ASCI Transmit Data Register Channel 1	(TDR1)	0 7																																													
ASCI Receive Data Register Channel 0	(TSRO)	0 8																																													
ASCI Receive Data Register Channel 1	(TSR1)	0 9																																													
CSI/O Control Register	(CNTR)	0 A	<p>bit</p> <table border="1"> <tr> <td>EF</td> <td>EIE</td> <td>RE</td> <td>TE</td> <td>—</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>During reset</p> <p>End Flag End Interrupt Enable Receive Enable Transmit Enable Speed Select</p> <table border="1"> <thead> <tr> <th>SS2,1,0</th> <th>Baud Rate</th> <th>SS2,1,0</th> <th>Baud Rate</th> </tr> </thead> <tbody> <tr> <td>000</td> <td><math>\phi \div 20</math></td> <td>100</td> <td><math>\phi \div 320</math></td> </tr> <tr> <td>001</td> <td><math>\div 40</math></td> <td>101</td> <td><math>\div 640</math></td> </tr> <tr> <td>010</td> <td><math>\div 80</math></td> <td>110</td> <td><math>\div 1280</math></td> </tr> <tr> <td>011</td> <td><math>\div 160</math></td> <td>111</td> <td>External (frequency <math>&lt; \div 20</math>)</td> </tr> </tbody> </table>	EF	EIE	RE	TE	—	SS2	SS1	SS0	0	0	0	0	1	1	1	1	R/W	R/W	R/W	R/W		R/W	R/W	R/W	SS2,1,0	Baud Rate	SS2,1,0	Baud Rate	000	$\phi \div 20$	100	$\phi \div 320$	001	$\div 40$	101	$\div 640$	010	$\div 80$	110	$\div 1280$	011	$\div 160$	111	External (frequency $< \div 20$ )
EF	EIE	RE	TE	—	SS2	SS1	SS0																																								
0	0	0	0	1	1	1	1																																								
R/W	R/W	R/W	R/W		R/W	R/W	R/W																																								
SS2,1,0	Baud Rate	SS2,1,0	Baud Rate																																												
000	$\phi \div 20$	100	$\phi \div 320$																																												
001	$\div 40$	101	$\div 640$																																												
010	$\div 80$	110	$\div 1280$																																												
011	$\div 160$	111	External (frequency $< \div 20$ )																																												
CSI/O Transmit/Receive Data Register	(TRDR)	0 B																																													
Timer Data Register Channel 0L	(TMDROL)	0 C																																													
Timer Data Register Channel 0H	(TMDROH)	0 D																																													
Timer Reload Register Channel 0L	(RLDROL)	0 E																																													
Timer Reload Register Channel 0H	(RLDROH)	0 F																																													
Timer Control Register	(TCR)	1 0	<p>bit</p> <table border="1"> <tr> <td>TIF1</td> <td>TIFO</td> <td>TIE1</td> <td>TIE0</td> <td>TOC1</td> <td>TOCO</td> <td>TDE1</td> <td>TDE0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>During reset</p> <p>Timer Interrupt Flag 1,0 Timer Interrupt Enable 1,0 Timer Output Control 1,0 Timer Down Count Enable 1,0</p> <table border="1"> <thead> <tr> <th>TOC1,0</th> <th>TOUT1</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1</td> </tr> <tr> <td>01</td> <td>Toggle</td> </tr> <tr> <td>10</td> <td>0</td> </tr> <tr> <td>11</td> <td>1</td> </tr> </tbody> </table>	TIF1	TIFO	TIE1	TIE0	TOC1	TOCO	TDE1	TDE0	0	0	0	0	0	0	0	0	R	R	R/W	R/W	R/W	R/W	R/W	R/W	TOC1,0	TOUT1	00	1	01	Toggle	10	0	11	1										
TIF1	TIFO	TIE1	TIE0	TOC1	TOCO	TDE1	TDE0																																								
0	0	0	0	0	0	0	0																																								
R	R	R/W	R/W	R/W	R/W	R/W	R/W																																								
TOC1,0	TOUT1																																														
00	1																																														
01	Toggle																																														
10	0																																														
11	1																																														

(continued)



3

HD641180X, HD643180X, HD647180X

Register	Mnemonic	Address	Remarks																									
Timer Data Register Channel 1L (TMDR1L)		1 4																										
Timer Data Register Channel 1H (TMDR1H)		1 5																										
Timer Reload Register Channel 1L (RLDR1L)		1 6																										
Timer Reload Register Channel 1H (RLDR1H)		1 7																										
Free Running Counter (FRC)		1 8	Read only																									
DMA Source Address Register Channel 0L (SAR0L)		2 0																										
DMA Source Address Register Channel 0H (SAR0H)		2 1																										
DMA Source Address Register Channel 0B (SAR0B)		2 2	Bits 0-3 are used for SAR0B. <table border="1"> <thead> <tr> <th>A<sub>19</sub></th> <th>A<sub>18</sub></th> <th>A<sub>17</sub></th> <th>A<sub>16</sub></th> <th>DMA Transfer Request</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>X</td> <td>0</td> <td>0</td> <td>DREQ<sub>0</sub> (external)</td> </tr> <tr> <td>X</td> <td>X</td> <td>0</td> <td>1</td> <td>RDRO (ASCIO)</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>0</td> <td>RDR1 (ASC11)</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>Not Used</td> </tr> </tbody> </table>	A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request	X	X	0	0	DREQ <sub>0</sub> (external)	X	X	0	1	RDRO (ASCIO)	X	X	1	0	RDR1 (ASC11)	X	X	1	1	Not Used
A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request																								
X	X	0	0	DREQ <sub>0</sub> (external)																								
X	X	0	1	RDRO (ASCIO)																								
X	X	1	0	RDR1 (ASC11)																								
X	X	1	1	Not Used																								
DMA Destination Address Register Channel 0L (DAR0L)		2 3																										
DMA Destination Address Register Channel 0H (DAR0H)		2 4																										
DMA Destination Address Register Channel 0B (DAR0B)		2 5	Bits 0-3 are used for DAR0B. <table border="1"> <thead> <tr> <th>A<sub>19</sub></th> <th>A<sub>18</sub></th> <th>A<sub>17</sub></th> <th>A<sub>16</sub></th> <th>DMA Transfer Request</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>X</td> <td>0</td> <td>0</td> <td>DREQ<sub>0</sub> (external)</td> </tr> <tr> <td>X</td> <td>X</td> <td>0</td> <td>1</td> <td>TDRO (ASCIO)</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>0</td> <td>TDR1 (ASC11)</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>Not Used</td> </tr> </tbody> </table>	A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request	X	X	0	0	DREQ <sub>0</sub> (external)	X	X	0	1	TDRO (ASCIO)	X	X	1	0	TDR1 (ASC11)	X	X	1	1	Not Used
A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request																								
X	X	0	0	DREQ <sub>0</sub> (external)																								
X	X	0	1	TDRO (ASCIO)																								
X	X	1	0	TDR1 (ASC11)																								
X	X	1	1	Not Used																								
DMA Byte Count Register Channel 0L (BCROL)		2 6																										
DMA Byte Count Register Channel 0H (BCROH)		2 7																										
DMA Memory Address Register Channel 1L (MAR1L)		2 8																										
DMA Memory Address Register Channel 1H (MAR1H)		2 9																										
DMA Memory Address Register Channel 1B (MAR1B)		2 A	Bits 0-3 are used for MAR1B.																									
DMA I/O Address Register Channel 1L (IAR1L)		2 B																										
DMA I/O Address Register Channel 1H (IAR1H)		2 C																										

(continued)



Register	Mnemonic	Address	Remarks																																																															
DMA Byte Count Register Channel 1L	(BCR1L)	2 E																																																																
DMA Byte Count Register Channel 1H	(BCR1H)	2 F																																																																
DMA Status Register	(DSTAT)	3 0	<table border="1"> <tr> <td>bit</td> <td>DE1</td> <td>DE0</td> <td>DWE1</td> <td>DWE0</td> <td>DIE1</td> <td>DIE0</td> <td>—</td> <td>DME</td> </tr> <tr> <td>During reset</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>W</td> <td>W</td> <td>R/W</td> <td>R/W</td> <td></td> <td>R</td> </tr> </table> <p>                     — DMA Master Enable                      — DMA Interrupt Enable 1,0                      — DMA Enable Bit Write Enable 1,0                      — DMA Enable ch 1,0                 </p>	bit	DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME	During reset	0	0	1	1	0	0	1	0	R/W	R/W	R/W	W	W	R/W	R/W		R																																				
bit	DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME																																																										
During reset	0	0	1	1	0	0	1	0																																																										
R/W	R/W	R/W	W	W	R/W	R/W		R																																																										
DMA Mode Register	(DMODE)	3 1	<table border="1"> <tr> <td>bit</td> <td>—</td> <td>—</td> <td>DM1</td> <td>DM0</td> <td>SM1</td> <td>SM0</td> <td>MMOD</td> <td>—</td> </tr> <tr> <td>During reset</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>R/W</td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> </tr> </table> <p>                     — Memory Mode Select                      — Ch 0 Source Mode 1,0                      — Ch 0 Destination Mode 1,0                 </p> <table border="1"> <thead> <tr> <th>DM1, 0</th> <th>Destination</th> <th>Address</th> <th>SM1, 0</th> <th>Source</th> <th>Address</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>M</td> <td>DAR0+1</td> <td>0 0</td> <td>M</td> <td>SAR0+1</td> </tr> <tr> <td>0 1</td> <td>M</td> <td>DAR0-1</td> <td>0 1</td> <td>M</td> <td>SAR0-1</td> </tr> <tr> <td>1 0</td> <td>M</td> <td>DAR0 fixed</td> <td>1 0</td> <td>M</td> <td>SAR0 fixed</td> </tr> <tr> <td>1 1</td> <td>I/O</td> <td>DAR0 fixed</td> <td>1 1</td> <td>I/O</td> <td>SAR0 fixed</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>MMOD</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Cycle Steal Mode</td> </tr> <tr> <td>1</td> <td>Burst Mode</td> </tr> </tbody> </table>	bit	—	—	DM1	DM0	SM1	SM0	MMOD	—	During reset	1	1	0	0	0	0	0	1	R/W			R/W	R/W	R/W	R/W	R/W		DM1, 0	Destination	Address	SM1, 0	Source	Address	0 0	M	DAR0+1	0 0	M	SAR0+1	0 1	M	DAR0-1	0 1	M	SAR0-1	1 0	M	DAR0 fixed	1 0	M	SAR0 fixed	1 1	I/O	DAR0 fixed	1 1	I/O	SAR0 fixed	MMOD	Mode	0	Cycle Steal Mode	1	Burst Mode
bit	—	—	DM1	DM0	SM1	SM0	MMOD	—																																																										
During reset	1	1	0	0	0	0	0	1																																																										
R/W			R/W	R/W	R/W	R/W	R/W																																																											
DM1, 0	Destination	Address	SM1, 0	Source	Address																																																													
0 0	M	DAR0+1	0 0	M	SAR0+1																																																													
0 1	M	DAR0-1	0 1	M	SAR0-1																																																													
1 0	M	DAR0 fixed	1 0	M	SAR0 fixed																																																													
1 1	I/O	DAR0 fixed	1 1	I/O	SAR0 fixed																																																													
MMOD	Mode																																																																	
0	Cycle Steal Mode																																																																	
1	Burst Mode																																																																	

(continued)

3



Register	Mnemonic	Address	Remarks																																																																						
DMA/Wait Control Resister (DCNTL)		3 2	<p>bit</p> <table border="1"> <tr> <td>MW11</td> <td>MW10</td> <td>MW1</td> <td>MW0</td> <td>DMS1</td> <td>DMS0</td> <td>DIM1</td> <td>DIM0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>During reset</p> <p>R/W</p> <p>DMA Ch 1 I/O Memory Mode Select DREQi Select, i = 1,0 I/O Wait Insertion Memory Wait Insertion</p> <table border="1"> <tr> <td>MW1,0</td> <td>Number of wait states</td> <td>MW1,0</td> <td>Number of wait states</td> </tr> <tr> <td>00</td> <td>0</td> <td>00</td> <td>1</td> </tr> <tr> <td>01</td> <td>1</td> <td>01</td> <td>2</td> </tr> <tr> <td>10</td> <td>2</td> <td>10</td> <td>3</td> </tr> <tr> <td>11</td> <td>3</td> <td>11</td> <td>4</td> </tr> </table> <table border="1"> <tr> <td>DMSi</td> <td>Sense</td> </tr> <tr> <td>1</td> <td>Edge sense</td> </tr> <tr> <td>0</td> <td>Level sense</td> </tr> </table> <table border="1"> <tr> <td>DIM1,0</td> <td>Transfer Mode</td> <td colspan="2">Address Increment/Decrement</td> </tr> <tr> <td>00</td> <td>M→I/O</td> <td>MAR1+1</td> <td>IAR1 fixed</td> </tr> <tr> <td>01</td> <td>M→I/O</td> <td>MAR1-1</td> <td>IAR1 fixed</td> </tr> <tr> <td>10</td> <td>I/O→M</td> <td>IAR1 fixed</td> <td>MAR1+1</td> </tr> <tr> <td>11</td> <td>I/O→M</td> <td>IAR1 fixed</td> <td>MAR1-1</td> </tr> </table>	MW11	MW10	MW1	MW0	DMS1	DMS0	DIM1	DIM0	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	MW1,0	Number of wait states	MW1,0	Number of wait states	00	0	00	1	01	1	01	2	10	2	10	3	11	3	11	4	DMSi	Sense	1	Edge sense	0	Level sense	DIM1,0	Transfer Mode	Address Increment/Decrement		00	M→I/O	MAR1+1	IAR1 fixed	01	M→I/O	MAR1-1	IAR1 fixed	10	I/O→M	IAR1 fixed	MAR1+1	11	I/O→M	IAR1 fixed	MAR1-1
MW11	MW10	MW1	MW0	DMS1	DMS0	DIM1	DIM0																																																																		
1	1	1	1	0	0	0	0																																																																		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																																		
MW1,0	Number of wait states	MW1,0	Number of wait states																																																																						
00	0	00	1																																																																						
01	1	01	2																																																																						
10	2	10	3																																																																						
11	3	11	4																																																																						
DMSi	Sense																																																																								
1	Edge sense																																																																								
0	Level sense																																																																								
DIM1,0	Transfer Mode	Address Increment/Decrement																																																																							
00	M→I/O	MAR1+1	IAR1 fixed																																																																						
01	M→I/O	MAR1-1	IAR1 fixed																																																																						
10	I/O→M	IAR1 fixed	MAR1+1																																																																						
11	I/O→M	IAR1 fixed	MAR1-1																																																																						
Interrupt Vector Low Register (IL)		3 3	<p>bit</p> <table border="1"> <tr> <td>IL7</td> <td>IL6</td> <td>IL5</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>During reset</p> <p>R/W</p> <p>Interrupt Vector Low</p>	IL7	IL6	IL5	-	-	-	-	-	0	0	0	0	0	0	0	0	R/W	R/W	R/W																																																			
IL7	IL6	IL5	-	-	-	-	-																																																																		
0	0	0	0	0	0	0	0																																																																		
R/W	R/W	R/W																																																																							
INT/TRAP Control Register (ITC)		3 4	<p>bit</p> <table border="1"> <tr> <td>TRAP</td> <td>UFO</td> <td>-</td> <td>-</td> <td>-</td> <td>ITE2</td> <td>ITE1</td> <td>ITE0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R</td> <td></td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>During reset</p> <p>R/W</p> <p>TRAP</p> <p>Undefined Fetch Object</p> <p>INT Enable 2,1,0</p>	TRAP	UFO	-	-	-	ITE2	ITE1	ITE0	0	0	1	1	1	0	0	1	R/W	R				R/W	R/W	R/W																																														
TRAP	UFO	-	-	-	ITE2	ITE1	ITE0																																																																		
0	0	1	1	1	0	0	1																																																																		
R/W	R				R/W	R/W	R/W																																																																		
Refresh Control Register (RCR)		3 6	<p>bit</p> <table border="1"> <tr> <td>REFE</td> <td>REFW</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>CYC1</td> <td>CYC0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>During reset</p> <p>R/W</p> <p>Refresh Wait State</p> <p>Refresh Enable</p> <p>Cycle Select</p> <table border="1"> <tr> <td>CYC1,0</td> <td>Interval of Refresh Cycle</td> </tr> <tr> <td>00</td> <td>10 States</td> </tr> <tr> <td>01</td> <td>20</td> </tr> <tr> <td>10</td> <td>40</td> </tr> <tr> <td>11</td> <td>80</td> </tr> </table>	REFE	REFW	-	-	-	-	CYC1	CYC0	1	1	1	1	1	1	0	0	R/W	R/W					R/W	R/W	CYC1,0	Interval of Refresh Cycle	00	10 States	01	20	10	40	11	80																																				
REFE	REFW	-	-	-	-	CYC1	CYC0																																																																		
1	1	1	1	1	1	0	0																																																																		
R/W	R/W					R/W	R/W																																																																		
CYC1,0	Interval of Refresh Cycle																																																																								
00	10 States																																																																								
01	20																																																																								
10	40																																																																								
11	80																																																																								

(continued)



Register	Mnemonic	Address	Remarks																											
MMU Common Base Register (CBR)		3 8	<table border="1"> <tr><td>bit</td><td>CB7</td><td>CB6</td><td>CB5</td><td>CB4</td><td>CB3</td><td>CB2</td><td>CB1</td><td>CB0</td></tr> <tr><td>During reset</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	bit	CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0	During reset	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0																			
During reset	0	0	0	0	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
			└── MMU Common Base Register																											
MMU Bank Base Register (BBR)		3 9	<table border="1"> <tr><td>bit</td><td>BB7</td><td>BB6</td><td>BB5</td><td>BB4</td><td>BB3</td><td>BB2</td><td>BB1</td><td>BB0</td></tr> <tr><td>During reset</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	bit	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0	During reset	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0																			
During reset	0	0	0	0	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
			└── MMU Bank Base Register																											
MMU Common/Bank Area Register (CBAR)		3 A	<table border="1"> <tr><td>bit</td><td>CA3</td><td>CA2</td><td>CA1</td><td>CA0</td><td>BA3</td><td>BA2</td><td>BA1</td><td>BA0</td></tr> <tr><td>During reset</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	bit	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0	During reset	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0																			
During reset	1	1	1	1	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
			└── MMU Common Area Register      └── MMU Bank Area Register																											
Operation Mode Control Register (OMCR)		3 E	<table border="1"> <tr><td>bit</td><td>LIRE</td><td>LIRTE</td><td>IOC</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>During reset</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>R/W</td><td>R/W</td><td>W</td><td>R/W</td><td></td><td></td><td></td><td></td><td></td></tr> </table>	bit	LIRE	LIRTE	IOC	—	—	—	—	—	During reset	1	1	1	1	1	1	1	1	R/W	R/W	W	R/W					
			bit	LIRE	LIRTE	IOC	—	—	—	—	—																			
During reset	1	1	1	1	1	1	1	1																						
R/W	R/W	W	R/W																											
			└── LIR Enable      └── I/O Compatibility └── LIR Temporary Enable																											
I/O Control Register (ICR)		3 F	<table border="1"> <tr><td>bit</td><td>IOA7</td><td>—</td><td>IOSTP</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>During reset</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>R/W</td><td>R/W</td><td></td><td>R/W</td><td></td><td></td><td></td><td></td><td></td></tr> </table>	bit	IOA7	—	IOSTP	—	—	—	—	—	During reset	0	1	0	1	1	1	1	1	R/W	R/W		R/W					
			bit	IOA7	—	IOSTP	—	—	—	—	—																			
During reset	0	1	0	1	1	1	1	1																						
R/W	R/W		R/W																											
			└── I/O Address      └── I/O Stop																											
Timer 2 Free-Running Counter L (T2FRCL)		4 0	<table border="1"> <tr><td>bit</td><td>T2FRCL7</td><td>T2FRCL6</td><td>T2FRCL5</td><td>T2FRCL4</td><td>T2FRCL3</td><td>T2FRCL2</td><td>T2FRCL1</td><td>T2FRCL0</td></tr> <tr><td>During reset</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	bit	T2FRCL7	T2FRCL6	T2FRCL5	T2FRCL4	T2FRCL3	T2FRCL2	T2FRCL1	T2FRCL0	During reset	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	T2FRCL7	T2FRCL6	T2FRCL5	T2FRCL4	T2FRCL3	T2FRCL2	T2FRCL1	T2FRCL0																			
During reset	0	0	0	0	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
Timer 2 Free-Running Counter H (T2FRCH)		4 1	<table border="1"> <tr><td>bit</td><td>T2FRCH7</td><td>T2FRCH6</td><td>T2FRCH5</td><td>T2FRCH4</td><td>T2FRCH3</td><td>T2FRCH2</td><td>T2FRCH1</td><td>T2FRCH0</td></tr> <tr><td>During reset</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	bit	T2FRCH7	T2FRCH6	T2FRCH5	T2FRCH4	T2FRCH3	T2FRCH2	T2FRCH1	T2FRCH0	During reset	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	T2FRCH7	T2FRCH6	T2FRCH5	T2FRCH4	T2FRCH3	T2FRCH2	T2FRCH1	T2FRCH0																			
During reset	0	0	0	0	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
Timer 2 Output Compare Register 1L (T2OCR1L)		4 2	<table border="1"> <tr><td>bit</td><td>T2OCR1L7</td><td>T2OCR1L6</td><td>T2OCR1L5</td><td>T2OCR1L4</td><td>T2OCR1L3</td><td>T2OCR1L2</td><td>T2OCR1L1</td><td>T2OCR1L0</td></tr> <tr><td>During reset</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	bit	T2OCR1L7	T2OCR1L6	T2OCR1L5	T2OCR1L4	T2OCR1L3	T2OCR1L2	T2OCR1L1	T2OCR1L0	During reset	1	1	1	1	1	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	T2OCR1L7	T2OCR1L6	T2OCR1L5	T2OCR1L4	T2OCR1L3	T2OCR1L2	T2OCR1L1	T2OCR1L0																			
During reset	1	1	1	1	1	1	1	1																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
Timer 2 Output Compare Register 1H (T2OCR1H)		4 3	<table border="1"> <tr><td>bit</td><td>T2OCR1H7</td><td>T2OCR1H6</td><td>T2OCR1H5</td><td>T2OCR1H4</td><td>T2OCR1H3</td><td>T2OCR1H2</td><td>T2OCR1H1</td><td>T2OCR1H0</td></tr> <tr><td>During reset</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </table>	bit	T2OCR1H7	T2OCR1H6	T2OCR1H5	T2OCR1H4	T2OCR1H3	T2OCR1H2	T2OCR1H1	T2OCR1H0	During reset	1	1	1	1	1	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	T2OCR1H7	T2OCR1H6	T2OCR1H5	T2OCR1H4	T2OCR1H3	T2OCR1H2	T2OCR1H1	T2OCR1H0																			
During reset	1	1	1	1	1	1	1	1																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						

3





Register	Mnemonic	Address	Remarks																					
Timer 2 Output Compare Register 2L (T2OCR2L)		4 4	bit																					
			<table border="1"> <tr> <td>T2OCR2L7</td> <td>T2OCR2L6</td> <td>T2OCR2L5</td> <td>T2OCR2L4</td> <td>T2OCR2L3</td> <td>T2OCR2L2</td> <td>T2OCR2L1</td> <td>T2OCR2L0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	T2OCR2L7	T2OCR2L6	T2OCR2L5	T2OCR2L4	T2OCR2L3	T2OCR2L2	T2OCR2L1	T2OCR2L0	1	1	1	1	1	1	1	1	R/W	R/W	R/W	R/W	R/W
T2OCR2L7	T2OCR2L6	T2OCR2L5	T2OCR2L4	T2OCR2L3	T2OCR2L2	T2OCR2L1	T2OCR2L0																	
1	1	1	1	1	1	1	1																	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																	
Timer 2 Output Compare Register 2H (T2OCR2H)		4 5	bit																					
			<table border="1"> <tr> <td>T2OCR2H7</td> <td>T2OCR2H6</td> <td>T2OCR2H5</td> <td>T2OCR2H4</td> <td>T2OCR2H3</td> <td>T2OCR2H2</td> <td>T2OCR2H1</td> <td>T2OCR2H0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	T2OCR2H7	T2OCR2H6	T2OCR2H5	T2OCR2H4	T2OCR2H3	T2OCR2H2	T2OCR2H1	T2OCR2H0	1	1	1	1	1	1	1	1	R/W	R/W	R/W	R/W	R/W
T2OCR2H7	T2OCR2H6	T2OCR2H5	T2OCR2H4	T2OCR2H3	T2OCR2H2	T2OCR2H1	T2OCR2H0																	
1	1	1	1	1	1	1	1																	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																	
Timer 2 Input Capture Register L (T2ICRL)		4 6	bit																					
			<table border="1"> <tr> <td>T2ICRL7</td> <td>T2ICRL6</td> <td>T2ICRL5</td> <td>T2ICRL4</td> <td>T2ICRL3</td> <td>T2ICRL2</td> <td>T2ICRL1</td> <td>T2ICRL0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> </tr> </table>	T2ICRL7	T2ICRL6	T2ICRL5	T2ICRL4	T2ICRL3	T2ICRL2	T2ICRL1	T2ICRL0	0	0	0	0	0	0	0	0	R	R	R	R	R
T2ICRL7	T2ICRL6	T2ICRL5	T2ICRL4	T2ICRL3	T2ICRL2	T2ICRL1	T2ICRL0																	
0	0	0	0	0	0	0	0																	
R	R	R	R	R	R	R	R																	
Timer 2 Input Capture Register H (T2ICRH)		4 7	bit																					
			<table border="1"> <tr> <td>T2ICRH7</td> <td>T2ICRH6</td> <td>T2ICRH5</td> <td>T2ICRH4</td> <td>T2ICRH3</td> <td>T2ICRH2</td> <td>T2ICRH1</td> <td>T2ICRH0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> </tr> </table>	T2ICRH7	T2ICRH6	T2ICRH5	T2ICRH4	T2ICRH3	T2ICRH2	T2ICRH1	T2ICRH0	0	0	0	0	0	0	0	0	R	R	R	R	R
T2ICRH7	T2ICRH6	T2ICRH5	T2ICRH4	T2ICRH3	T2ICRH2	T2ICRH1	T2ICRH0																	
0	0	0	0	0	0	0	0																	
R	R	R	R	R	R	R	R																	
Timer 2 Control/status Register 1 (T2CSR1)		4 8	bit																					
			<table border="1"> <tr> <td>ICF</td> <td>OCF1</td> <td>TOF</td> <td>EIC1</td> <td>EOCI1</td> <td>ETOI1</td> <td>IEDG</td> <td>OLVL1</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	ICF	OCF1	TOF	EIC1	EOCI1	ETOI1	IEDG	OLVL1	0	0	0	0	0	0	0	0	R	R	R	R/W	R/W
ICF	OCF1	TOF	EIC1	EOCI1	ETOI1	IEDG	OLVL1																	
0	0	0	0	0	0	0	0																	
R	R	R	R/W	R/W	R/W	R/W	R/W																	
Timer 2 Control/status Register 2 (T2CSR2)		4 9	bit																					
			<table border="1"> <tr> <td>ICF</td> <td>OCF1</td> <td>OCF2</td> <td>—</td> <td>EOCI2</td> <td>OLVL2</td> <td>—</td> <td>—</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R</td> <td>R</td> <td>R</td> <td>—</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	ICF	OCF1	OCF2	—	EOCI2	OLVL2	—	—	0	0	0	1	0	0	0	0	R	R	R	—	R/W
ICF	OCF1	OCF2	—	EOCI2	OLVL2	—	—																	
0	0	0	1	0	0	0	0																	
R	R	R	—	R/W	R/W	R/W	R/W																	
Comparator Control/status Register (CCSR)		5 0	bit																					
			<table border="1"> <tr> <td>RBIT</td> <td>—</td> <td>AIN2</td> <td>AIN1</td> <td>AIN0</td> <td>REF2</td> <td>REF1</td> <td>REF0</td> </tr> <tr> <td>Note</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>R</td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	RBIT	—	AIN2	AIN1	AIN0	REF2	REF1	REF0	Note	1	1	0	1	1	0	0	R		R/W	R/W	R/W
RBIT	—	AIN2	AIN1	AIN0	REF2	REF1	REF0																	
Note	1	1	0	1	1	0	0																	
R		R/W	R/W	R/W	R/W	R/W	R/W																	
			Note: Undefined until the first comparison result is stored																					
RAM Control Register (RMCR)		5 1	bit																					
			<table border="1"> <tr> <td>RMCR7</td> <td>RMCR6</td> <td>RMCR5</td> <td>RMCR4</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> </tr> </table>	RMCR7	RMCR6	RMCR5	RMCR4	—	—	—	—	0	0	0	0	1	1	1	1	R/W	R/W	R/W	R/W	
RMCR7	RMCR6	RMCR5	RMCR4	—	—	—	—																	
0	0	0	0	1	1	1	1																	
R/W	R/W	R/W	R/W																					



Register	Mnemonic	Address	Remarks							
Port A Disable Register (DERA)	5 3	bit	TEND1E	DREQ1E	CKSE	RXSE	TXSE	CKA1E	RXA1E	TXA1E
		During reset	0	0	0	0	0	0	0	0
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Port A Input Data Register (IDRA)	6 0	bit	IDRA7	IDRA6	IDRA5	IDRA4	IDRA3	IDRA2	IDRA1	IDRA0
		During reset	(Note 1)							
		R/W	R	R	R	R	R	R	R	R
Port A Output Data Register (ODRA)	6 0	bit	ODRA7	ODRA6	ODRA5	ODRA4	ODRA3	ODRA2	ODRA1	ODRA0
		During reset	(Note 2)							
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Port B Input Data Register (IDRB)	6 1	bit	IDRB7	IDRB6	IDRB5	IDRB4	IDRB3	IDRB2	IDRB1	IDRB0
		During reset	(Note 1)							
		R/W	R	R	R	R	R	R	R	R
Port B Output Data Register (ODRB)	6 1	bit	ODRB7	ODRB6	ODRB5	ODRB4	ODRB3	ODRB2	ODRB1	ODRB0
		During reset	(Note 2)							
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Port C Input Data Register (IDRC)	6 2	bit	IDRC7	IDRC6	IDRC5	IDRC4	IDRC3	IDRC2	IDRC1	IDRC0
		During reset	(Note 1)							
		R/W	R	R	R	R	R	R	R	R
Port C Output Data Register (ODRC)	6 2	bit	ODRC7	ODRC6	ODRC5	ODRC4	ODRC3	ODRC2	ODRC1	ODRC0
		During reset	(Note 2)							
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Port D Input Data Register (IDRD)	6 3	bit	IDRD7	IDRD6	IDRD5	IDRD4	IDRD3	IDRD2	IDRD1	IDRD0
		During reset	(Note 1)							
		R/W	R	R	R	R	R	R	R	R
Port D Output Data Register (ODRD)	6 3	bit	ODRD7	ODRD6	ODRD5	ODRD4	ODRD3	ODRD2	ODRD1	ODRD0
		During reset	(Note 2)							
		R/W	W	W	W	W	W	W	W	W
Port E Input Data Register (IDRE)	6 4	bit	IDRE7	IDRE6	IDRE5	IDRE4	IDRE3	IDRE2	IDRE1	IDRE0
		During reset	(Note 1)							
		R/W	R	R	R	R	R	R	R	R
Port E Output Data Register (ODRE)	6 4	bit	ODRE7	ODRE6	ODRE5	ODRE4	ODRE3	ODRE2	ODRE1	ODRE0
		During reset	(Note 2)							
		R/W	R/W	R/W	R/W	W	W	W	W	W
Port F Input Data Register (IDRF)	6 5	bit	IDRF7	IDRF6	IDRF5	IDRF4	IDRF3	IDRF2	IDRF1	IDRF0
		During reset	(Note 1)							
		R/W	R	R	R	R	R	R	R	R
Port F Output Data Register (ODRF)	6 5	bit	ODRF7	ODRF6	ODRF5	ODRF4	ODRF3	ODRF2	ODRF1	ODRF0
		During reset	(Note 2)							
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note 1. Fetches terminal status  
 2. Undefined until data is written

3



HD641180X, HD643180X, HD647180X

Register	Mnemonic	Address	Remarks								
Port G Input Data Register (IDRG)		6 6	bit	—	—	IDRG5	IDRG4	IDRG3	IDRG2	IDRG1	IDRG0
			During reset	1	1	(Note 1)					
			R/W			R	R	R	R	R	R
			Note 1 Fetches terminal status								
Port A Data Direction Register (DDRA)		7 0	bit	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
			During reset	0	0	0	0	0	0	0	0
			R/W	W	W	W	W	W	W	W	W
			bit	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0
Port B Data Direction Register (DDRB)		7 1	During reset	0	0	0	0	0	0	0	
			R/W	W	W	W	W	W	W	W	
			bit	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
			Port C Data Direction Register (DDRC)		7 2	During reset	0	0	0	0	0
R/W	W	W				W	W	W	W	W	
bit	DDRD7	DDRD6				DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0
Port D Data Direction Register (DDRD)		7 3				During reset	0	0	0	0	0
			R/W	W	W	W	W	W	W	W	
			bit	DDRE7	DDRE6	DDRE5	DDRE4	DDRE3	DDRE2	DDRE1	DDRE0
			Port E Data Direction Register (DDRE)		7 4	During reset	0	0	0	0	0
R/W	W	W				W	W	W	W	W	
bit	DDRF7	DDRF6				DDRF5	DDRF4	DDRF3	DDRF2	DDRF1	DDRF0
Port F Data Direction Register (DDRF)		7 5				During reset	0	0	0	0	0
			R/W	W	W	W	W	W	W	W	



# HD648180W

## MCU (Micro Controller Unit)

### DESCRIPTION

The HD648180W is an 8-bit CMOS microcontroller in the HD64180 family. Its instruction set is upward-compatible with the HD64180Z, hence with the Z-80. Twelve instructions (seven types) have been added, bringing the total number of instructions to 165.

Compared with the HD64180Z, the HD648180W also has more peripheral functions. In addition to a refresh controller and wait-state controller for memory access support, and a memory management unit (MMU) and DMA controller (DMAC) for processing large quantities of data, the HD64180W has on-chip RAM, EEPROM, and an A/D converter. Timer and I/O-port functions have also been enhanced.

Figure 1 shows the HD64180 family. Table 1 lists the features of the HD64180W.





Figure 1 HD64180 Family



### ORDERING INFORMATION

Type No.	Speed and Package
HD648180W0CP4	4 MHz 84-pin PLCC
HD648180W0CP6	6 MHz 84-pin PLCC
HD648180W0F4	4 MHz 80-pin QFP
HD648180W0F6	6 MHz 80-pin QFP

**Table 1 HD648180W Features**

<b>Item</b>	<b>Description</b>
CPU	<ul style="list-style-type: none"> <li>• Instruction set upward-compatible with HD64180Z</li> <li>• Maximum operating speed: 6.144 MHz</li> </ul>
MMU	<ul style="list-style-type: none"> <li>• 1-Mbyte physical address space</li> </ul>
Memory	<ul style="list-style-type: none"> <li>• 256-byte EEPROM on-chip —Byte or page write</li> <li>• 1-kbyte static RAM on-chip —Provides work area, stack area for interrupts, etc.</li> </ul>
Timers (4 channels)	<ul style="list-style-type: none"> <li>• 16-bit free-running timer (1 channel) on-chip —Input capture function for measuring input pulse width —Output compare function for generating waveforms</li> <li>• 16-bit reload timers (3 channels) on-chip —Toggle function for square-wave output with 50% duty cycle</li> </ul>
Serial communication interface (2 channels)	<ul style="list-style-type: none"> <li>• Asynchronous or clocked synchronous mode</li> <li>• Simultaneous transmit and receive (full duplex communication)</li> <li>• On-chip baud rate generator</li> </ul>
DMA controller (2 channels)	<ul style="list-style-type: none"> <li>• Directly addresses 1-Mbyte address space (without using MMU)</li> <li>• Directly addresses 64-kbyte I/O address space</li> <li>• Can transfer 64-kbyte data continuously</li> <li>• Data transfer speed (memory-to-memory): six system clocks/byte</li> </ul>
A/D converter (8-bit resolution)	<ul style="list-style-type: none"> <li>• Four analog input channels</li> <li>• Absolute precision: 2.0 LSB</li> <li>• Conversion time: 17 <math>\mu</math>s (at 6 MHz)</li> </ul>
I/O ports	<ul style="list-style-type: none"> <li>• 30 input/output lines (including 10 with direct LED driving capability: <math>I_{OL} = 10</math> mA)</li> <li>• 4 input lines</li> <li>• 1 output line</li> </ul>
Wait-state controller	<ul style="list-style-type: none"> <li>• Wait states can be inserted by external signal input or by software</li> </ul>
Refresh controller	<ul style="list-style-type: none"> <li>• Outputs 8-bit refresh addresses</li> <li>• Programmable refresh interval</li> </ul>

**Table 1 HD648180W Features (cont)**

<b>Item</b>	<b>Description</b>
Interrupts	<ul style="list-style-type: none"><li>• Four external interrupt lines: <math>\overline{\text{NMI}}</math>, <math>\overline{\text{INT}}_0</math>, <math>\overline{\text{INT}}_1</math>, <math>\overline{\text{INT}}_2</math></li><li>• Ten on-chip interrupt sources</li></ul>
Special CPU modes	<ul style="list-style-type: none"><li>• Low-power modes (standby modes)</li><li>• Sleep mode</li><li>• Halt mode</li><li>• Bus-release mode</li></ul>
Other features	<ul style="list-style-type: none"><li>• On-chip clock oscillator</li><li>• Interfaces directly with Z-80 peripheral chips</li></ul>

■ Block Diagram

Figure 2 is a block diagram of the HD648180W.




Figure 2 HD648180W Block Diagram



## Pin Descriptions

### Pin Arrangement

Figure 3 shows the pin arrangement of the HD648180W in the FP-80A package. Figure 4 shows the pin arrangement in the CP-84 package.




Figure 3 Pin Arrangement (FP-80A)









Figure 4 Pin Arrangement (CP-84)



• Pin Functions

Table 2 Pin Functions

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
Power supply GND	V <sub>CC</sub>	14, 56	26, 70	Input	Power Supply: Connect all V <sub>CC</sub> pins to system power supply (+5 V).
	V <sub>SS</sub>	10, 31, 59	21, 44, 73	Input	Ground: Connect all V <sub>SS</sub> pins to system power supply (0 V).
XTAL clock	XTAL	57	71	Input	Connect to crystal oscillator with twice system clock ( $\phi$ ) frequency.  When inputting external clock at EXTAL, leave XTAL open.
	EXTAL	58	72	Input	Connect to crystal oscillator or external clock. External clock frequency should be 2 times system clock.



Oscillator circuit examples

$\phi$		61	75	Output	System Clock: Supplies system clock to peripheral devices.
Reset	$\overline{\text{RESET}}$	60	74	Input	Reset: Chip is reset when this pin is dropped low.
Address bus	A <sub>0</sub> to A <sub>19</sub>	1 to 9, 70 to 80	1 to 20, 84	Output (Tri-state)	Address Bus: For memory access. These lines go to high impedance only in the following cases.  a. During reset  b. When bus control is granted to another device (when BUSACK drops low because of low input at BUSREQ).

Table 2 Pin Functions (cont)

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
Data bus	D <sub>0</sub> to D <sub>7</sub>	15 to 22	27 to 34	Input/Output	Data Bus: 8-bit, bidirectional data bus
Memory I/O interface signal	$\overline{RD}$	68	82	Output (Tri-state)	Read: Indicates chip is in read cycle. At this time, data bus is in input mode.
	$\overline{WR}$	67	81	Output (Tri-state)	Write: Indicates chip is in write cycle. At this time, data bus is in output mode.
	$\overline{ME}$	65	79	Output (Tri-state)	Memory Enable: Indicates memory read/write is being performed. Goes low in the following cases: <ol style="list-style-type: none"> <li>Instruction fetch and operand read</li> <li>Data read/write by memory reference instruction</li> <li>Memory access during DMA cycle</li> <li>Refresh cycle</li> </ol>
	$\overline{IOE}$	64	78	Output (Tri-state)	I/O Enable: Indicates I/O read/write is being performed. Goes low in the following cases: <ol style="list-style-type: none"> <li>Data read/write by I/O instruction execution</li> <li>I/O access during DMA cycle</li> <li><math>\overline{INT}_0</math> acknowledge cycle</li> </ol>
	$\overline{WAIT}$	13	25	Input	Wait: Used to extend memory and I/O read/write cycles. If low at the falling clock edge in a T <sub>2</sub> or T <sub>W</sub> state, a T <sub>W</sub> state is inserted next.
System control signals	$\overline{BUSREQ}$	11	23	Input	Bus Request: Used by another device to issue a bus request. When this pin goes low, CPU terminates instruction execution and sets address bus, data bus, and some memory interface signals ( $\overline{RD}$ , $\overline{WR}$ , $\overline{ME}$ , $\overline{IOE}$ ) to high impedance.

**Table 2 Pin Functions (cont)**

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
System control signals	$\overline{\text{BUSACK}}$	12	24	Output	Bus Acknowledge: Indicates receipt of $\overline{\text{BUSREQ}}$ signal by CPU and release of bus. Notifies device that output $\overline{\text{BUSREQ}}$ signal that bus is under its control.
	$\overline{\text{HALT}}$	63	77	Output	$\overline{\text{HALT}}$ : Goes low when CPU executes HALT or SLP instruction to indicate that CPU is in halt or sleep mode. Used together with ST and LIR signals (described below) to indicate operational status of internal DMA and CPU mode.
	$\overline{\text{LIR}}$	66	80	Output	Load Instruction Register: Indicates ongoing cycle is op code fetch cycle.
	ST	62	76	Output	Status: Indicates operational status. Do not connect pull-down resistance to this pin.

ST	$\overline{\text{HALT}}$	$\overline{\text{LIR}}$	Operation Mode
0	1	0	CPU operation (1st op-code fetch cycle)
1	1	0	CPU operation (2nd, 3rd op-code fetch cycle)
1	1	1	CPU operation (machine cycles other than op-code fetch cycles)
0	Undefined	1	DMA
0	0	0	Halt mode
1	0	1	Sleep mode

3



Table 2 Pin Functions (cont)

Type	Signal	Pin Number		I/O	Name and Pin Function								
		FP-80A	PC-84										
System control signals	$\overline{\text{REF}}$	69	83	Output	Refresh: Low level indicates CPU is in DRAM refresh cycle. Refresh address is output on lower 8 bits of address bus ( $A_0$ through $A_7$ ). Refresh cycle interval can be programmed to 10, 20, 40, or 80 states.								
Interrupt signals	$\overline{\text{NMI}}$	44	57	Input	Non-Maskable Interrupt: Non-maskable interrupt request pin.								
	$\overline{\text{INT}}_0$	45	58	Input	Interrupt 0: Maskable interrupt level 0 request pin. Level 0 has 3 modes.								
					<table border="1"> <thead> <tr> <th>Mode</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Execute instruction on data bus</td> </tr> <tr> <td>1</td> <td>Execute instructions starting from address 0038H</td> </tr> <tr> <td>2</td> <td>Vectored</td> </tr> </tbody> </table>	Mode	Meaning	0	Execute instruction on data bus	1	Execute instructions starting from address 0038H	2	Vectored
Mode	Meaning												
0	Execute instruction on data bus												
1	Execute instructions starting from address 0038H												
2	Vectored												
	$\overline{\text{INT}}_1$	48	61	Input	Interrupt 1, 2: Maskable interrupt Level 1 and 2 request pins. Vectored.								
	$\overline{\text{INT}}_2$	46	59	Input									
DMA signals	$\overline{\text{DREQ}}_0$	33	46	Input	<p>DMA Request for Channel 0: Asks internal DMAC to perform transfer on channel 0. Enables internal DMAC to synchronize with external I/O device. Internal DMAC channel 0 supports the following transfers.</p> <ol style="list-style-type: none"> <li>Memory ↔ Memory</li> <li>Memory ↔ I/O</li> <li>Memory ↔ Memory-mapped I/O</li> </ol>								



Table 2 Pin Functions (cont)

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
DMA signals	$\overline{TEND}_0$	32	45	Output	Transfer End for Channel 0: Internal DMAC channel 0 transfer end signal. This signal goes low at write cycle of final data transfer.
	$\overline{DREQ}_1$	35	48	Input	DMA Request for Channel 1: Asks internal DMAC to perform transfer on channel 1. Channel 1 supports Memory ↔ I/O transfers only.
	$\overline{TEND}_1$	34	47	Output	Transfer End for Channel 1: Internal DMAC channel 1 transfer end signal. This signal goes low at write cycle of final data transfer.
Serial communications	$TX_0$	43	56	Output	Transmit Data for SCI Channel 0: SCI channel 0 transmit data pin.
	$RX_0$	42	55	Input	Receive Data for SCI Channel 0: SCI channel 0 receive data pin.
	$SCK_0$	41	54	Input/Output	Serial Clock for SCI Channel 0: SCI channel 0 clock input/output pin.
	$TX_1$	40	53	Output	Transmit Data for SCI Channel 1: SCI channel 1 transmit data pin.
	$RX_1$	39	52	Input	Receive Data for SCI Channel 1: SCI channel 1 receive data pin.
	$SCK_1$	38	51	Input/Output	Serial Clock for SCI Channel 1: SCI channel 1 clock input/output pin.

**Table 2 Pin Functions (cont)**

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
Timers	TIN <sub>1</sub>	35	48	Input	Timer Input for Channel 1: Input signal pin for timer 1 input capture. Signal transitions at this pin transfer free-running counter value to input capture register.
	TOUT <sub>1</sub>	37	50	Output	Timer Output for Channel 1: Timer 1 waveform output pin. When output compare register and free-running counter match, value of OLVL bit of timer control/status register 1 is output from this pin.
	TOUT <sub>2</sub>	36	49	Output	Timer Output for Channel 2: Timer 2 waveform output pin. When timer 2 time constant register and timer 2 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 2 is output from this pin.
	TOUT <sub>3</sub>	32	45	Output	Timer Output for Channel 3: Timer 3 waveform output pin. When timer 3 time constant register and timer 3 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 2 is output from this pin.
	TOUT <sub>4</sub>	34	47	Output	Timer Output for Channel 4: Timer 4 waveform output pin. When timer 4 time constant register and timer 4 up-counter match, value selected by bit 2 and bit 3 of timer control/status register 4 is output from this pin.



Table 2 Pin Functions (cont)

Type	Signal	Pin Number		I/O	Name and Pin Function
		FP-80A	PC-84		
A/D converter	AV <sub>SS</sub>	55	69	Input	Analog Ground: A/D converter power supply (ground)
	AV <sub>CC</sub>	50	63	Input	Analog Power Supply: A/D converter power supply (+5 V). Connect to system power supply (V <sub>CC</sub> ).
	AN <sub>0</sub> to AN <sub>3</sub>	51 to 54	65 to 68	Input	Analog Input: A/D converter input signal pins
	ADT	48	61	Input	A/D Trigger: External trigger input pin to start A/D converter
EEPROM	V <sub>PP</sub>	49	62	Output	Test pin. Do not connect.
Parallel I/O	P0 <sub>0</sub> to P0 <sub>7</sub>	23 to 30	35 to 42	Input/ Output	Port 0: 8-bit parallel I/O port. Switched between input and output by data direction register 0 (DDR0).
	P1 <sub>0</sub> to P1 <sub>7</sub>	36 to 43	49 to 56	Input/ Output	Port 1: 8-bit parallel I/O port. Switched between input and output by data direction register 1 (DDR1).
	P2 <sub>0</sub> to P2 <sub>6</sub>	6 to 9, 11, 12, 69	17 to 20, 23, 24, 83	Input/ Output	Port 2: 7-bit parallel I/O port. Switched between input and output by data direction register 2 (DDR2). P26 is output only.
	P3 <sub>0</sub> to P3 <sub>7</sub>	32 to 35, 45 to 48	45 to 48, 58 to 61	Input/ Output	Port 3: 8-bit parallel I/O port. Switched between input and output by data direction register 3 (DDR3).
	P4 <sub>0</sub> to P4 <sub>3</sub>	51 to 54	65 to 68	Input	Port 4: 4-bit input-only port.



## ■ Basic CPU Architecture

The HD648180W has an advanced, high-speed, eight-bit CPU. Its instruction set is upward-compatible with the HD64180Z.

### • Features

The HD648180W CPU has the following features.

- CPU architecture based on the Z-80
- Expanded instruction set with instructions for:
  - Input from on-chip I/O
  - Output to on-chip I/O
  - Block transfer between memory and on-chip I/O
  - 8-bit × 8-bit multiplication
  - AND operations on on-chip I/O
  - AND operations on accumulator A
  - Transition to sleep mode
- Eight addressing modes
  - Implied
  - Register direct
  - Register indirect
  - Indexed
  - Extended
  - Immediate
  - Relative
  - I/O
- Maximum operating speed: 6.144 MHz
- Special CPU operating modes
  - Low-power modes (standby modes)
    - Software standby mode
    - Hardware standby mode
  - Sleep mode
  - Halt mode
  - Bus-release mode



• **Address Space**

The HD648180W CPU has a 64-kbyte logical address space and 64-kbyte I/O address space.

The 64-kbyte logical address space is mapped into a 1-Mbyte physical address space by the memory management unit (MMU). For details, see Memory Management Unit (MMU).

The 64-kbyte I/O address space is assigned to on-chip and off-chip I/O. For details, see On-Chip I/O Address Space Map.

• **Register Configuration**

The CPU includes two general register sets (GR and GR'), and a single special-purpose register set. Register sets GR and GR' each include an accumulator, a flag register, and six general-purpose registers. The special-purpose register set consists of an interrupt vector register, an R counter, two 16-bit index registers, a stack pointer, and a program counter.




Figure 5 CPU Register Configuration

## • Register Descriptions


The following table describes the function of each register. Unless otherwise specified, register content is undefined following a reset.

Register Name	Symbol	Function
Accumulators	A, A'	Accumulators are registers in which 8-bit arithmetic operations, logical operations, and shifts are performed. Accumulator A' is used in place of accumulator A following execution of the instruction EX AF, AF'.
Flag registers	F, F'	Flag registers store the status of operations. Flag register F' is used in place of flag register F following execution of the instruction EX AF, AF'.
General-purpose registers	B, C D, E H, L	The registers in register set GR can be used as 8-bit registers (B, C, D, E, H, L) or 16-bit registers (BC, DE, HL). They can be used to execute operations or store addresses.
	B', C' D', E' H', L'	The registers in register set GR' supplement the GR registers. The two register sets can be swapped using the EXX instruction.
Interrupt vector register	I	This 8-bit register stores the upper 8 bits of the 16-bit vector produced by an interrupt. Vectors are used for $\overline{INT}_0$ mode 2, $\overline{INT}_1$ , $\overline{INT}_2$ , and internal interrupts (7 sources). A reset initializes this register to 00H.
R counter	R	This 8-bit register counts the number of op-code fetch cycles performed. The content of this counter is unrelated to the refresh address, which is generated by another on-chip counter that cannot be accessed by the user. A reset initializes this register to 00H.
Index registers	IX, IY	These 16-bit registers are used for indexed addressing and 16-bit operations. In indexed addressing, the base address is stored in the index registers. A signed 8-bit displacement is added to the base address to generate the operand's effective address. In 16-bit operations that involve the index registers, a general-purpose register (except HL), the index registers, or the stack pointer can be used for the other operand.
Stack pointer	SP	This 16-bit register stores the top address of the stack area. A reset initializes this register to 00H.
Program counter	PC	This 16-bit register stores the logical address of the next instruction to be executed. This register is normally incremented by 1 each time a 1-byte instruction code is accessed, but execution of a jump instruction causes the address of the jump destination to replace the current content of the program counter. A reset initializes this register to 0000H.



- Flag Register

The flag register (F) contains individual flags that are set and reset to represent the status of the result of an 8-bit or 16-bit operation. This register is referenced by extended arithmetic instructions and conditional jump instructions.



Flag Name	Symbol	Function
Sign	S	Bit 7 is set when an operation produces a negative result (MSB = 1) and reset by a positive result (MSB = 0).
Zero	Z	Bit 6 is set when an instruction execution produces a zero result, and reset by any other result.
Half-carry	H	Bit 5 is set when an operation results in a carry or borrow from the 4th bit. The half-carry flag is reset when neither a carry nor borrow is generated. This flag is referenced for adjustment of decimal operations (DAA instruction).
Parity/overflow	P/V	Bit 2 can be used as either a parity or an overflow flag.  The parity flag indicates the parity of the data stored in the accumulator following execution of a logical operation. An even number of 1s in the accumulator value sets the parity flag, while an odd number of 1s resets it.  The overflow flag is set when the result of a signed arithmetic operation exceeds the range of +127 through -128 for an 8-bit operation, or the range of +32767 through -32768 for a 16-bit operation. Results within these ranges reset the overflow flag.
Negate	N	Bit 1 is set by execution of a subtraction instruction (examples: SUB, DEC, CP) and reset by an addition instruction (examples: ADD, INC).
Carry	C	Bit 0 is set when an operation results in a carry or borrow from the most significant bit. Any other result resets this flag. The following lists the various types of carries and borrows. <ul style="list-style-type: none"> <li>Carry produced by an addition result</li> <li>Borrow produced by a subtraction result</li> <li>Carry produced by a shift or rotate</li> </ul>

## Addressing Modes

The CPU instruction set has eight addressing modes.

### 1. Implied Addressing (IMP)

This addressing mode is based on data included within op codes. It is used by instructions that manipulate bit positions specified by the accumulator (A), index registers (IX, IY), stack pointer (SP), HL general-purpose register, or op codes.

### 2. Register Direct Addressing (REG)

In this addressing mode, 8-bit and 16-bit registers are specified by op code fields g, g', ww, xx, yy, and zz. The following tables show the relationships between field codes and registers.

#### 8-Bit Register Specification

<b>g or g' Field</b>	<b>Specified Register</b>
000	B
001	C
010	D
011	E
100	H
101	L
110	—
111	A

**16-bit Register Specification**

ww Field	Specified Register
00	BC
01	DE
10	HL
11	SP


xx Field	Specified Register
00	BC
01	DE
10	IX
11	SP

yy Field	Specified Register
00	BC
01	DE
10	IY
11	SP

zz Field	Specified Register
00	BC
01	DE
10	HL
11	AF


**3. Register Indirect Addressing (REGI)**

In this addressing mode, general-purpose registers are used as 16-bit address registers for specification of operands in memory.




4. Indexed Addressing (INDX)

In this addressing mode, effective addresses are generated by adding a displacement (d: signed 8-bit value) to the index registers (IX, IY).




5. Extended Addressing (EXT)

With this addressing mode, 2 bytes (m, n) following the op code are used as a 16-bit address for direct specification of an operand in memory.




6. Immediate Addressing (IMMED)

With this addressing mode, 1 byte (m) or 2 bytes (m, n) following the op code are used as a direct operand.



7. Relative Addressing (REL)

This addressing mode can be used with branching instructions only. A displacement (j: signed 8-bit value) is added to the program counter (PC) to generate a branch address. In the case of a conditional branch, the branch is taken only when a condition is satisfied.





## 8. I/O Addressing

This addressing mode can be used with I/O instructions only. The specified address is an I/O address ( $\overline{\text{IOE}} = 0$ ). One of the following addresses is output by this addressing mode.


- An address formed by the content of the operand, which is output to  $A_0$  through  $A_7$ , and the content of accumulator A, which is output to  $A_8$  through  $A_{15}$ .
- An address formed by the content of register C, which is output to  $A_0$  through  $A_7$ , and the content of register B, which is output to  $A_8$  through  $A_{15}$ .
- An address formed by the content of the operand, which is output to  $A_0$  through  $A_7$ , and 00H, which is output to  $A_8$  through  $A_{15}$ . This is convenient for accessing on-chip I/O registers.
- An address formed by the content of register C, which is output to  $A_0$  through  $A_7$ , and 00H, which is output to  $A_8$  through  $A_{15}$ . This is convenient for accessing on-chip I/O registers.

## Instruction Set Overview

The CPU instruction set for this chip can be broken down as follows.

- Operation instructions
- Load instructions
- Program control instructions
- I/O instructions
- Special control instructions

These instructions consist of 1 to 4 bytes. Typical examples are shown below.



See Instruction Set Lists for further details.





### Conditional Jump and Conditional Call Instruction Precautions

The following illustrates operation when the conditional jump instruction JP f, mn is executed. Note the difference in operation when the condition tests true and when it tests false.

#### Example

When the instruction JP NZ, 6000H is at address 5000H (MMU sets base register to 00H).



Note that when the condition tests false, execution proceeds to the next instruction without reading the 2nd operand of JP f, mn. This is also true in the case of the conditional call: CALL f, mn.



### ■ Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Analog supply voltage	$AV_{CC}$	-0.3 to +7.0	V*1
Input voltage (port 4)	$V_{in1}$	-0.3 to $AV_{CC} + 0.3$	V
Analog input voltage	$A_{in}$	-0.3 to $AV_{CC} + 0.3$	V
Total current inflow	$\Sigma I_{OL}$	80	mA*2
Total current outflow	$\Sigma  I_{OH} $	30	mA*3

- Notes:
1.  $AV_{CC}$  must equal  $V_{CC}$ .
  2. Total current inflow is the total current sunk simultaneously from all input/output lines via output buffers to the HD648180W's  $V_{SS}$ .
  3. Total current outflow is the total current sourced simultaneously from the HD648180W's  $V_{CC}$  via output buffers to all input/output pins.

■ Electrical Characteristics

DC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to } +75^\circ\text{C}$  unless otherwise noted)

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input high voltage level for $\overline{\text{RESET}}$ , $\overline{\text{EXTAL}}$ , $\overline{\text{NMI}}$ , $\overline{\text{STBY}}$	$V_{IH1}$		$V_{CC} - 0.6$	—	$V_{CC} + 0.3$	V
Input high voltage level for other pins	$V_{IH2}$		2.0	—	$V_{CC} + 0.3$	V
Input low voltage level for $\overline{\text{RESET}}$ , $\overline{\text{EXTAL}}$ , $\overline{\text{NMI}}$ , $\overline{\text{STBY}}$	$V_{IL1}$		-0.3	—	0.6	V
Input low voltage level for other pins	$V_{IL2}$		-0.3	—	0.8	V
Output high voltage level for all output pins	$V_{OH}$	$I_{OH} = -200\ \mu\text{A}$	2.4	—	—	V
		$I_{OH} = -20\ \mu\text{A}$	$V_{CC} - 1.2$	—	—	
Output low voltage level for all output pins	$V_{OL}$	$I_{OL} = 2.2\ \text{mA}$	—	—	0.45	V
Input leakage current for all input pins except XTAL and $\overline{\text{EXTAL}}$	$I_{IL}$	$V_{in} = 0.5\text{ to } V_{CC} - 0.5$	—	—	1.0	$\mu\text{A}$
Tri-state leakage current	$I_{TL}$	$V_{in} = 0.5\text{ to } V_{CC} - 0.5$	—	—	1.0	$\mu\text{A}$
Current consumption (normal operation) <sup>Note</sup>	$I_{CC}$	$f = 4\ \text{MHz}$	—	15	30	mA
		$f = 6\ \text{MHz}$	—	20	40	mA
Current consumption (standby mode) <sup>Note</sup>	$I_{CCSTBY}$	—	—	10	20	$\mu\text{A}$
Pin capacitance	$C_P$	$V_{in} = 0\ \text{V}$ , $f = 1\ \text{MHz}$ $T_a = 25^\circ\text{C}$	—	—	15	pF

Note: Signal levels:  
 $\overline{\text{RESET}}$ ,  $\overline{\text{EXTAL}}$ ,  $\overline{\text{NMI}}$ :  $V_{IH\text{min}} = V_{CC} - 0.6\ \text{V}$ ,  $V_{IL\text{max}} = 0.6\ \text{V}$   
 Other pins:  $V_{IH\text{min}} = V_{CC} - 1.0\ \text{V}$ ,  $V_{IL\text{max}} = 0.8\ \text{V}$   
 All output pins are unloaded.

- DC Characteristics (I/O ports) ( $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise noted)

Item		Symbol	Test Conditions	Min	Typ	Max	Unit
Input high voltage	Ports 0 to 4	$V_{IHP}$		2.0	—	$V_{CC} + 0.3$	V
Input low voltage	Ports 0 to 4	$V_{ILP}$		-0.3	—	0.8	V
Output high voltage	Ports 0 to 3	$V_{OHP}$	$I_{OH} = -200 \mu A$	2.4	—	—	V
			$I_{OH} = -20 \mu A$	$V_{CC} - 1.2$	—	—	
Output low voltage	Ports 0 to 3	$V_{OLP}$	$I_{OL} = 2.2 \text{ mA}$	—	—	0.45	V
	Port 0		$I_{OL} = 10 \text{ mA}$	—	—	1.0	
Input leakage current		$ I_{ILP} $	$V_{in} = 0.5$ to $V_{CC} - 0.5$	—	—	1.0	$\mu A$

- A/D Conversion Characteristics ( $AV_{CC}=V_{CC}$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $+75^\circ C$  unless otherwise noted)

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Analog input voltage	$AV_{in}$		$AV_{SS}$	—	$AV_{CC}$	V
Analog input leakage current	$ I_{AL} $		—	—	1.0	$\mu A$
Resolution			—	8	—	Bit
Input hold time (conversion time)		A/D conversion clock = $\phi/3 = 2.048 \text{ MHz}$ when $\phi = 6.144 \text{ MHz}$	16.6	—	—	$\mu s$
Number of inputs			0	—	4	Channel
Absolute precision		$T_a = 25^\circ C$ , $V_{CC} = 5.0 \text{ V}$	—	—	2.0	LSB

Note:  $AV_{CC}$  must equal  $V_{CC}$ .

3



# HD648180W

**AC Characteristics** ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to } +75^\circ\text{C}$  unless otherwise noted)

Item	Symbol	Test Conditions	HD648180W-4			HD648180W-6			Unit
			Min	Typ	Max	Min	Typ	Max	
Clock cycle time	$t_{cyc}$	Figure 6	250	—	333	162	—	333	ns
Clock high pulse duration	$t_{CHW}$		110	—	—	65	—	—	ns
Clock low pulse duration	$t_{CLW}$		110	—	—	65	—	—	ns
Clock fall time	$t_{cf}$		—	—	15	—	—	15	ns
Clock rise time	$t_{cr}$		—	—	15	—	—	15	ns
External clock cycle time	$t_{ECYC}$	Figure 18	125	—	—	81	—	—	ns
External clock high pulse duration	$t_{EXHW}$		50	—	—	32	—	—	ns
External clock low pulse duration	$t_{EXLW}$		50	—	—	32	—	—	ns
External clock rise time	$t_{EXr}^{*1}$	Figure 18	—	—	25	—	—	25	ns
External clock fall time	$t_{EXf}^{*1}$		—	—	25	—	—	25	ns
Address delay time	$t_{AD}$	Figure 6	—	—	110	—	—	90	ns
Address setup time (measured from $\overline{ME}$ or $\overline{IOE}$ falling edge)	$t_{AS}$		50	—	—	30	—	—	ns
$\overline{ME}$ delay time 1	$t_{MED1}$	Figure 6, 7,	—	—	85	—	—	60	ns
$\overline{RD}$ delay time 1 (when $\overline{IOC} = 1$ )	$t_{RDD1}$	Figure 6	—	—	85	—	—	60	ns
$\overline{RD}$ delay time 1 (when $\overline{IOC} = 0$ )		Figure 8	—	—	85	—	—	65	ns
$\overline{LIR}$ delay time 1	$t_{LD1}$	Figure 6	—	—	100	—	—	80*2	ns
Address hold time (measured from $\overline{ME}$ , $\overline{IOE}$ , $\overline{RD}$ , or $\overline{WR}$ rising edge)	$t_{AH}$		80	—	—	35	—	—	ns
$\overline{ME}$ delay time 2	$t_{MED2}$	Figure 6, 7	—	—	85	—	—	60	ns
$\overline{RD}$ delay time 2	$t_{RDD2}$	Figure 6	—	—	85	—	—	60	ns
$\overline{LIR}$ delay time 2	$t_{LD2}$		—	—	100	—	—	80*2	ns

- Notes: 1. If external clock pulse duration specifications ( $t_{EXHW}$ ,  $t_{EXLW}$ ) are not satisfied, adjust  $t_{EXr}$  and  $t_{EXf}$ .  
 2.  $t_{LD1}$  ( $t_{LD2}$ ) = 60 ns when bus timing test load capacitance  $C = 40\text{ pF}$ .



AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to } +75^\circ\text{C}$  unless otherwise noted) (cont)

Item	Symbol	Test Conditions	HD648180W-4			HD648180W-6			Unit
			Min	Typ	Max	Min	Typ	Max	
Data read setup time	$t_{DRS}$	Figure 6, 7	50	—	—	40	—	—	ns
Data read hold time	$t_{DRH}$		0	—	—	0	—	—	ns
ST delay time 1	$t_{STD1}$	Figure 6	—	—	110	—	—	90	ns
ST delay time 2	$t_{STD2}$	Figure 10	—	—	110	—	—	90	ns
WAIT setup time	$t_{WS}$	Figure 6	80	—	—	40	—	—	ns
WAIT hold time	$t_{WH}$		70	—	—	40	—	—	ns
Write data floating delay time	$t_{WDZ}$	Figure 6	—	—	100	—	—	95	ns
$\overline{WR}$ delay time 1	$t_{WRD1}$		—	—	90	—	—	65	ns
Write data delay time	$t_{WDD}$		—	—	110	—	—	90	ns
Write data setup time (measured from $\overline{WR}$ falling edge)	$t_{WDS}$		60	—	—	40	—	—	ns
$\overline{WR}$ delay time 2	$t_{WRD2}$		—	—	90	—	—	80	ns
$\overline{WR}$ pulse duration	$t_{WRP}$		280	—	—	170	—	—	ns
Write data hold time (measured from $\overline{WR}$ rising edge)	$t_{WDH}$		60	—	—	40	—	—	ns
$\overline{IOE}$ delay time 1	(when $\overline{IOC} = 1$ ) $t_{IOD1}$	Figure 6	—	—	85	—	—	60	ns
		Figure 8	—	—	85	—	—	65	ns
$\overline{IOE}$ delay time 2	$t_{IOD2}$	Figure 6	—	—	85	—	—	60	ns
$\overline{IOE}$ delay time 3 (measured from $\overline{LIR}$ falling edge)	$t_{IOD3}$	Figure 7	540	—	—	340	—	—	ns



AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to } +75^\circ\text{C}$  unless otherwise noted) (cont)

Item	Symbol	Test Conditions	HD648180W-4			HD648180W-6			Unit
			Min	Typ	Max	Min	Typ	Max	
$\overline{\text{INT}}$ setup time (measured from $\phi$ falling edge)	$t_{\text{INTS}}$	Figure 7 Figure 13	80	—	—	40	—	—	ns
$\overline{\text{INT}}$ hold time (measured from $\phi$ falling edge)	$t_{\text{INTH}}$		70	—	—	40	—	—	ns
$\overline{\text{NMI}}$ pulse duration	$t_{\text{NMIW}}$		120	—	—	120	—	—	ns
$\overline{\text{BUSREQ}}$ setup time (measured from $\phi$ falling edge)	$t_{\text{BRS}}$	Figure 7	80	—	—	40	—	—	ns
$\overline{\text{BUSREQ}}$ hold time (measured from $\phi$ falling edge)	$t_{\text{BRH}}$		70	—	—	40	—	—	ns
$\overline{\text{BUSACK}}$ delay time 1	$t_{\text{BAD1}}$		—	—	100	—	—	95	ns
$\overline{\text{BUSACK}}$ delay time 2	$t_{\text{BAD2}}$		—	—	100	—	—	95	ns
Bus floating delay time	$t_{\text{BZD}}$		—	—	130	—	—	125	ns
$\overline{\text{ME}}$ pulse duration (high)	$t_{\text{MEWH}}$		200	—	—	110	—	—	ns
$\overline{\text{ME}}$ pulse duration (low)	$t_{\text{MEWL}}$		210	—	—	125	—	—	ns
Port data output delay time	$t_{\text{PWD}}$	Figure 13	—	—	110	—	—	90	ns
Port data input setup time	$t_{\text{PDS}}$	Figure 13	180	—	—	150	—	—	ns
Port data input hold time	$t_{\text{PDH}}$	Figure 13	60	—	—	40	—	—	ns
$\overline{\text{REF}}$ delay time 1	$t_{\text{RFD1}}$	Figure 7	—	—	110	—	—	90	ns
$\overline{\text{REF}}$ delay time 2	$t_{\text{RFD2}}$		—	—	110	—	—	90	ns
$\overline{\text{HALT}}$ delay time 1	$t_{\text{HAD1}}$	Figure 7	—	—	110	—	—	90	ns
$\overline{\text{HALT}}$ delay time 2	$t_{\text{HAD2}}$	Figure 12	—	—	110	—	—	90	ns
$\overline{\text{DREQi}}$ setup time 1	$t_{\text{DRQS}}$	Figure 10	80	—	—	40	—	—	ns
$\overline{\text{DREQi}}$ hold time 1	$t_{\text{DRQH}}$		70	—	—	40	—	—	ns
$\overline{\text{TENDi}}$ delay time 1	$t_{\text{TED1}}$		—	—	85	—	—	70	ns
$\overline{\text{TENDi}}$ delay time 2	$t_{\text{TED2}}$		—	—	85	—	—	70	ns

**AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to } +75^\circ\text{C}$  unless otherwise noted) (cont)**

Item	Symbol	Test Conditions	HD648180W-4			HD648180W-6			Unit
			Min	Typ	Max	Min	Typ	Max	
Timer output delay time	$t_{TOD}$	Figure 11	—	—	300	—	—	300	ns
SCI input clock cycle (clocked synchronous mode)	$t_{scyc}$	Figure 17	40	—	—	40	—	—	$t_{cyc}$
SCI transmit data delay time (clocked synchronous mode)	$t_{TXD}$		—	—	200	—	—	200	ns
SCI receive data setup time (clocked synchronous mode)	$t_{SRX}$	Figure 17	260	—	—	260	—	—	ns
SCI receive data hold time (clocked synchronous mode)	$t_{HRX}$		100	—	—	100	—	—	ns
SCI input clock pulse duration	$t_{PWSCXH}$ $t_{PWSCXL}$	Figure 14	0.4*1	—	0.6*1	0.4*1	—	0.6*1	$t_{scyc}$
Timer 1 input clock pulse duration	$t_{PWTH}$ $t_{PWTL}$	Figure 15	8	—	—	8	—	—	$t_{cyc}$
$\overline{\text{RESET}}$ setup time	$t_{RES}$	Figure 15	120	—	—	120	—	—	ns
$\overline{\text{RESET}}$ hold time	$t_{REH}$		80	—	—	80	—	—	ns
$\overline{\text{RESET}}$ rise time	$t_{Rr}$		—	—	50*2	—	—	50*2	ms
$\overline{\text{RESET}}$ fall time	$t_{Rf}$		—	—	50*2	—	—	50*2	ms
Input pin rise time (other than $\overline{\text{RESET}}$ )	$t_{Ir}$	Figure 19	—	—	100*2	—	—	100*2	ns
Input pin fall time (other than $\overline{\text{RESET}}$ )	$t_{If}$		—	—	100*2	—	—	100*2	ns
$\overline{\text{ADT}}$ input pulse duration	$t_{PWADH}$ $t_{PWADL}$	Figure 15	8	—	—	8	—	—	$t_{cyc}$
$\overline{\text{STBY}}$ input delay duration	$t_{STBYD}$	Figure 6	0	—	—	0	—	—	ns
Oscillation stabilization time	$t_{OSC}$	Figure 9	—	—	20	—	—	20	ms

Notes: 1. Set so:  $(t_{PWSCXH}) + (t_{PWSCXL}) + (t_{Ir}) + (t_{If}) = t_{scyc}$ .

2. If these rise and fall times are satisfied, but other specifications are not satisfied, adjust these rise and fall times to satisfy the other specifications.





Figure 6 CPU Timing (1)





3

Figure 7 CPU Timing (2)






Figure 8 CPU Timing (3)






Figure 9 CPU Timing (4)




Figure 10 DMA Control Signals

3




Figure 11 Timer Output




Figure 12 SLP Execution Cycle






Figure 13 Port I/O Timing




Figure 14 SCI Clock Input Timing




Figure 15 Timer 1 Input Pulse Duration

3






Figure 16  $\overline{ADT}$  Input Pulse Duration




Figure 17 SCI Clocked Synchronous Timing (direct phase)






Figure 18 Rise and Fall Times for External Clock Input Signal






**Figure 19 Rise and Fall Times for Input Signals (except EXTAL AND RESET)**



**Figure 20 Bus Timing Test Load (TTL load)**



**Figure 21 Reference Levels**

3

## ■ Instruction Set Lists

The following explains the symbols used throughout the instruction set lists contained in this appendix.

### 1. Register Specification

The register specification symbols are: g, g', ww, xx, yy, and zz. The symbols g and g' represent 8-bit registers, while ww, xx, yy, and zz represent 16-bit registers, as shown below.

<b>g, g'</b>	<b>Reg.</b>	<b>ww</b>	<b>Reg.</b>	<b>xx</b>	<b>Reg.</b>	<b>yy</b>	<b>Reg.</b>	<b>zz</b>	<b>Reg.</b>
0 0 0	B	0 0	BC	0 0	BC	0 0	BC	0 0	BC
0 0 1	C	0 1	DE	0 1	DE	0 1	DE	0 1	DE
0 1 0	D	1 0	HL	1 0	IX	1 0	IY	1 0	HL
0 1 1	E	1 1	SP	1 1	SP	1 1	SP	1 1	AF
1 0 0	H								
1 0 1	L								
1 1 1	A								

Note: The letters "H" (high) and "L" (low) are appended to the 16-bit register symbols to indicate the upper 8 bits and lower 8 bits. For example: wwH, IXL.

### 2. Bit Specification

The symbol b in the bit operand of a bit manipulation instruction, specifies the bit location as shown below.

<b>b</b>	<b>Bit</b>
0 0 0	0
0 0 1	1
0 1 0	2
0 1 1	3
1 0 0	4
1 0 1	5
1 1 0	6
1 1 1	7

### 3. Condition Specification

The symbol *f* specifies the condition against which the result of an operation is compared to determine the next instruction to be executed, as shown below.

<b>f</b>	<b>Condition</b>	
0 0 0	NZ	non zero
0 0 1	Z	zero
0 1 0	NC	non carry
0 1 1	C	carry
1 0 0	PO	parity odd
1 0 1	PE	parity even
1 1 0	P	sign plus
1 1 1	M	sign minus

### 4. Restart Address

The symbol *v* specifies the restart address for a restart instruction, as shown below.

<b>v</b>	<b>Address</b>
0 0 0	00H
0 0 1	08H
0 1 0	10H
0 1 1	18H
1 0 0	20H
1 0 1	28H
1 1 0	30H
1 1 1	38H

### 5. Flags

The following symbols are used to denote changes in flags.

- : Flag not affected
- ×: Flag change undefined
- ↑: Flag affected according to operation result
- S: Flag set to 1
- R: Flag reset to 0
- P: Flag changes as a parity flag
- V: Flag changes as an overflow flag



## 6. Other Symbols

( )<sub>M</sub>: Parentheses contain memory address

( )<sub>I</sub>: Parentheses contain I/O address

m or n: 8-bit value

mn: 16-bit value

r: r suffix indicates 8-bit register

R: R suffix indicates 16-bit register

b • ( )<sub>M</sub>: b-th bit of memory address in parentheses

b • gr: b-th bit of general register gr

d or j: Signed 8-bit displacement

S: Source addressing mode

D: Destination addressing mode

•: AND operation

+: OR operation

⊕: XOR operation

• Data Manipulation Instructions

1. Arithmetic and Logical Instructions (8-bit)

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL	S				Z	H	P/V	N	C	
																			7
ADD	ADD A, g	10 000 g				S		D		1	4	Ar + gr → Ar	↑	↓	↓	V	R	↓	
	ADD A, (HL)	10 000 110					S	D		1	6	Ar + (HL) <sub>M</sub> → Ar	↑	↓	↓	V	R	↓	
	ADD A, m	11 000 110 <m>	S					D		2	6	Ar + m → Ar							
	ADD A, (IX + d)	11 011 101 10 000 110 <d>			S			D		3	14	Ar + (IX + d) <sub>M</sub> → Ar	↓	↓	↓	V	R	↓	
	ADD A, (IY + d)	11 111 101 10 000 110 <d>			S			D		3	14	Ar + (IY + d) <sub>M</sub> → Ar	↓	↓	↓	V	R	↓	
ADC	ADC A, g	10 001 g				S		D		1	4	Ar + gr + c → Ar	↑	↓	↓	V	R	↓	
	ADC A, (HL)	10 001 110					S	D		1	6	Ar + (HL) <sub>M</sub> + c → Ar	↑	↓	↓	V	R	↓	
	ADC A, m	11 001 110 <m>	S					D		2	6	Ar + m + c → Ar	↑	↓	↓	V	R	↓	
	ADC A, (IX + d)	11 011 101 10 001 110 <d>			S			D		3	14	Ar + (IX + d) <sub>M</sub> + c → Ar	↑	↓	↓	V	R	↓	
	ADC A, (IY + d)	11 111 101 10 001 110 <d>			S			D		3	14	Ar + (IY + d) <sub>M</sub> + c → Ar	↑	↓	↓	V	R	↓	
AND	AND g	10 100 g				S		D		1	4	Ar·gr → Ar	↑	↓	S	P	R	R	
	AND (HL)	10 100 110					S	D		1	6	Ar·(HL) <sub>M</sub> → Ar	↑	↓	S	P	R	R	
	AND m	11 100 110 <m>	S					D		2	6	Ar·m → Ar	↑	↓	S	P	R	R	
	AND (IX + d)	11 011 101 10 100 110 <d>			S			D		3	14	Ar·(IX + d) <sub>M</sub> → Ar	↑	↓	S	P	R	R	
	AND (IY + d)	11 111 101 10 100 110 <d>			S			D		3	14	Ar·(IY + d) <sub>M</sub> → Ar	↑	↓	S	P	R	R	
Compare	CP g	10 111 g				S		D		1	4	Ar - gr	↑	↓	↓	V	S	↓	
	CP (HL)	10 111 110					S	D		1	6	Ar - (HL) <sub>M</sub>	↑	↓	↓	V	S	↓	
	CP m	11 111 110 <m>	S					D		2	6	Ar - m	↑	↓	↓	V	S	↓	

3



1. Arithmetic and Logical Instructions (8-bit) (cont)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
Compare	CP (IX + d)	11 011 101 10 111 110 <d>			S				D		3	14	$Ar - (IX + d)_M$	↓	↓	↓	V	S	↓
	CP (IY + d)	11 111 101 10 111 110 <d>			S				D		3	14	$Ar - (IY + d)_M$	↓	↓	↓	V	S	↓
Complement	CPL	00 101 111							S/D		1	3	$\bar{Ar} \rightarrow Ar$	—	—	S	—	S	—
DEC	DEC g	00 g 101				S/D					1	4	$gr - 1 \rightarrow gr$	↓	↓	↓	V	S	—
	DEC (HL)	00 110 101					S/D				1	10	$(HL)_M - 1 \rightarrow (HL)_M$	↓	↓	↓	V	S	—
	DEC (IX + d)	11 011 101 00 110 101 <d>			S/D						3	18	$(IX + d)_M - 1 \rightarrow (IX + d)_M$	↓	↓	↓	V	S	—
	DEC (IY + d)	11 111 101 00 110 101 <d>			S/D						3	18	$(IY + d)_M - 1 \rightarrow (IY + d)_M$	↓	↓	↓	V	S	↓
INC	INC g	00 g 100				S/D					1	4	$gr + 1 \rightarrow gr$	↓	↓	↓	V	R	—
	INC (HL)	00 110 100					S/D				1	10	$(HL)_M + 1 \rightarrow (HL)_M$	↓	↓	↓	V	R	—
	INC (IX + d)	11 011 101 00 110 100 <d>			S/D						3	18	$(IX + d)_M + 1 \rightarrow (IX + d)_M$	↓	↓	↓	V	R	—
	INC (IY + d)	11 111 101 00 110 100 <d>			S/D						3	18	$(IY + d)_M + 1 \rightarrow (IY + d)_M$	↓	↓	↓	V	R	—
MULT	MLT ww	11 101 101 01 ww1 100				S/D					2	17	$wwHr \times wwLr \rightarrow ww$	—	—	—	—	—	—
NEGATE	NEG	11 101 101 01 000 100							S/D		2	6	$0 - Ar \rightarrow Ar$	↓	↓	↓	V	S	↓
OR	OR g	10 110 g				S			D		1	4	$Ar + gr \rightarrow Ar$	↓	↓	R	P	R	R
	OR (HL)	10 110 110						S	D		1	6	$Ar + (HL)_M \rightarrow Ar$	↓	↓	R	P	R	R
	OR m	11 110 110 <m>	S						D		2	6	$Ar + m \rightarrow Ar$	↓	↓	R	P	R	R
	OR (IX + d)	11 011 101 10 110 110 <d>			S				D		3	14	$Ar + (IX + d)_M \rightarrow Ar$	↓	↓	R	P	R	R
	OR (IY + d)	11 111 101 10 110 110 <d>			S				D		3	14	$Ar + (IY + d)_M \rightarrow Ar$	↓	↓	R	P	R	R



1. Arithmetic and Logical Instructions (8-bit) (cont)










Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL	S				Z	H	P/V	N	C	
																			7
SUB	SUB g	10 010 g				S		D		1	4	Ar - gr → Ar	↓	↓	↓	V	S	↓	
	SUB (HL)	10 010 110					S	D		1	6	Ar - (HL) <sub>M</sub> → Ar	↓	↓	↓	V	S	↓	
	SUB m	11 010 110 <m>	S					D		2	6	Ar - m → Ar	↓	↓	↓	V	S	↓	
	SUB (IX + d)	11 011 101 10 010 110 <d>			S			D		3	14	Ar - (IX + d) <sub>M</sub> → Ar	↓	↓	↓	V	S	↓	
	SUB (IY + d)	11 111 101 10 010 110 <d>			S			D		3	14	Ar - (IY + d) <sub>M</sub> → Ar	↓	↓	↓	V	S	↓	
SBC	SBC A, g	10 011 g				S		D		1	4	Ar - gr - c → Ar	↓	↓	↓	V	S	↓	
	SBC A, (HL)	10 011 110					S	D		1	6	Ar - (HL) <sub>M</sub> - c → Ar	↓	↓	↓	V	S	↓	
	SBC A, m	11 011 110 <m>	S					D		2	6	Ar - m - c → Ar	↓	↓	↓	V	S	↓	
	SBC A, (IX + d)	11 011 101 10 011 110 <d>			S			D		3	14	Ar - (IX + d) <sub>M</sub> - c → Ar	↓	↓	↓	V	S	↓	
	SBC A, (IY + d)	11 111 101 10 011 110 <d>			S			D		3	14	Ar - (IY + d) <sub>M</sub> - c → Ar	↓	↓	↓	V	S	↓	
TST	TST g	11 101 101 00 g 100				S				2	7	Ar-gr	↓	↓	S	P	R	R	
	TST (HL)	11 101 101 00 110 100					S			2	10	Ar-(HL) <sub>M</sub>	↓	↓	S	P	R	R	
	TST m	11 101 101 01 100 100 <m>	S							3	9	Ar-m	↓	↓	S	P	R	R	
XOR	XOR g	10 101 g				S		D		1	4	Ar ⊕ gr → Ar	↓	↓	R	P	R	R	
	XOR (HL)	10 101 110					S	D		1	6	Ar ⊕ (HL) <sub>M</sub> → Ar	↓	↓	R	P	R	R	
	XOR m	11 101 110 <m>	S					D		2	6	Ar ⊕ m → Ar	↓	↓	R	P	R	R	
	XOR (IX + d)	11 011 101 10 101 110 <d>			S			D		3	14	Ar ⊕ (IX + d) <sub>M</sub> → Ar	↓	↓	R	P	R	R	
	XOR (IY + d)	11 111 101 10 101 110 <d>			S			D		3	14	Ar ⊕ (IY + d) <sub>M</sub> → Ar	↓	↓	R	P	R	R	

3










2. Rotate and Shift Instructions

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REG	REGI	IMP				REL	7	6	4	2	1	0
													S	Z	H	P/V	N	C
Rotate and shift data	RLA	00 010 111						S/D	1	3		—	—	R	—	R	↓	
	RL g	11 001 011 00 010 g				S/D		S/D	2	7		↑	↑	R	P	R	↓	
	RL (HL)	11 001 011 00 010 110						S/D	2	13		↑	↑	R	P	R	↓	
	RL (IX + d)	11 011 101 11 001 011 <d>			S/D				4	19		↑	↑	R	P	R	↓	
	RL (IY + d)	11 111 101 11 001 011 <d>			S/D				4	19		↑	↑	R	P	R	↓	
	RLCA	00 000 111						S/D	1	3		—	—	R	—	R	↓	
	RLC g	11 001 011 00 000 g				S/D		S/D	2	7		↑	↑	R	P	R	↓	
	RLC (HL)	11 001 011 00 000 110						S/D	2	13		↑	↑	R	P	R	↓	
	RLC (IX + d)	11 011 101 11 001 011 <d>			S/D				4	19		↑	↑	R	P	R	↓	
	RLC (IY + d)	11 111 101 11 001 011 <d>			S/D				4	19		↑	↑	R	P	R	↓	
	RLD	11 101 101 01 101 111						S/D	2	16		↑	↑	R	P	R	—	
	RRA	00 011 111						S/D	1	3		—	—	R	—	R	↓	
	RR g	11 001 011 00 011 g				S/D		S/D	2	7		↑	↑	R	P	R	↓	
	RR (HL)	11 001 011 00 011 110						S/D	2	13		↑	↑	R	P	R	↓	
	RR (IX + d)	11 011 101 11 001 011 <d>			S/D				4	19		↑	↑	R	P	R	↓	
	RR (IY + d)	11 111 101 11 001 011 <d>			S/D				4	19		↑	↑	R	P	R	↓	
	RRCa	00 001 111						S/D	1	3		—	—	R	—	R	↓	
	RRC g	11 001 011 00 001 g				S/D		S/D	2	7		↑	↑	R	P	R	↓	



2. Rotate and Shift Instructions (cont)

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Rotate and shift data	RRC (HL)	11 001 011 00 001 110						S/D		2	13		↓	↓	R	P	R	↓
	RRC (IX + d)	11 011 101 11 001 011 <ϕ> 00 001 110				S/D				4	19		↓	↓	R	P	R	↓
	RRC (IY + d)	11 111 101 11 001 011 <ϕ> 00 001 110				S/D				4	19		↓	↓	R	P	R	↓
	RRD	11 101 101 01 100 111						S/D		2	16		↓	↓	R	P	R	—
	SLA g	11 001 011 00 100 g				S/D				2	7		↓	↓	R	P	R	↓
	SLA (HL)	11 001 011 00 100 110					S/D			2	13		↓	↓	R	P	R	↓
	SLA (IX + d)	11 011 101 11 001 011 <ϕ> 00 100 110				S/D				4	19		↓	↓	R	P	R	↓
	SLA (IY + d)	11 111 101 11 001 011 <ϕ> 00 100 110				S/D				4	19		↓	↓	R	P	R	↓
	SRA g	11 001 011 001 101 g				S/D				2	7		↓	↓	R	P	R	↓
	SRA (HL)	11 001 011 00 101 110					S/D			2	13		↓	↓	R	P	R	↓
	SRA (IX + d)	11 011 101 11 001 011 <ϕ> 00 101 110				S/D				4	19		↓	↓	R	P	R	↓
	SRA (IY + d)	11 111 101 11 001 011 <ϕ> 00 101 110				S/D				4	19		↓	↓	R	P	R	↓
	SRL g	11 001 011 00 111 g				S/D				2	7		↓	↓	R	P	R	↓
	SRL (HL)	11 001 011 00 111 110					S/D			2	3		↓	↓	R	P	R	↓
	SRL (IX + d)	11 011 101 11 001 011 <ϕ> 00 111 110				S/D				4	19		↓	↓	R	P	R	↓
	SRL (IY + d)	11 111 101 11 001 011 <ϕ> 00 111 110				S/D				4	19		↓	↓	R	P	R	↓



3. Bit Manipulation Instructions

Operation Name	Mnemonics	Op Code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Bit set	SET b, g	11 001 011 11 b g				S/D				2	7	1 → b:gr	—	—	—	—	—	—
	SET b, (HL)	11 001 011 11 b 110				S/D				2	13	1 → b:(HL) <sub>M</sub>	—	—	—	—	—	—
	SET b, (IX + d)	11 011 101 11 001 011 <d> 11 b 110			S/D					4	19	1 → b:(IX + d) <sub>M</sub>	—	—	—	—	—	—
	SET b, (IY + d)	11 111 101 11 001 011 <d> 11 b 110			S/D					4	19	1 → b:(IY + d) <sub>M</sub>	—	—	—	—	—	—
Bit reset	RES b, g	11 001 011 10 b g				S/D				2	7	0 → b:gr	—	—	—	—	—	—
	RES b, (HL)	11 001 011 10 b 110				S/D				2	13	0 → b:(HL) <sub>M</sub>	—	—	—	—	—	—
	RES b, (IX + d)	11 011 101 11 001 011 <d> 10 b 110			S/D					4	19	0 → b:(IX + d) <sub>M</sub>	—	—	—	—	—	—
	RES b, (IY + d)	11 111 101 11 001 011 <d> 10 b 110			S/D					4	19	0 → b:(IY + d) <sub>M</sub>	—	—	—	—	—	—
Bit test	BIT b, g	11 001 011 01 b g				S				2	6	$\overline{b:gr} \rightarrow z$	X	↓	S	X	R	—
	BIT b, (HL)	11 001 011 01 b 110				S				2	9	$\overline{b:(HL)_M} \rightarrow z$	X	↓	S	X	R	—
	BIT b, (IX + d)	11 011 101 11 001 011 <d> 01 b 110			S					4	15	$\overline{b:(IX + d)_M} \rightarrow z$	X	↓	S	X	R	—
	BIT b, (IY + d)	11 111 101 11 001 011 <d> 01 b 110			S					4	15	$\overline{b:(IY + d)_M} \rightarrow z$	X	↓	S	X	R	—



## 4. Arithmetic Instructions (16-bit)

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGH	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
ADD	ADD HL, ww	00 ww1 001				S			D	1	7	$HL_R + WW_R \rightarrow HL_R$	-	-	X	-	R	↑	
	ADD IX, xx	11 011 101 00 xx1 001				S			D	2	10	$IX_R + XX_R \rightarrow IX_R$	-	-	X	-	R	↑	
	ADD IY, yy	11 111 101 00 yy1 001				S			D	2	10	$IY_R + YY_R \rightarrow IY_R$	-	-	X	-	R	↑	
ADC	ADC HL, ww	11 101 101 01 ww1 010				S			D	2	10	$HL_R + WW_R + C \rightarrow HL_R$	↑	↑	X	V	R	↑	
DEC	DEC ww	00 ww1 011				S/D				1	4	$WW_R - 1 \rightarrow WW_R$	-	-	-	-	-	-	
	DEC IX	11 011 101 00 101 011							S/D	2	7	$IX_R - 1 \rightarrow IX_R$	-	-	-	-	-	-	
	DEC IY	11 111 101 00 101 011							S/D	2	7	$IY_R - 1 \rightarrow IY_R$	-	-	-	-	-	-	
INC	INC ww	00 ww0 011				S/D				1	4	$WW_R + 1 \rightarrow WW_R$	-	-	-	-	-	-	
	INC IX	11 011 101 00 100 011							S/D	2	7	$IX_R + 1 \rightarrow IX_R$	-	-	-	-	-	-	
	INC IY	11 111 101 00 100 011							S/D	2	7	$IY_R + 1 \rightarrow IY_R$	-	-	-	-	-	-	
SBC	SBC HL, ww	11 101 101 01 ww0 010				S			D	2	10	$HL_R - WW_R - C \rightarrow HL_R$	↑	↑	X	V	S	↑	

• Data Transfer Instructions

1. 8-Bit Load

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REG	REGI	IMP				REL	7	6	4	2	1	0
													S	Z	H	P/V	N	C
Load 8-bit data	LD A, I	11 101 101 01 010 111						S/D	2	6	Ir → Ar	↑	↑	R	IEF <sub>2</sub>	R	—	
	LD A, R	11 101 101 01 011 111						S/D	2	6	Rr → Ar	↑	↑	R	IEF <sub>2</sub>	R	—	
	LD A, (BC)	00 001 010						S D	1	6	(BC) <sub>M</sub> → Ar <sup>(Note)</sup>	—	—	—	—	—	—	
	LD A, (DE)	00 011 010						S D	1	6	(DE) <sub>M</sub> → Ar	—	—	—	—	—	—	
	LD A, (mn)	00 111 010 <n> <m>		S				D	3	12	(mn) <sub>M</sub> → Ar	—	—	—	—	—	—	
	LD I, A	11 101 101 01 000 111						S/D	2	6	Ar → Ir	—	—	—	—	—	—	
	LD R, A	11 101 101 01 001 111						S/D	2	6	Ar → Rr	—	—	—	—	—	—	
	LD (BC), A	00 000 010						D S	1	7	Ar → (BC) <sub>M</sub>	—	—	—	—	—	—	
	LD (DE), A	00 010 010						D S	1	7	Ar → (DE) <sub>M</sub>	—	—	—	—	—	—	
	LD (mn), A	00 110 010 <n> <m>			D			S	3	13	Ar → (mn) <sub>M</sub>	—	—	—	—	—	—	
	LD g, g'	01 g g'						S/D	1	4	gr' → gr	—	—	—	—	—	—	
	LD g, (HL)	01 g 110						D S	1	6	(HL) <sub>M</sub> → gr	—	—	—	—	—	—	
	LD g, m	00 g 110 <m>		S				D	2	6	m → gr	—	—	—	—	—	—	
	LD g, (IX + d)	11 011 101 01 g 110 <d>			S			D	3	14	(IX + d) <sub>M</sub> → gr	—	—	—	—	—	—	
	LD g, (IY + d)	11 111 101 01 g 110 <d>			S			D	3	14	(IY + d) <sub>M</sub> → gr	—	—	—	—	—	—	
	LD (HL), m	00 110 110 <m>		S				D	2	9	m → (HL) <sub>M</sub>	—	—	—	—	—	—	
	LD (IX + d), m	11 011 101 00 110 110 <d> <m>		S		D			4	15	m → (IX + d) <sub>M</sub>	—	—	—	—	—	—	
	LD (IY + d), m	11 111 101 00 110 110 <d> <m>		S		D			4	15	m → (IY + d) <sub>M</sub>	—	—	—	—	—	—	

Note: Interrupts are not detected at the end of the LD A, I and LD A, R instructions.



1. 8-Bit Load (cont)

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REG	REGI	IMP				REL	7	6	4	2	1	0
													S	Z	H	P/V	N	C
Load 8-bit data	LD (HL), g	01 110 g				S	D		1	7	$gr \rightarrow (HL)_M$	—	—	—	—	—	—	
	LD (IX + d), g	11 011 101 01 110 g <d>			D	S			3	15	$gr \rightarrow (IX + d)_M$	—	—	—	—	—	—	
	LD (IY + d), g	11 111 101 01 110 g <d>			D	S			3	15	$gr \rightarrow (IY + d)_M$	—	—	—	—	—	—	

2. 16-Bit Load

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REG	REGI	IMP				REL	7	6	4	2	1	0
													S	Z	H	P/V	N	C
Load 16-bit data	LD ww, mn	00 ww0 001 <n> <m>	S			D			3	9	$mn \rightarrow ww_R$	—	—	—	—	—	—	
	LD IX, mn	11 011 101 00 100 001 <n> <m>	S					D	4	12	$mn \rightarrow IX_R$	—	—	—	—	—	—	
	LD IY, mn	11 111 101 00 100 001 <n> <m>	S					D	4	12	$mn \rightarrow IY_R$	—	—	—	—	—	—	
	LD SP, HL	11 111 001						S/D	1	4	$HL_R \rightarrow SP_R$	—	—	—	—	—	—	
	LD SP, IX	11 011 101 11 111 001						S/D	2	7	$IX_R \rightarrow SP_R$	—	—	—	—	—	—	
	LD SP, IY	11 111 101 11 111 001						S/D	2	7	$IY_R \rightarrow SP_R$	—	—	—	—	—	—	
	LD ww, (mn)	11 101 101 01 ww1 011 <n> <m>			S		D			4	18	$(mn + 1)_M \rightarrow ww_{Hr}$	—	—	—	—	—	—
	LD HL, (mn)	00 101 010 <n> <m>			S				D	3	15	$(mn + 1)_M \rightarrow Hr$ $(mn)_M \rightarrow Lr$	—	—	—	—	—	—

3



2. 16-Bit Load (cont)

Operation Name	Mnemonics	Op Code	Addressing						Bytes	States	Operation	Flag							
			IMMED	EXT	INDX	REG	REGI	IMP				REL	7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
Load 16-bit data	LD IX, (mn)	11 011 101 00 101 010 <n> <m>		S					D	4	18	(mn + 1) <sub>M</sub> → IXHr (mn) <sub>M</sub> → IXLr	—	—	—	—	—	—	
	LD IY, (mn)	11 111 101 00 101 010 <n> <m>		S					D	4	18	(mn + 1) <sub>M</sub> → IYHr (mn) <sub>M</sub> → IYLr	—	—	—	—	—	—	
	LD (mn), ww	11 101 101 01 ww0 011 <n> <m>		D		S					4	19	wwHr → (mn + 1) <sub>M</sub> wwLr → (mn) <sub>M</sub>	—	—	—	—	—	—
	LD (mn), HL	00 100 010 <n> <m>		D					S	3	16	Hr → (mn + 1) <sub>M</sub> Lr → (mn) <sub>M</sub>	—	—	—	—	—	—	—
	LD (mn), IX	11 011 101 00 100 010 <n> <m>		D					S	4	19	IXHr → (mn + 1) <sub>M</sub> IXLr → (mn) <sub>M</sub>	—	—	—	—	—	—	—
	LD (mn), IY	11 111 101 00 100 010 <n> <m>		D					S	4	19	IYHr → (mn + 1) <sub>M</sub> IYLr → (mn) <sub>M</sub>	—	—	—	—	—	—	—



3. Block Transfer

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
Block transfer search data	CPD	11 101 101						S	S		2	12	Ar - (HL) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub>	↑	↓	↓	↓	S	—
		10 101 001																	
	CPDR	11 101 101						S	S		2	14	BC <sub>R</sub> ≠ 0 Ar = (HL) <sub>M</sub> BC <sub>R</sub> = 0 or Ar = (HL) <sub>M</sub>	↑	↓	↓	↓	S	—
		10 111 001										12	Q Ar - (HL) <sub>R</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Repeat Q until Ar = (HL) <sub>M</sub> or BC <sub>R</sub> = 0			↑	↓		
	CPI	11 101 101						S	S		2	12	Ar - (HL) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub>	↑	↓	↓	↓	S	—
		10 100 001																	
	CPIR	11 101 101						S	S		2	14	BC <sub>R</sub> ≠ 0 Ar = (HL) <sub>M</sub> BC <sub>R</sub> = 0 or Ar = (HL) <sub>M</sub>	↑	↓	↓	↓	S	—
		10 110 001										12	Q Ar - (HL) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Repeat Q until Ar = (HL) <sub>M</sub> or BC <sub>R</sub> = 0						
	LDD	11 101 101						S/D			2	12	(HL) <sub>M</sub> → (DE) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> DE <sub>R</sub> - 1 → DE <sub>R</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub>	—	—	R	↓	R	—
		10 101 000																	
LDDR	11 101 101						S/D			2	14 (BC <sub>R</sub> ≠ 0)	(HL) <sub>M</sub> → (DE) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> DE <sub>R</sub> - 1 → DE <sub>R</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Repeat Q until BC <sub>R</sub> = 0	—	—	R	R	R	—	
	10 111 000										12 (BC <sub>R</sub> = 0)	Q Ar - (HL) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> DE <sub>R</sub> - 1 → DE <sub>R</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Repeat Q until BC <sub>R</sub> = 0							
LDI	11 101 101						S/D			2	12	(HL) <sub>M</sub> → (DE) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> DE <sub>R</sub> + 1 → DE <sub>R</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub>	—	—	R	↓	R	—	
	10 100 000																		
LDIR	11 101 101						S/D			2	14 (BC <sub>R</sub> ≠ 0)	(HL) <sub>M</sub> → (DE) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> DE <sub>R</sub> + 1 → DE <sub>R</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Repeat Q until BC <sub>R</sub> = 0	—	—	R	R	R	—	
	10 110 000										12 (BC <sub>R</sub> = 0)	Q Ar - (HL) <sub>M</sub> BC <sub>R</sub> - 1 → BC <sub>R</sub> DE <sub>R</sub> + 1 → DE <sub>R</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Repeat Q until BC <sub>R</sub> = 0							

- Notes 1 P/V = 0: BC<sub>R</sub> - 1 = 0  
P/V = 1: BC<sub>R</sub> - 1 ≠ 0  
2. Z = 1: Ar = (HL)<sub>M</sub>  
Z = 0: Ar ≠ (HL)<sub>M</sub>

3





4. Stack and Exchange

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
PUSH	PUSH zz	11 zz0 101				S		D		1	11	zzLr → (SP - 2) <sub>M</sub> zzHr → (SP - 1) <sub>M</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—	
	PUSH IX	11 011 101 11 100 101						S/D		2	14	IXLr → (SP - 2) <sub>M</sub> IXHr → (SP - 1) <sub>M</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—	
	PUSH IY	11 111 101 11 100 101						S/D		2	14	IYLr → (SP - 2) <sub>M</sub> IYHr → (SP - 1) <sub>M</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—	
POP	POP zz	11 zz0 001				D		S		1	9	(SP + 1) <sub>M</sub> → zzHr <sup>(Note)</sup> (SP) <sub>M</sub> → zzLr SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—	—	
	POP IX	11 011 101 11 100 001						S/D		2	12	(SP + 1) <sub>M</sub> → IXHr (SP) <sub>M</sub> → IXr SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—	—	
	POP IY	11 111 101 11 100 001						S/D		2	12	(SP + 1) <sub>M</sub> → IYHr (SP) <sub>M</sub> → IYLr SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—	—	
Exchange	EX AF, AF'	00 001 000						S/D		1	4	AF <sub>R</sub> → AF' <sub>R</sub>	—	—	—	—	—	—	
	EX DE, HL	11 101 011						S/D		1	3	DE <sub>R</sub> - HL <sub>R</sub>	—	—	—	—	—	—	
	EXX	11 011 001						S/D		1	3	BC <sub>R</sub> - BC' <sub>R</sub> DE <sub>R</sub> - DE' <sub>R</sub> HL <sub>R</sub> - HL' <sub>R</sub>	—	—	—	—	—	—	
	EX (SP), HL	11 100 011						S/D		1	16	Hr - (SP + 1) <sub>M</sub> Lr - (SP) <sub>M</sub>	—	—	—	—	—	—	
	EX (SP), IX	11 011 101 11 100 011						S/D		2	19	IXHr - (SP + 1) <sub>M</sub> IXLr - (SP) <sub>M</sub>	—	—	—	—	—	—	
	EX (SP), IY	11 111 101 11 100 011						S/D		2	19	IYHr - (SP + 1) <sub>M</sub> IYLr - (SP) <sub>M</sub>	—	—	—	—	—	—	

Note: POP AF writes stack contents to flag.



• Program Control Instructions

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
Call	CALL mn	11 001 101 <n> <m>		D							3	16	PCHr → (SP - 1) <sub>M</sub> PCLr → (SP - 2) <sub>M</sub> mn → PC <sub>R</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—
	CALL f, mn	11 f 100 <n> <m>		D							3	6 (f: false) 16 (f: true)	continue: f is false CALL mn: f is true	—	—	—	—	—	—
Jump	DJNZ j	00 010 000 <j - 2>							D	2 2	9 (Br ≠ 0) 7 (Br = 0)	Br - 1 → Br continue: Br = 0 PC <sub>R</sub> + j → PC <sub>R</sub> ; Br ≠ 0	—	—	—	—	—	—	
	JP f, mn	11 f 010 <n> <m>		D						3	6 (f: false)	mn → PC <sub>R</sub> ; f is true	—	—	—	—	—	—	
										3	9 (f: true)	continue: f is false	—	—	—	—	—		
	JP mn	11 000 011 <n> <m>		D							3	9	mn → PC <sub>R</sub>	—	—	—	—	—	
	JP (HL)	11 101 001							D	1	3	HL <sub>R</sub> → PC <sub>R</sub>	—	—	—	—	—		
	JP (IX)	11 011 101 11 101 001										2	6	IX <sub>R</sub> → PC <sub>R</sub>	—	—	—	—	
	JP (IY)	11 111 101 11 101 001							D	2	6	IY <sub>R</sub> → PC <sub>R</sub>	—	—	—	—	—		
	JR j	00 011 000 <j - 2>								D	2	8	PC <sub>R</sub> + j → PC <sub>R</sub>	—	—	—	—	—	
	JR C, j	00 111 000 <j - 2>										2 2	6 8	continue: C = 0 PC <sub>R</sub> + j → PC <sub>R</sub> ; C = 1	—	—	—	—	
JR NC, j	00 110 000 <j - 2>										2 2	6 8	continue: C = 1 PC <sub>R</sub> + j → PC <sub>R</sub> ; C = 0	—	—	—	—		
JR Z, j	00 101 000 <j - 2>										2 2	6 8	continue: Z = 0 PC <sub>R</sub> + j → PC <sub>R</sub> ; Z = 1	—	—	—	—		
JR NZ, j	00 100 000 <j - 2>										2 2	6 8	continue: Z = 1 PC <sub>R</sub> + j → PC <sub>R</sub> ; Z = 0	—	—	—	—		
Return	RET	11 001 001							D	1	9	(SP) <sub>M</sub> → PCLr (SP + 1) <sub>M</sub> → PCHr SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—		
	RET f	11 f 000							D	1 1	5 (f: false) 10 (f: true)	continue: f is false RET: f is true	—	—	—	—	—		
	RETI	11 101 101 01 001 101							D	2	22 (Z) 12 (R1)	(SP) <sub>M</sub> → PCLr (SP + 1) <sub>M</sub> → PCHr SP <sub>R</sub> + 2 → SP <sub>R</sub>	—	—	—	—	—		

3



• Program Control Instructions (cont)

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
Return	RETN	11 101 101 01 000 101							D		2	12	(SP) <sub>M</sub> → PCL <sub>r</sub> (SP + 1) <sub>M</sub> → PCH <sub>r</sub> SP <sub>R</sub> + 2 → SP <sub>R</sub> IEF2 → IEF1	—	—	—	—	—	—
Restart	RST v	11 v 111							D		1	11	PCH <sub>r</sub> → (SP - 1) <sub>M</sub> PCL <sub>r</sub> → (SP - 2) <sub>M</sub> 0 → PCH <sub>r</sub> v → PCL <sub>r</sub> SP <sub>R</sub> - 2 → SP <sub>R</sub>	—	—	—	—	—	—

• I/O Instructions

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
Input	IN A, (m)	11 011 011 <m>							D	S	2	9	(Am) <sub>1</sub> → Ar m → A <sub>0</sub> to A <sub>7</sub> Ar → A <sub>6</sub> to A <sub>15</sub>	—	—	—	—	—	—
	IN g, (C)	11 101 101 01 g 000							D		S	2	(BC) <sub>1</sub> → gr g = 110: only the flags will change. Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	↓	↓	R	P	R	—
	IN0 g, (m)	11 101 101 00 g 000 <m>							D		S	3	(00m) <sub>1</sub> → gr g = 110: only the flags will change. m → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	↓	↓	R	P	R	—
	IND	11 101 101 10 101 010							D		S	2	12	(BC) <sub>1</sub> → (HL) <sub>M</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Br - 1 → Br Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	↓	X	X	↓

Notes: 1. Z = 1: Br - 1 = 0  
 Z = 0: Br - 1 ≠ 0  
 2. N = 1: MSB of data = 1  
 N = 0: MSB of data = 0



• I/O Instructions (cont)

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	INDX	REG	REGI	IMP	REL	S				Z	H	P/V	N	C	
																			7
Input	INDR	11 101 101 10 111 010						D		S	2	14 (Br ≠ 0) 12 (Br = 0)	Q (BC) <sub>I</sub> → (HL) <sub>M</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Br - 1 → Br Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	S	X	X	↓	X
	INI	11 101 101 10 100 010						D		S	2	12	(BC) <sub>I</sub> → (HL) <sub>M</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Br - 1 → Br Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	↓	X	X	↓	X
	INIR	11 101 101 10 110 010						D		S	2	14 (Br ≠ 0) 12 (Br = 0)	Q (BC) <sub>I</sub> → (HL) <sub>M</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Br - 1 → Br Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	S	X	X	↓	X
Output	OUT (m), A	11 010 011 <m>							S	D	2	10	Ar → (Am) <sub>I</sub> m → A <sub>0</sub> to A <sub>7</sub> Ar → A <sub>6</sub> to A <sub>15</sub>	-	-	-	-	-	-
	OUT (C), g	11 101 101 01 g 001					S			D	2	10	gr → (BC) <sub>I</sub> Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	-	-	-	-	-	-
	OUT0 (m), g	11 101 101 00 g 001 <m>					S			D	3	13	gr → (00m) <sub>I</sub> m → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	-	-	-	-	-	-
	OTDM	11 101 101 10 001 011						S		D	2	14	(HL) <sub>M</sub> → (00C) <sub>I</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Cr - 1 → Cr Br - 1 → Br Cr → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	↓	↓	↓	P	↓	↓
	OTDMR	11 101 101 10 011 011						S		D	2	16 (Br ≠ 0) 14 (Br = 0)	Q (HL) <sub>M</sub> → (00C) <sub>I</sub> HL <sub>R</sub> - 1 → HL <sub>R</sub> Cr - 1 → Cr Br - 1 → Br Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	R	S	R	S	↓	R

- Notes: 1. Z = 1: Br - 1 = 0  
Z = 0: Br - 1 ≠ 0  
2. N = 1: MSB of data = 1  
N = 0: MSB of data = 0



3

• I/O Instructions (cont)

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REG	REGI	IMP	REL	7				6	4	2	1	0		
										S				Z	H	P/V	N	C		
Output	OTDR	11 101 101 10 111 011						S		D	2	14 (Br ≠ 0) 12 (Br = 0)	$\left\{ \begin{array}{l} (HL)_M \rightarrow (BC)_I \\ HL_R - 1 \rightarrow HL_R \\ Br - 1 \rightarrow Br \end{array} \right.$ Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	S	X	X	↓	X	
	OUTI	11 101 101 10 100 011						S		D	2	12	$\left\{ \begin{array}{l} (HL)_M \rightarrow (BC)_I \\ HL_R + 1 \rightarrow HL_R \\ Br - 1 \rightarrow Br \\ Cr \rightarrow A_0 \text{ to } A_7 \\ Br \rightarrow A_6 \text{ to } A_{15} \end{array} \right.$	X	↓	X	X	↓	X	
	OTIR	11 101 101 10 110 011						S		D	2	14 (Br ≠ 0) 12 (Br = 0)	$\left\{ \begin{array}{l} (HL)_M \rightarrow (BC)_I \\ HL_R + 1 \rightarrow HL_R \\ Br - 1 \rightarrow Br \end{array} \right.$ Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> Br → A <sub>6</sub> to A <sub>15</sub>	X	S	X	X	↓	X	
	TSTIO m	11 101 101 01 110 100 <m>	S							S	3	12	(00C) <sub>I</sub> ; m Cr → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	↓	↓	S	P	R	R	
	OTIM	11 101 101 10 000 011							S		D	2	14	$\left\{ \begin{array}{l} (HL)_M \rightarrow (00C)_I \\ HL_R + 1 \rightarrow HL_R \\ Cr + 1 \rightarrow Cr \\ Br - 1 \rightarrow Br \\ Cr \rightarrow A_0 \text{ to } A_7 \\ 00 \rightarrow A_6 \text{ to } A_{15} \end{array} \right.$	↓	↓	↓	P	↓	↓
	OTIMR	11 101 101 10 010 011							S		D	2	16 (Br ≠ 0) 14 (Br = 0)	$\left\{ \begin{array}{l} (HL)_M \rightarrow (00C)_I \\ HL_R + 1 \rightarrow HL_R \\ Cr + 1 \rightarrow Cr \\ Br - 1 \rightarrow Br \end{array} \right.$ Repeat Q until Br = 0 Cr → A <sub>0</sub> to A <sub>7</sub> 00 → A <sub>6</sub> to A <sub>15</sub>	R	S	R	S	↓	R
	OUTD	11 101 101 10 101 011							S		D	2	12	$\left\{ \begin{array}{l} (HL)_M \rightarrow (BC)_I \\ HL_R - 1 \rightarrow HL_R \\ Br - 1 \rightarrow Br \\ Cr \rightarrow A_0 \text{ to } A_7 \\ Br \rightarrow A_6 \text{ to } A_{15} \end{array} \right.$	X	↓	X	X	↓	X

- Notes: 1. Z = 1: Br - 1 = 0  
Z = 0: Br - 1 ≠ 0  
2. N = 1: MSB of data = 1  
N = 0: MSB of data = 0



• Special Control Instructions

Operation Name	Mnemonics	Op Code	Addressing								Bytes	States	Operation	Flag						
			IMMED	EXT	INDX	REG	REGI	IMP	REL	7				6	4	2	1	0		
										S				Z	H	P/V	N	C		
Special function	DAA	00 100 111								SD	1	4	Decimal adjust accumulator	↓	↓	↓	P	—	↓	
Carry control	CCF	00 111 111									1	3	$\bar{C} \rightarrow C$	—	—	R	—	R	↓	
	SCF	00 110 111									1	3	1 → C	—	—	R	—	R	S	
CPU control	DI	11 110 011									1	3	0 → IEF <sub>1</sub> , 0 → IEF <sub>2</sub> (Note)	—	—	—	—	—	—	
	EI	11 111 011									1	3	1 → IEF <sub>1</sub> , 1 → IEF <sub>2</sub> (Note)	—	—	—	—	—	—	
	HALT	01 110 110									1	3	CPU halted	—	—	—	—	—	—	
	IM 0		11 101 101									2	6	Interrupt mode 0	—	—	—	—	—	—
			01 000 110													—	—	—	—	—
	IM 1		11 101 101									2	6	Interrupt mode 1	—	—	—	—	—	—
			01 010 110													—	—	—	—	—
	IM 2		11 101 101									2	6	Interrupt mode 2	—	—	—	—	—	—
			01 011 110													—	—	—	—	—
NOP		00 000 000									1	3	No operation	—	—	—	—	—	—	
SLP		11 101 101									2	8	Sleep	—	—	—	—	—	—	
		01 110 110													—	—	—	—	—	—

Note: Interrupts are not detected at the end of the DI or EI instruction.



**■ Alphabetical Instruction List**

<b>Mnemonics</b>	<b>Bytes</b>	<b>Machine Cycles</b>	<b>States</b>
ADC A, m	2	2	6
ADC A, g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX + d)	3	6	14
ADC A, (IY + d)	3	6	14
ADC HL, ww	2	6	10
ADD A, m	2	2	6
ADD A, g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX + d)	3	6	14
ADD A, (IY + d)	3	6	14
ADD HL, ww	1	5	7
ADD IX, xx	2	6	10
ADD IY, yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX + d)	3	6	14
AND (IY + d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX + d)	4	5	15
BIT b, (IY + d)	4	5	15
BIT b, g	2	2	6
CALL f, mn	3	2	6 (If condition is false)
	3	6	16 (If condition is true)
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14 (If BC <sub>R</sub> ≠ 0 and Ar ≠ (HL) <sub>M</sub> )
	2	6	12 (If BC <sub>R</sub> = 0 or Ar = (HL) <sub>M</sub> )

---

Mnemonics	Bytes	Machine Cycles	States
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14 (If $BC_R \neq 0$ and $Ar \neq (HL)_M$ )
	2	6	12 (If $BC_R = 0$ or $Ar = (HL)_M$ )
CP (IX + d)	3	6	14
CP (IY + d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX + d)	3	8	18
DEC (IY + d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3
DJNZ j	2	5	9 (If $Br \neq 0$ )
	2	3	7 (If $Br = 0$ )
EI	1	1	3
EX AF, AF'	1	2	4
EX DE, HL	1	1	3
EX (SP), HL	1	6	16
EX (SP), IX	2	7	19
EX (SP), IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6



<b>Mnemonics</b>	<b>Bytes</b>	<b>Machine Cycles</b>	<b>States</b>
INC g	1	2	4
INC (HL)	1	4	10
INC (IX + d)	3	8	18
INC (IY + d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A, (m)	2	3	9
IN g, (C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br ≠ 0)
INIR	2	4	12 (If Br = 0)
IND	2	4	12
INDR	2	6	14 (If Br ≠ 0)
	2	4	12 (If Br = 0)
IN0 g, (m)	3	4	12
JP f, mn	3	2	6 (If f is false)
	3	3	9 (If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mm	3	3	9
JR j	2	4	8
JR C, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR NC, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR Z, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
JR NZ, j	2	2	6 (If condition is false)
	2	4	8 (If condition is true)
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6

---

Mnemonics	Bytes	Machine Cycles	States
LD A, I	2	2	6
LD A, (mm)	3	4	12
LD A, R	2	2	6
LD (BC), A	1	3	7
LDD	2	4	12
LD (DE), A	1	3	7
LD ww, mn	3	3	9
LD ww, (mn)	4	6	18
LDDR	2	6	14 (If $BC_R \neq 0$ )
	2	4	12 (If $BC_R = 0$ )
LD (HL), m	2	3	9
LD HL, (mn)	3	5	15
LD (HL), g	1	3	7
LDI	2	4	12
LDI, A	2	2	6
LDIR	2	6	14 (If $BC_R \neq 0$ )
	2	4	12 (If $BC_R = 0$ )
LD IX, mn	4	4	12
LD IX, (mn)	4	6	18
LD (IX + d), m	4	5	15
LD (IX + d), g	3	7	15
LD IY, mn	4	4	12
LD IY, (mn)	4	6	18
LD (IY + d), m	4	5	15
LD (IY + d), g	3	7	15
LD (mn), A	3	5	13
LD (mn), ww	4	7	19
LD (mn), HL	3	6	16
LD (mn), IX	4	7	19
LD (mn), IY	4	7	19
LD R, A	2	2	6
LD g, (HL)	1	2	6

---

**HD648180W**

---

<b>Mnemonics</b>	<b>Bytes</b>	<b>Machine Cycles</b>	<b>States</b>
LD g, (IX + d)	3	6	14
LD g, (IY + d)	3	6	14
LD g, m	2	2	6
LD g, g'	1	2	4
LD SP, HL	1	2	4
LD SP, IX	2	3	7
LD SP, IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX + d)	3	6	14
OR (IY + d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM	2	6	14
OTDMR	2	8	16 (If Br ≠ 0)
	2	6	14 (If Br = 0)
OTDR	2	6	14 (If Br ≠ 0)
	2	4	12 (If Br = 0)
OTIM	2	6	14
OTIMR	2	8	16 (If Br ≠ 0)
	2	6	14 (If Br = 0)
OTIR	2	6	14 (If Br ≠ 0)
	2	4	12 (If Br = 0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m), A	2	4	10
OUT (C), g	2	4	10
OUT0 (m), g	3	5	13
POP IX	2	4	12
POP IY	2	4	12

---



Mnemonics	Bytes	Machine Cycles	States
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b, (HL)	2	5	13
RES b, (IX + d)	4	7	19
RES b, (IY + d)	4	7	19
RES b, g	2	3	7
RET	1	3	9
RET f	1	3	5 (If condition is false)
	1	4	10 (If condition is true)
RETI	2	10 (Z) 4 (R1)	22 (Z) 12 (R1)
RETN	2	4	12
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX + d)	4	7	19
RLC (IY + d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX + d)	4	7	19
RL (IY + d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX + d)	4	7	19
RRC (IY + d)	4	7	19
RRC g	2	3	7

---

**HD648180W**

---

<b>Mnemonics</b>	<b>Bytes</b>	<b>Machine Cycles</b>	<b>States</b>
RRD	2	8	16
RR (HL)	2	5	13
RR (IX + d)	4	7	19
RR (IY + d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A, (HL)	1	2	6
SBC A, (IX + d)	3	6	14
SBC A, (IY + d)	3	6	14
SBC A, m	2	2	6
SBC A, g	1	2	4
SBC HL, ww	2	6	10
SCF	1	1	3
SET b, (HL)	2	5	13
SET b, (IX + d)	4	7	19
SET b, (IY + d)	4	7	19
SET b, g	2	3	7
SLA (HL)	2	5	13
SLA (IX + d)	4	7	19
SLA (IY + d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX + d)	4	7	19
SRA (IY + d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX + d)	4	7	19
SRL (IY + d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6

---



<b>Mnemonics</b>	<b>Bytes</b>	<b>Machine Cycles</b>	<b>States</b>
SUB (IX + d)	3	6	14
SUB (IY + d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX + d)	3	6	14
XOR (IY + d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4





- Notes:
1. **g** is replaced by **(HL)**.
  2. **s** is replaced by **(HL)**.
  3. Appending **DD** to the beginning of an op code (**DD XX**) in an instruction that has **HL** or **(HL)** in its operand produces the same operation as the original format with the following replacements:

**HL** replaced by **IX**

**(HL)** replaced by **(IX + d)**

Example:

**22H ; LD (mn), HL** → **DDH 22H ; LD (mn), IX**

Similarly, appending **FD** to the beginning of an op code (**FD XX**) in an instruction that has **HL** or **(HL)** in its operand produces the same operation as the original format with the following replacements:

**HL** replaced by **IY**

**(HL)** replaced by **(IY + d)**

Example:

**34H ; INC (HL)** → **FDH 34H ; INC (IY + d)**

An exception is the **JP (HL)** instruction (**E9H**). Appending **DDH** or **FDH** to the beginning replaces **(HL)** with **(IX)** or **(IY)**.

If **DDH** or **FDH** is appended to the **EX DE, HL** instruction (**EBH**), an undefined instruction results, without replacement of **HL**.





Table 4 Op Code Map (2)

Second op code

Instruction format: CB XX

		LO \ HI		b (LO = 0 to 7)																
				0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F			
6 (ALL = HI)	B	0000	0															0		
	C	0001	1															1		
	D	0010	2															2		
	E	0011	3															3		
	H	0100	4	RLC g	RL g	SLA g												4		
	L	0101	5															5		
	(HL)	0110	6	* 1	* 1	* 1												6		
	A	0111	7															7		
	B	1000	8															8		
	C	1001	9															9		
	D	1010	A															A		
	E	1011	B															B		
	H	1100	C	RRC g	RR g	SRA g	SRL g											C		
	L	1101	D															D		
	(HL)	1110	E	Note	Note	Note	Note											E		
	A	1111	F															F		
				0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
								1	3	5	7	1	3	5	7	1	3	5	7	
				b (LO = 8 to F)																

Note: If DDH is appended to the beginning of the op code, the instruction is executed by the op code DD CB d XX, replacing (HL) with (IX + d). Similarly, if FDH is appended to the beginning of the op code, the instruction is executed by the op code FD CB d XX, replacing (HL) with (IY + d).



**Table 5 Op Code Map (3)**

Second op code

Instruction format: ED XX

		ww (LO = ALL)																			
		BC	DE	HL	SP																
		g (LO = 0 to 7)																			
		B	D	H		B	D	H	0111	1000	1001	1010	1011	1100	1101	1110	1111				
LO	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111				
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F				
0000	0	INO g, (m)				IN g, (C)						LDI	LDIR					0			
0001	1	OUT0 (m), g				OUT (C), g							CPI	CPIR					1		
0010	2					SBC HL, ww						INI	INIR					2			
0011	3					LD (mn), ww				OTIM	OTIMR	OUTI	OTIR					3			
0100	4	TST g		TST (HL)	NEG			TST M	TSTIO m									4			
0101	5					RETN												5			
0110	6					IM 0	IM 1		SLP									6			
0111	7					LD I, A	LD A, I	RRD										7			
1000	8	INO g, (m)				IN g, (C)						LDD	LDDR					8			
1001	9	OUT0 (m), g				OUT (C), g						CPD	CPDR					9			
1010	A					ADC HL, ww						IND	INDR					A			
1011	B					LD ww, (mn)				OTDM	OTDMR	OUTD	OTDR					B			
1100	C	TST g				MLT ww												C			
1101	D					RETI												D			
1110	E						IM 2											E			
1111	F					LD R, A	LDA, R	RLD										F			
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F				
		C	E	L	A	C	E	L	A												
		g (LO = 8 to F)																			



## ■ Bus Cycle Conditions

A hyphen in the Address column indicates that address output is undefined. A “Z” in the Data column indicates that the data pin is at high impedance.

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
ADD HL, ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	TiTiTiTi	—	Z	1	1	1	1	1	1	1
ADD IX, ww ADD IY, yy	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> to MC <sub>6</sub>	TiTiTiTi	—	Z	1	1	1	1	1	1	1
ADC HL, ww SBC HL, ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> to MC <sub>6</sub>	TiTiTiTi	—	Z	1	1	1	1	1	1	1
ADD A, g ADC A, g SUB g SBC A, g AND g OR g XOR g CP g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
ADD A, m ADC A, m SUB m SBC A, m AND m OR m XOR m CP m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	2nd op-code	0	1	0	1	1	1	1

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
ADD A, (IX + d) ADD A, (IY + d) ADC A, (IX + d) ADC A, (IY + d) SUB (IX + d) SUB (IY + d) SBC A, (IX + d) SBC A, (IY + d) AND (IX + d) AND (IY + d) OR (IX + d) OR (IY + d) XOR (IX + d) XOR (IY + d) CP (IX + d) CP (IY + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>5</sub>	TiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
BIT b, g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
BIT b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1

3



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
BIT b, (IX + d) BIT b, (IY + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
CALL mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
CALL f, mn (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
CALL f, mn (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
CCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
CPI CPD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>6</sub>	TiTiTi	—	Z	1	1	1	1	1	1	1
CPIR CPDR (If BCR ≠ 0 and Ar = (HL) <sub>M</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>8</sub>	TiTiTiTiTi	—	Z	1	1	1	1	1	1	1
CPIR CPDR (If BCR = 0 or Ar = (HL) <sub>M</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>6</sub>	TiTiTiTiTi	—	Z	1	1	1	1	1	1	1
CPL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
DAA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
DI <sup>Note</sup>	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0

Note: Interrupts are not detected at the end of the DI instruction.



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
DJNZ j (If Br $\neq$ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti*1	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j-2	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>5</sub>	TiTi	—	Z	1	1	1	1	1	1	1
DJNZ j (If Br = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti*1	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j-2	0	1	0	1	1	1	1
EI*2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
EX (SP), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	H	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	L	1	0	0	1	1	1	1

- Notes: 1. Immediately after this state, DMA, refresh, and bus release cannot be executed. Any such requests are ignored.  
 2. Interrupts are not detected at the end of the EI instruction.



Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
EX (SP), IX EX (SP), IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	—	—	Next op-code address	Next op-code	0	1	0	1	0	0	0
IM 0 IM 1 IM 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
INC g DEC g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	1	1	1	1	1	1
INC (IX + d) INC (IY + d) DEC (IX + d) DEC (IY + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	1st operand address	d	0	1	0	1	1	1	1

3





Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
INC (IX + d) INC (IY + d)	MC <sub>4</sub> to MC <sub>5</sub>	TiTi	—	Z	1	1	1	1	1	1	1
DEC (IX + d) DEC (IY + d)	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
	MC <sub>7</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	1	0	0	1	1	1	1
INC ww DEC ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
INC IX INC IY DEC IX INC IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	—	Z	1	1	1	1	1	1	1
IN A, (m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> -A <sub>7</sub> A to A <sub>8</sub> -A <sub>15</sub>	Data	0	1	1	0	1	1	1
IN g, (C)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
IN0 g, (m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> -A <sub>7</sub> 00H to A <sub>8</sub> -A <sub>15</sub>	Data	0	1	1	0	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
INI IND	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
INIR INDR (If Br ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
	MC <sub>5</sub> to MC <sub>6</sub>	TiTi	—	Z	1	1	1	1	1	1	1
INIR INDR (If Br = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
JP mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
JP f, mn (If f is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
JP f, mn (If is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	1	1	1	1	1
JP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
JR j	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> to MC <sub>4</sub>	TiTi	—	Z	1	1	1	1	1	1	1
JR C, j JR NC, j JR Z, j JR NZ, j (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j-2	0	1	0	1	1	1	1
JR C, j JR NC, j JR Z, j JR NZ, j (If condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> to MC <sub>4</sub>	TiTi	—	Z	1	1	1	1	1	1	1
LD g, g'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
LD g, m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
LD g, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
LD g, (IX + d) LD g, (IY + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>5</sub>	TiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
	LD (HL), g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1
MC <sub>2</sub>		Ti	—	Z	1	1	1	1	1	1	1
MC <sub>3</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	g	1	0	0	1	1	1	1
LD (IX + d), g LD (IY + d), g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>6</sub>	TiTiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	g	1	0	0	1	1	1	1
LD (HL), m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
LD (IX + d), m LD (IY + d), m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	1	0	0	1	1	1	1

3



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
LD A, (BC) LD A, (DE)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	Data	0	1	0	1	1	1	1
LD A, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	1	1	1	1	1	1	1
LD (BC), A LD (DE), A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	A	1	0	0	1	1	1	1
LD (mn), A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	A	1	0	0	1	1	1	1
LD A, I <sup>Note</sup> LD A, R <sup>Note</sup> LD I, A LD R, A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
LD ww, mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	m	0	1	0	1	1	1	1

Note: Interrupts are not detected at the end of the LD A, I or LD A, R instruction.



Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
LD IX, mn LD IY, mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	Data	0	1	0	1	1	1	1
LD ww, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	Data	0	1	0	1	1	1	1
LD IX, (mn) LD IY, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	Data	0	1	0	1	1	1	1

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
LD (mn), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	L	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	H	1	0	0	1	1	1	1
LD (mn), ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	wwL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	wwH	1	0	0	1	1	1	1
LD (mn), IX LD (mn), IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	IXL IYL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn + 1	IXH IYH	1	0	0	1	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
LD SP, HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	0	1	1
LD SP, IX LD SP, IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	—	Z	1	1	1	1	1	1	1
LDI LDD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1
LDIR LDDR (If BCR ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1
	MC <sub>5</sub> to MC <sub>6</sub>	TiTi	—	Z	1	1	1	1	1	1	1
LDIR LDDR (If BCR = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	Data	1	0	0	1	1	1	1
MLT ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> to MC <sub>13</sub>	TiTiTiTi TiTiTiTi TiTiTi	—	Z	1	1	1	1	1	1	1

3





# HD648180W

Instruction	Machine		Address	Data	RD	WR	ME	IOE	LIR	HALT	ST
	Cycle	States									
NEG	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
NOP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
OUT (m), A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> -A <sub>7</sub> A to A <sub>8</sub> -A <sub>15</sub>	A	1	0	1	0	1	1	1
OUT (C), g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	g	1	0	1	0	1	1	1
OUT0 (m), g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> -A <sub>7</sub> 00H to A <sub>8</sub> -A <sub>15</sub>	g	1	0	1	0	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
OTIM OTDM	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> –A <sub>7</sub> 00H to A <sub>8</sub> –A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub>	Ti	—	Z	1	1	1	1	1	1	1
OTIMR OTDMR (If Br ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> –A <sub>7</sub> 00H to A <sub>8</sub> –A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub> to MC <sub>8</sub>	TiTiTi	—	Z	1	1	1	1	1	1	1
OTIMR OTDMR (If Br = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> –A <sub>7</sub> 00H to A <sub>8</sub> –A <sub>15</sub>	Data	1	0	1	0	1	1	1
	MC <sub>6</sub> to MC <sub>8</sub>	Ti	—	Z	1	1	1	1	1	1	1

# HD648180W

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
OUTI OUTD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
OTIR OTDR (If Br ≠ 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
	MC <sub>5</sub> to MC <sub>6</sub>	TiTi	—	Z	1	1	1	1	1	1	1
OTIR OTDR (If Br = 0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	Data	1	0	1	0	1	1	1
POP zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1
POP IX POP IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
PUSH zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	TiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	zzH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	zzL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> to MC <sub>4</sub>	TiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	IXL IYL	1	0	0	1	1	1	1
RET	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 2	Data	0	1	0	1	1	1	1
RET f (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	TiTi	—	Z	1	1	1	1	1	1	1
RET f (If condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1

3



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST	
	Cycle	States										
RETI (R1) RETN	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0	
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1	
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1	1	1	
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1	1	1	
RETI (Z)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0 <sup>Note</sup> 1	1	0	
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0 <sup>Note</sup> 1	1	1	
	MC <sub>3</sub> to MC <sub>5</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	—	Z	1	1	1	1	1 <sup>Note</sup> 1	1	1	
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0 <sup>Note</sup> 0	1	1	
	MC <sub>7</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1 <sup>Note</sup> 1	1	1	
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0 <sup>Note</sup> 0	1	1	
	MC <sub>9</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	Data	0	1	0	1	1 <sup>Note</sup> 1	1	1	
	MC <sub>10</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 1	Data	0	1	0	1	1 <sup>Note</sup> 1	1	1	
	RLCA RLA RRCA RRA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
		MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
MC <sub>3</sub>		T <sub>i</sub>	—	Z	1	1	1	1	1	1	1	

Note: Upper value is  $\overline{LIR}$  status when LIRE = 1. Lower value is  $\overline{LIR}$  status when LIRE = 0.

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
RLC (HL) RL (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
RRC (HL) RR (HL)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
SLA (HL)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
SRA (HL)	MC <sub>4</sub>	Ti	—	Z	1	1	1	1	1	1	1
SRL (HL)	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
RLC (IX + d) RLC (IY + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
RL (IX + d) RL (IY + d)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
RRC (IX + d) RRC (IY + d)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
RR (IX + d) RR (IY + d)	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code address	3rd op-code	0	1	0	1	0	1	1
SLA (IX + d) SLA (IY + d)	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
SRA (IX + d) SRA (IY + d)	MC <sub>6</sub>	Ti	—	Z	1	1	1	1	1	1	1
SRL (IX + d) SRL (IY + d)	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	1	0	0	1	1	1	1
RLD RRD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub> to MC <sub>7</sub>	TiTiTiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1

# HD648180W

Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
RST v	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	TiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
SCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
SET b, g RES b, g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	—	Z	1	1	1	1	1	1	1
SET b, (HL) RES b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	1	0	0	1	1	1	1
SET b, (IX + d) SET b, (IY + d) RES b, (IX + d) RES b, (IY + d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX + d IY + d	Data	1	0	0	1	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
SLP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	—	—	FFFFFH	Z	1	1	1	1	1	0	1
TSTIO m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> –A <sub>7</sub> 00H to A <sub>8</sub> –A <sub>15</sub>	Data	0	1	1	1	1	1	1
TST g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
TST m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand address	m	1	1	1	1	1	1	1
TST (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	Data	0	1	0	1	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
$\overline{NMI}$	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	Next op-code address (PC)		0	1	0	1	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	TiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ mode 0 (RST inserted)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code address (PC)	1st op-code	1	1	1	0	0	1	0
	MC <sub>2</sub> to MC <sub>3</sub>	TiTi	—	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ mode 0 (CALL inserted)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code address (PC)	1st op-code	1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC + 1	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PC + 2 (H)	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PC + 2 (L)	1	0	0	1	1	1	1
$\overline{INT_0}$ mode 1	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code address (PC)		1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP + 2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ mode 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code address (PC)	vector	1	1	1	0	0	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector + 1	Data	0	1	0	1	1	1	1



Instruction	Machine		Address	Data	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
	Cycle	States									
$\overline{INT}_1$ , $\overline{INT}_2$ , internal interrupts	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>W</sub> T <sub>3</sub>	Next op-code address (PC)		1	1	1	1	1	1	0
	MC <sub>2</sub>	Ti	—	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP - 2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector	Data	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, vector + 1	Data	0	1	0	1	1	1	1

3



## ■ Acceptable Requests in Each Mode

Action Request	Current Status							
	Normal Mode (CPU Mode)	Wait State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	Bus Release Mode	Sleep Mode	Standby Mode
WAIT	Accepted	Accepted	Not accepted	Accepted	Accepted	Not accepted	Not accepted	Not accepted
Refresh request (request for insertion of refresh cycle by on-chip refresh circuit)	Refresh cycle inserted at machine cycle break	Not accepted	Not accepted	Refresh cycle inserted at machine cycle break	Refresh cycle inserted at machine cycle break	Not accepted	Not accepted	Not accepted
$\overline{\text{DREQ}}_0$ $\overline{\text{DREQ}}_1$	DMA cycle inserted at machine cycle break	Accepted, but DMA cycle not inserted until machine cycle break	* Following completion of refresh cycle, 1 machine cycle is executed and then DMA cycle is inserted.	DMA cycle inserted at machine cycle break	Accepted (Consult this manual for full details.)	* Following completion of bus release cycle, 1 machine cycle is executed and then DMA cycle is inserted.	Not accepted	Not accepted
$\overline{\text{BUSREQ}}$	Bus release mode entered at machine cycle break	Not accepted	Not accepted	Bus release mode entered at machine cycle break	Bus release mode entered at machine cycle break	Bus release mode continues	Accepted	Accepted

Note: \* Not accepted when  $\overline{\text{DREQ}}_0$  and  $\overline{\text{DREQ}}_1$  are set for level detection.



Current Status

Action Request	Normal Mode (CPU Mode) (IOSTOP Mode)	Wait State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	Bus Release Mode	Sleep Mode	Standby Mode
Interrupts $\overline{INT}_0$ , $\overline{INT}_1$ , $\overline{INT}_2$	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted, sleep mode exited and normal status recovered	Not accepted
Internal I/O interrupt request	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted	Not accepted	Not accepted	Accepted, sleep mode exited and normal status recovered	Not accepted
$\overline{NMI}$	Accepted in final machine cycle of instruction	Accepted in final machine cycle of instruction	Not accepted	Not accepted **Accepted in final machine cycle of instruction following completion of acknowledge cycle.	Accepted, DMA suspended	Not accepted	Accepted, sleep mode exited and normal status recovered	Accepted, standby mode exited and normal status recovered. Note that IOSTOP bit remains set to 1.

Note: \*\* Accepted when  $\overline{INT}_0$  is being used in mode 0. The NMI acknowledge cycle begins following execution of the instruction placed on the bus.



## ■ Request Priority Sequence

Three types of requests can be input to the CPU.

1. Requests that can be accepted and executed at the end of a state (WAIT)
2. Requests that can be accepted and executed at the end of a machine cycle (refresh requests, DMA requests,  $\overline{\text{BUSREQ}}$ )
3. Requests that can be accepted and executed at the end of an instruction (all interrupts)

Basically, the priority sequence gives 1 the highest priority, and 3 the lowest.

Within group 2 above, the descending priority sequence is:

$\overline{\text{BUSREQ}}$

Refresh request

DMA request

If a  $\overline{\text{BUSREQ}}$  and refresh request are input simultaneously, the  $\overline{\text{BUSREQ}}$  is given priority.


For the priority sequence of the interrupts in group 3 above, see the section of this manual that details interrupt operations.

4. Among requests that are accepted and executed in the final machine cycle of an instruction, the descending priority sequence is:

Bus requests ( $\overline{\text{BUSREQ}}$ , refresh request, DMA request)

Interrupt

■ Mode Transitions



- Notes:
1. Normal: Normal CPU instruction execution mode
  2. DMA request:  $\overline{\text{DREQ}}_0$  or  $\overline{\text{DREQ}}_1 = 0$  (for memory ↔ (memory-mapped) I/O transfers)  
 $\text{DE0} = 1$  (for Memory ↔ Memory transfers)
  3. DMA end:  $\overline{\text{DREQ}}_0$  or  $\overline{\text{DREQ}}_1 = 1$  (for memory ↔ (memory-mapped) I/O transfers)  
 $\text{BCR0}$  and  $\text{BCR1} = 0000\text{H}$  (for all transfer modes)  
 $\overline{\text{NMI}} = 0$  (for all transfer modes)



In addition to the above, the following mode transitions are also possible.

1. From halt to DMA, refresh, or bus release, and vice versa.
2. From sleep to bus release, and vice versa.

## ■ Status Signal List

The following list shows the status signal output for each mode.

Mode		$\overline{\text{LIR}}$	$\overline{\text{ME}}$	$\overline{\text{IOE}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{REF}}$	$\overline{\text{HALT}}$	$\overline{\text{BUSACK}}$	$\overline{\text{ST}}$	Address Bus	Data Bus
CPU operation	1st op code fetch	0	0	1	0	1	1	1	1	0	A	In
	Other op code fetch	0	0	1	0	1	1	1	1	1	A	In
	Memory read	1	0	1	0	1	1	1	1	1	A	In
	Memory write	1	0	1	1	0	1	1	1	1	A	Out
	I/O read	1	1	0	0	1	1	1	1	1	A	In
	I/O write	1	1	0	1	0	1	1	1	1	A	Out
	Internal operation	1	1	1	1	1	1	1	1	1	A	In
Refresh		1	0	1	1	1	0	1	1	*	A	In
Interrupt acknowledge (1st machine cycle)	$\overline{\text{NMI}}$	0	0	1	0	1	1	1	1	0	A	In
	$\overline{\text{INT}}_0$	0	1	0	1	1	1	1	1	0	A	In
	$\overline{\text{INT}}_1, \overline{\text{INT}}_2,$ and internal interrupts	1	1	1	1	1	1	1	1	0	A	In
Bus release		1	Z	Z	Z	Z	1	1	0	*	Z	In
Halt		0	0	1	0	1	1	0	1	0	A	In
Sleep		1	1	1	1	1	1	0	1	1	1	In
Internal DMA	Memory read	1	0	1	0	1	1	*	1	0	A	In
	Memory write	1	0	1	1	0	1	*	1	0	A	Out
	I/O read	1	1	0	0	1	1	*	1	0	A	In
	I/O write	1	1	0	1	0	1	1	1	0	A	Out
Reset	1	1	1	1	1	1	1	1	1	1	Z	In

1 = high level; 0 = low level; \* = undefined; A = any value; Z = high impedance; IN = input; OUT = output



## Internal I/O Register Reference

The upper 8 bits of the I/O register address are all 0. The most significant bit of the lower 8 bits can be set using the IOA7 bit of the IO control register. The table below shows the addresses when IOA7 = 0.

Register	Address	Remarks																									
DMA source address register channel 0 L: SAR0L	20																										
DMA source address register channel 0 H: SAR0H	21																										
DMA source address register channel 0 B: SAR0B	22	Only bits 0, 1, 2, and 3 are used <table border="1"> <thead> <tr> <th>A<sub>19</sub></th> <th>A<sub>18</sub></th> <th>A<sub>17</sub></th> <th>A<sub>16</sub></th> <th>DMA Transfer Request</th> </tr> </thead> <tbody> <tr> <td>x</td> <td>x</td> <td>0</td> <td>0</td> <td><math>\overline{\text{DREQ}}_0</math> (external)</td> </tr> <tr> <td>x</td> <td>x</td> <td>0</td> <td>1</td> <td>Not used</td> </tr> <tr> <td>x</td> <td>x</td> <td>1</td> <td>0</td> <td>Not used</td> </tr> <tr> <td>x</td> <td>x</td> <td>1</td> <td>1</td> <td>Not used</td> </tr> </tbody> </table>	A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request	x	x	0	0	$\overline{\text{DREQ}}_0$ (external)	x	x	0	1	Not used	x	x	1	0	Not used	x	x	1	1	Not used
A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request																							
x	x	0	0	$\overline{\text{DREQ}}_0$ (external)																							
x	x	0	1	Not used																							
x	x	1	0	Not used																							
x	x	1	1	Not used																							
DMA destination address register channel 0 L: DAR0L	23																										
DMA destination address register channel 0 H: DAR0H	24																										
DMA destination address register channel 0 B: DAR0B	25	Only bits 0, 1, 2, and 3 are used <table border="1"> <thead> <tr> <th>A<sub>19</sub></th> <th>A<sub>18</sub></th> <th>A<sub>17</sub></th> <th>A<sub>16</sub></th> <th>DMA Transfer Request</th> </tr> </thead> <tbody> <tr> <td>x</td> <td>x</td> <td>0</td> <td>0</td> <td><math>\overline{\text{DREQ}}_0</math> (external)</td> </tr> <tr> <td>x</td> <td>x</td> <td>0</td> <td>1</td> <td>Not used</td> </tr> <tr> <td>x</td> <td>x</td> <td>1</td> <td>0</td> <td>Not used</td> </tr> <tr> <td>x</td> <td>x</td> <td>1</td> <td>1</td> <td>Not used</td> </tr> </tbody> </table>	A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request	x	x	0	0	$\overline{\text{DREQ}}_0$ (external)	x	x	0	1	Not used	x	x	1	0	Not used	x	x	1	1	Not used
A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request																							
x	x	0	0	$\overline{\text{DREQ}}_0$ (external)																							
x	x	0	1	Not used																							
x	x	1	0	Not used																							
x	x	1	1	Not used																							
DMA byte count register channel 0 L: BCR0L	26																										
DMA byte count register channel 0 H: BCR0H	27																										

Register	Address	Remarks																																
DMA memory address register channel 1 L: MAR1L	28																																	
DMA memory address register channel 1 H: MAR1H	29																																	
DMA memory address register channel 1 B: MAR1B	2A	Only bits 0, 1, 2, and 3 are used																																
DMA I/O address register channel 1 L: IAR1L	2B																																	
DMA I/O address register channel 1 H: IAR1H	2C																																	
DMA byte count register channel 1 L: BCR1L	2E																																	
DMA byte count register channel 1 H: BCR1H	2F																																	
DMA status register: DSTAT	30	<p>Bit</p> <table border="1"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>DE1</td><td>DE0</td><td>DWE1</td><td>DWE0</td><td>DIE1</td><td>DIE0</td><td>—</td><td>DME</td> </tr> <tr> <td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td> </tr> <tr> <td>R/W</td><td>R/W</td><td>W</td><td>W</td><td>R/W</td><td>R/W</td><td>—</td><td>R</td> </tr> </table>	7	6	5	4	3	2	1	0	DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME	0	0	1	1	0	0	1	0	R/W	R/W	W	W	R/W	R/W	—	R
7	6	5	4	3	2	1	0																											
DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME																											
0	0	1	1	0	0	1	0																											
R/W	R/W	W	W	R/W	R/W	—	R																											
DMA mode register: DMODE	31	<p>Bit</p> <table border="1"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>—</td><td>—</td><td>DM1</td><td>DM0</td><td>SM1</td><td>SM0</td><td>MMOD</td><td>—</td> </tr> <tr> <td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td> </tr> <tr> <td>—</td><td>—</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>—</td> </tr> </table>	7	6	5	4	3	2	1	0	—	—	DM1	DM0	SM1	SM0	MMOD	—	1	1	0	0	0	0	0	1	—	—	R/W	R/W	R/W	R/W	R/W	—
7	6	5	4	3	2	1	0																											
—	—	DM1	DM0	SM1	SM0	MMOD	—																											
1	1	0	0	0	0	0	1																											
—	—	R/W	R/W	R/W	R/W	R/W	—																											
DMA/WAIT control register: DCNTL	32	<p>Bit</p> <table border="1"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>MW11</td><td>MW10</td><td>IW11</td><td>IW10</td><td>DMS1</td><td>DMS0</td><td>DIM1</td><td>DIM0</td> </tr> <tr> <td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td> </tr> </table>	7	6	5	4	3	2	1	0	MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0																											
MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0																											
1	1	1	1	0	0	0	0																											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																											
Interrupt vector low register: IL	33	<p>Bit</p> <table border="1"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>IL7</td><td>IL6</td><td>IL5</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td> </tr> <tr> <td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td> </tr> <tr> <td>R/W</td><td>R/W</td><td>R/W</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td> </tr> </table> <p style="text-align: center;"> <span style="margin-right: 100px;">Arbitrary values</span> <span>Fixed code</span> </p>	7	6	5	4	3	2	1	0	IL7	IL6	IL5	—	—	—	—	—	0	0	0	1	1	1	1	1	R/W	R/W	R/W	—	—	—	—	—
7	6	5	4	3	2	1	0																											
IL7	IL6	IL5	—	—	—	—	—																											
0	0	0	1	1	1	1	1																											
R/W	R/W	R/W	—	—	—	—	—																											

3



Register	Address	Remarks																
INT/TRAP control register: ITC	34	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>TRAP</td><td>UFO</td><td>—</td><td>—</td><td>—</td><td>ITE2</td><td>ITE1</td><td>ITE0</td> </tr> </table> Initial value 0 0 1 1 1 0 0 1 Read/Write R/W R — — — R/W R/W R/W	7	6	5	4	3	2	1	0	TRAP	UFO	—	—	—	ITE2	ITE1	ITE0
7	6	5	4	3	2	1	0											
TRAP	UFO	—	—	—	ITE2	ITE1	ITE0											
Refresh control register: RCR	36	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>REFE</td><td>REFW</td><td>—</td><td>—</td><td>—</td><td>—</td><td>CYC1</td><td>CYC0</td> </tr> </table> Initial value 1 1 1 1 1 1 0 0 Read/Write R/W R/W — — — — R/W R/W	7	6	5	4	3	2	1	0	REFE	REFW	—	—	—	—	CYC1	CYC0
7	6	5	4	3	2	1	0											
REFE	REFW	—	—	—	—	CYC1	CYC0											
MMU common base register: CBR	38	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>CB7</td><td>CB6</td><td>CB5</td><td>CB4</td><td>CB3</td><td>CB2</td><td>CB1</td><td>CB0</td> </tr> </table> Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0
7	6	5	4	3	2	1	0											
CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0											
MMU bank base register: BBR	39	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>BB7</td><td>BB6</td><td>BB5</td><td>BB4</td><td>BB3</td><td>BB2</td><td>BB1</td><td>BB0</td> </tr> </table> Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
7	6	5	4	3	2	1	0											
BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0											
MMU common/bank area register: CBAR	3A	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>CA3</td><td>CA2</td><td>CA1</td><td>CA0</td><td>BA3</td><td>BA2</td><td>BA1</td><td>BA0</td> </tr> </table> Initial value 1 1 1 1 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0
7	6	5	4	3	2	1	0											
CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0											
Operating mode control register: OMCR	3E	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>LIRE</td><td>LIRTE</td><td>IOC</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td> </tr> </table> Initial value 1 1 1 1 1 1 1 1 Read/Write R/W W R/W — — — —	7	6	5	4	3	2	1	0	LIRE	LIRTE	IOC	—	—	—	—	—
7	6	5	4	3	2	1	0											
LIRE	LIRTE	IOC	—	—	—	—	—											
I/O control register: IOCR	3F	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>IOAR</td><td>—</td><td>IOSTOP</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td> </tr> </table> Initial value 0 1 0 1 1 1 1 1 Read/Write R/W — R/W — — — —	7	6	5	4	3	2	1	0	IOAR	—	IOSTOP	—	—	—	—	—
7	6	5	4	3	2	1	0											
IOAR	—	IOSTOP	—	—	—	—	—											



Register	Address	Remarks																																				
Free-running counter H: FRCH	40	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>FRC15</td> <td>FRC14</td> <td>FRC13</td> <td>FRC12</td> <td>FRC11</td> <td>FRC10</td> <td>FRC9</td> <td>FRC8</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		FRC15	FRC14	FRC13	FRC12	FRC11	FRC10	FRC9	FRC8	Initial value	0	0	0	0	0	0	0	0	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	FRC15	FRC14	FRC13	FRC12	FRC11	FRC10	FRC9	FRC8																														
Initial value	0	0	0	0	0	0	0	0																														
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														
Free-running counter L: FRCL	41	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>FRC7</td> <td>FRC6</td> <td>FRC5</td> <td>FRC4</td> <td>FRC3</td> <td>FRC2</td> <td>FRC1</td> <td>FRC0</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		FRC7	FRC6	FRC5	FRC4	FRC3	FRC2	FRC1	FRC0	Initial value	0	0	0	0	0	0	0	0	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	FRC7	FRC6	FRC5	FRC4	FRC3	FRC2	FRC1	FRC0																														
Initial value	0	0	0	0	0	0	0	0																														
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														
Timer control/status register 1: TCSR1	42	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>ICF</td> <td>OCF</td> <td>TOF</td> <td>EICI</td> <td>EOCI</td> <td>ETOI</td> <td>IEDG</td> <td>OLVL</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read/Write</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	Initial value	0	0	0	0	0	0	0	0	Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL																														
Initial value	0	0	0	0	0	0	0	0																														
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W																														
Output compare register 1 H: OCR1H	43	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>OCR15</td> <td>OCR14</td> <td>OCR13</td> <td>OCR12</td> <td>OCR11</td> <td>OCR10</td> <td>OCR9</td> <td>OCR8</td> </tr> <tr> <td>Initial value</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR9	OCR8	Initial value	1	1	1	1	1	1	1	1	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR9	OCR8																														
Initial value	1	1	1	1	1	1	1	1																														
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														
Output compare register 1 L: OCR1L	44	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>OCR7</td> <td>OCR6</td> <td>OCR5</td> <td>OCR4</td> <td>OCR3</td> <td>OCR2</td> <td>OCR1</td> <td>OCR0</td> </tr> <tr> <td>Initial value</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		OCR7	OCR6	OCR5	OCR4	OCR3	OCR2	OCR1	OCR0	Initial value	1	1	1	1	1	1	1	1	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	OCR7	OCR6	OCR5	OCR4	OCR3	OCR2	OCR1	OCR0																														
Initial value	1	1	1	1	1	1	1	1																														
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														
Input capture register H: ICRH <sup>Note</sup>	45	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>ICR15</td> <td>ICR14</td> <td>ICR13</td> <td>ICR12</td> <td>ICR11</td> <td>ICR10</td> <td>ICR9</td> <td>ICR8</td> </tr> <tr> <td>Initial value</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> </tr> <tr> <td>Read/Write</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> </tr> </table> <p style="text-align: right;">* Undefined</p>	Bit	7	6	5	4	3	2	1	0		ICR15	ICR14	ICR13	ICR12	ICR11	ICR10	ICR9	ICR8	Initial value	*	*	*	*	*	*	*	*	Read/Write	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0																														
	ICR15	ICR14	ICR13	ICR12	ICR11	ICR10	ICR9	ICR8																														
Initial value	*	*	*	*	*	*	*	*																														
Read/Write	R	R	R	R	R	R	R	R																														
Input capture register L: ICRL <sup>Note</sup>	46	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>ICR7</td> <td>ICR6</td> <td>ICR5</td> <td>ICR4</td> <td>ICR3</td> <td>ICR2</td> <td>ICR1</td> <td>ICR0</td> </tr> <tr> <td>Initial value</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> </tr> <tr> <td>Read/Write</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> </tr> </table> <p style="text-align: right;">* Undefined</p>	Bit	7	6	5	4	3	2	1	0		ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0	Initial value	*	*	*	*	*	*	*	*	Read/Write	R	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1	0																														
	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0																														
Initial value	*	*	*	*	*	*	*	*																														
Read/Write	R	R	R	R	R	R	R	R																														

Note: ICRH and ICRL are not initialized by reset.

3



Register	Address	Remarks																
Transmit/receive control/status register A 0: TRCSRA0	47	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>RDRF0</td><td>ORFE0</td><td>TDRE0</td><td>RIE0</td><td>RE0</td><td>TIE0</td><td>TE0</td><td>WU0</td> </tr> </table> Initial value: 0 0 1 0 0 0 0 0 Read/Write: R R R R/W R/W R/W R/W	7	6	5	4	3	2	1	0	RDRF0	ORFE0	TDRE0	RIE0	RE0	TIE0	TE0	WU0
7	6	5	4	3	2	1	0											
RDRF0	ORFE0	TDRE0	RIE0	RE0	TIE0	TE0	WU0											
Transmit/receive control/status register B 0: TRCSRBO	48	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>RDRF0</td><td>ORFE0</td><td>TDRE0</td><td>PER0</td><td>—</td><td>PEN0</td><td>EOP0</td><td>SBL0</td> </tr> </table> Initial value: 0 0 1 0 1 0 0 0 Read/Write: R R R R — R/W R/W R/W	7	6	5	4	3	2	1	0	RDRF0	ORFE0	TDRE0	PER0	—	PEN0	EOP0	SBL0
7	6	5	4	3	2	1	0											
RDRF0	ORFE0	TDRE0	PER0	—	PEN0	EOP0	SBL0											
Rate/mode control register 0: RMCR0	49	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>—</td><td>—</td><td>SS02</td><td>CC02</td><td>CC01</td><td>CC00</td><td>SS01</td><td>SS00</td> </tr> </table> Initial value: 1 1 0 0 0 0 0 0 Read/Write: — — R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	—	—	SS02	CC02	CC01	CC00	SS01	SS00
7	6	5	4	3	2	1	0											
—	—	SS02	CC02	CC01	CC00	SS01	SS00											
Receive data register 0: RDR0	4A																	
Transmit data register 0: TDR0	4B																	
Serial port control register: SCIPCR	4C	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>SCKHL0</td><td>SOUTM0</td><td>SINM0</td><td>SCKM0</td><td>SCKHL1</td><td>SOUTM1</td><td>SINM1</td><td>SCKM1</td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	SCKHL0	SOUTM0	SINM0	SCKM0	SCKHL1	SOUTM1	SINM1	SCKM1
7	6	5	4	3	2	1	0											
SCKHL0	SOUTM0	SINM0	SCKM0	SCKHL1	SOUTM1	SINM1	SCKM1											
A/D control register: ADCR	4D	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>ANE</td><td>AVREF</td> </tr> </table> Initial value: 1 1 1 1 1 1 0 0 Read/Write: — — — — — — R/W R/W	7	6	5	4	3	2	1	0	—	—	—	—	—	—	ANE	AVREF
7	6	5	4	3	2	1	0											
—	—	—	—	—	—	ANE	AVREF											
A/D control/status register: ADCSR	4E	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>ADEF</td><td>ADS</td><td>EADEI</td><td>CH2</td><td>CH1</td><td>CH0</td><td>ACS1</td><td>ACS0</td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: R R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	ADEF	ADS	EADEI	CH2	CH1	CH0	ACS1	ACS0
7	6	5	4	3	2	1	0											
ADEF	ADS	EADEI	CH2	CH1	CH0	ACS1	ACS0											



Register	Address	Remarks																
A/D result register: ADRR	4F	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>ADRR7</td><td>ADRR6</td><td>ADRR5</td><td>ADRR4</td><td>ADRR3</td><td>ADRR2</td><td>ADRR1</td><td>ADRR0</td> </tr> </table> Initial value: * * * * * * * * Read/Write: R R R R R R R R * Undefined	7	6	5	4	3	2	1	0	ADRR7	ADRR6	ADRR5	ADRR4	ADRR3	ADRR2	ADRR1	ADRR0
7	6	5	4	3	2	1	0											
ADRR7	ADRR6	ADRR5	ADRR4	ADRR3	ADRR2	ADRR1	ADRR0											
Transmit/receive control/status register A 1: TRCSRA1	50	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>RDRF1</td><td>ORFE1</td><td>TDRE1</td><td>RIE1</td><td>RE1</td><td>TIE1</td><td>TE1</td><td>WU1</td> </tr> </table> Initial value: 0 0 1 0 0 0 0 0 Read/Write: R R R R/W R/W R/W R/W	7	6	5	4	3	2	1	0	RDRF1	ORFE1	TDRE1	RIE1	RE1	TIE1	TE1	WU1
7	6	5	4	3	2	1	0											
RDRF1	ORFE1	TDRE1	RIE1	RE1	TIE1	TE1	WU1											
Transmit/receive control/status register B 1: TRCSRB1	51	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>RDRF1</td><td>ORFE1</td><td>TDRE1</td><td>PER1</td><td>—</td><td>PEN1</td><td>EOP1</td><td>SBL1</td> </tr> </table> Initial value: 0 0 1 0 1 0 0 0 Read/Write: R R R R — R/W R/W R/W	7	6	5	4	3	2	1	0	RDRF1	ORFE1	TDRE1	PER1	—	PEN1	EOP1	SBL1
7	6	5	4	3	2	1	0											
RDRF1	ORFE1	TDRE1	PER1	—	PEN1	EOP1	SBL1											
Rate/mode control register 1: RMCR1	52	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>—</td><td>—</td><td>SS12</td><td>CC12</td><td>CC11</td><td>CC10</td><td>SS11</td><td>SS10</td> </tr> </table> Initial value: 1 1 0 0 0 0 0 0 Read/Write: — — R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	—	—	SS12	CC12	CC11	CC10	SS11	SS10
7	6	5	4	3	2	1	0											
—	—	SS12	CC12	CC11	CC10	SS11	SS10											
Receive data register 1: RDR1	53																	
Transmit data register 1: TDR1	54																	
Timer 2 up-counter H: T2CNTH	55	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>T2C15</td><td>T2C14</td><td>T2C13</td><td>T2C12</td><td>T2C11</td><td>T2C10</td><td>T2C9</td><td>T2C8</td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	T2C15	T2C14	T2C13	T2C12	T2C11	T2C10	T2C9	T2C8
7	6	5	4	3	2	1	0											
T2C15	T2C14	T2C13	T2C12	T2C11	T2C10	T2C9	T2C8											
Timer 2 up-counter L: T2CNTL	56	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>T2C7</td><td>T2C6</td><td>T2C5</td><td>T2C4</td><td>T2C3</td><td>T2C2</td><td>T2C1</td><td>T2C0</td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	T2C7	T2C6	T2C5	T2C4	T2C3	T2C2	T2C1	T2C0
7	6	5	4	3	2	1	0											
T2C7	T2C6	T2C5	T2C4	T2C3	T2C2	T2C1	T2C0											

3



Register	Address	Remarks																																				
Timer 2 time constant register H: T2CONRH	57	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>T2CN15</td> <td>T2CN14</td> <td>T2CN13</td> <td>T2CN12</td> <td>T2CN11</td> <td>T2CN10</td> <td>T2CN9</td> <td>T2CN8</td> </tr> <tr> <td>Initial value</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		T2CN15	T2CN14	T2CN13	T2CN12	T2CN11	T2CN10	T2CN9	T2CN8	Initial value	1	1	1	1	1	1	1	1	Read/Write	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0																														
	T2CN15	T2CN14	T2CN13	T2CN12	T2CN11	T2CN10	T2CN9	T2CN8																														
Initial value	1	1	1	1	1	1	1	1																														
Read/Write	W	W	W	W	W	W	W	W																														
Timer 2 time constant register L: T2CONRL	58	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>T2CN7</td> <td>T2CN6</td> <td>T2CN5</td> <td>T2CN4</td> <td>T2CN3</td> <td>T2CN2</td> <td>T2CN1</td> <td>T2CN0</td> </tr> <tr> <td>Initial value</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		T2CN7	T2CN6	T2CN5	T2CN4	T2CN3	T2CN2	T2CN1	T2CN0	Initial value	1	1	1	1	1	1	1	1	Read/Write	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0																														
	T2CN7	T2CN6	T2CN5	T2CN4	T2CN3	T2CN2	T2CN1	T2CN0																														
Initial value	1	1	1	1	1	1	1	1																														
Read/Write	W	W	W	W	W	W	W	W																														
Timer control/status register 2: TCSR2	59	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>CMF2</td> <td>ECM2I</td> <td>—</td> <td>—</td> <td>T2OS1</td> <td>T2OS0</td> <td>CK2S1</td> <td>CK2S0</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>—</td> <td>—</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		CMF2	ECM2I	—	—	T2OS1	T2OS0	CK2S1	CK2S0	Initial value	0	0	1	1	0	0	0	0	Read/Write	R/W	R/W	—	—	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	CMF2	ECM2I	—	—	T2OS1	T2OS0	CK2S1	CK2S0																														
Initial value	0	0	1	1	0	0	0	0																														
Read/Write	R/W	R/W	—	—	R/W	R/W	R/W	R/W																														
Timer 3 up-counter H: T3CNTH	5A	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>T3CN15</td> <td>T3CN14</td> <td>T3CN13</td> <td>T3CN12</td> <td>T3CN11</td> <td>T3CN10</td> <td>T3CN9</td> <td>T3CN8</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		T3CN15	T3CN14	T3CN13	T3CN12	T3CN11	T3CN10	T3CN9	T3CN8	Initial value	0	0	0	0	0	0	0	0	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	T3CN15	T3CN14	T3CN13	T3CN12	T3CN11	T3CN10	T3CN9	T3CN8																														
Initial value	0	0	0	0	0	0	0	0																														
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														
Timer 3 up-counter L: T3CNTL	5B	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>T3CN7</td> <td>T3CN6</td> <td>T3CN5</td> <td>T3CN4</td> <td>T3CN3</td> <td>T3CN2</td> <td>T3CN1</td> <td>T3CN0</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		T3CN7	T3CN6	T3CN5	T3CN4	T3CN3	T3CN2	T3CN1	T3CN0	Initial value	0	0	0	0	0	0	0	0	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	T3CN7	T3CN6	T3CN5	T3CN4	T3CN3	T3CN2	T3CN1	T3CN0																														
Initial value	0	0	0	0	0	0	0	0																														
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														
Timer 3 time constant register H: T3CONRH	5C	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>T3CN15</td> <td>T3CN14</td> <td>T3CN13</td> <td>T3CN12</td> <td>T3CN11</td> <td>T3CN10</td> <td>T3CN9</td> <td>T3CN8</td> </tr> <tr> <td>Initial value</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		T3CN15	T3CN14	T3CN13	T3CN12	T3CN11	T3CN10	T3CN9	T3CN8	Initial value	1	1	1	1	1	1	1	1	Read/Write	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0																														
	T3CN15	T3CN14	T3CN13	T3CN12	T3CN11	T3CN10	T3CN9	T3CN8																														
Initial value	1	1	1	1	1	1	1	1																														
Read/Write	W	W	W	W	W	W	W	W																														
Timer 3 time constant register L: T3CONRL	5D	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>T3CN7</td> <td>T3CN6</td> <td>T3CN5</td> <td>T3CN4</td> <td>T3CN3</td> <td>T3CN2</td> <td>T3CN1</td> <td>T3CN0</td> </tr> <tr> <td>Initial value</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> <td>W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		T3CN7	T3CN6	T3CN5	T3CN4	T3CN3	T3CN2	T3CN1	T3CN0	Initial value	1	1	1	1	1	1	1	1	Read/Write	W	W	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0																														
	T3CN7	T3CN6	T3CN5	T3CN4	T3CN3	T3CN2	T3CN1	T3CN0																														
Initial value	1	1	1	1	1	1	1	1																														
Read/Write	W	W	W	W	W	W	W	W																														
Timer control/status register 3: TCSR3	5E	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>CMF3</td> <td>ECM3I</td> <td>—</td> <td>—</td> <td>T3OS1</td> <td>T3OS0</td> <td>—</td> <td>—</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>—</td> <td>—</td> <td>R/W</td> <td>R/W</td> <td>—</td> <td>—</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		CMF3	ECM3I	—	—	T3OS1	T3OS0	—	—	Initial value	0	0	1	1	0	0	1	1	Read/Write	R/W	R/W	—	—	R/W	R/W	—	—
Bit	7	6	5	4	3	2	1	0																														
	CMF3	ECM3I	—	—	T3OS1	T3OS0	—	—																														
Initial value	0	0	1	1	0	0	1	1																														
Read/Write	R/W	R/W	—	—	R/W	R/W	—	—																														



Register	Address	Remarks																
Timer 4 up-counter H: T4CNTH	5F	Bit <table border="1" style="margin-left: 20px;"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T4C15</td><td>T4C14</td><td>T4C13</td><td>T4C12</td><td>T4C11</td><td>T4C10</td><td>T4C9</td><td>T4C8</td></tr> </table> Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	T4C15	T4C14	T4C13	T4C12	T4C11	T4C10	T4C9	T4C8
7	6	5	4	3	2	1	0											
T4C15	T4C14	T4C13	T4C12	T4C11	T4C10	T4C9	T4C8											
Timer 4 up-counter L: T4CNTL	60	Bit <table border="1" style="margin-left: 20px;"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T4C7</td><td>T4C6</td><td>T4C5</td><td>T4C4</td><td>T4C3</td><td>T4C2</td><td>T4C1</td><td>T4C0</td></tr> </table> Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	T4C7	T4C6	T4C5	T4C4	T4C3	T4C2	T4C1	T4C0
7	6	5	4	3	2	1	0											
T4C7	T4C6	T4C5	T4C4	T4C3	T4C2	T4C1	T4C0											
Timer 4 time constant register H: T4CONRH	61	Bit <table border="1" style="margin-left: 20px;"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T4CN15</td><td>T4CN14</td><td>T4CN13</td><td>T4CN12</td><td>T4CN11</td><td>T4CN10</td><td>T4CN9</td><td>T4CN8</td></tr> </table> Initial value 1 1 1 1 1 1 1 1 Read/Write W W W W W W W W	7	6	5	4	3	2	1	0	T4CN15	T4CN14	T4CN13	T4CN12	T4CN11	T4CN10	T4CN9	T4CN8
7	6	5	4	3	2	1	0											
T4CN15	T4CN14	T4CN13	T4CN12	T4CN11	T4CN10	T4CN9	T4CN8											
Timer 4 time constant register L: T4CONRL	62	Bit <table border="1" style="margin-left: 20px;"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>T4CN7</td><td>T4CN6</td><td>T4CN5</td><td>T4CN4</td><td>T4CN3</td><td>T4CN2</td><td>T4CN1</td><td>T4CN0</td></tr> </table> Initial value 1 1 1 1 1 1 1 1 Read/Write W W W W W W W W	7	6	5	4	3	2	1	0	T4CN7	T4CN6	T4CN5	T4CN4	T4CN3	T4CN2	T4CN1	T4CN0
7	6	5	4	3	2	1	0											
T4CN7	T4CN6	T4CN5	T4CN4	T4CN3	T4CN2	T4CN1	T4CN0											
Timer control/status register 4: TCSR4	63	Bit <table border="1" style="margin-left: 20px;"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>CMF4</td><td>ECM4I</td><td>—</td><td>—</td><td>T4OS1</td><td>T4OS0</td><td>CK4S1</td><td>CK4S0</td></tr> </table> Initial value 0 0 0 1 1 0 0 0 Read/Write R/W R/W — — R/W R/W R/W R/W	7	6	5	4	3	2	1	0	CMF4	ECM4I	—	—	T4OS1	T4OS0	CK4S1	CK4S0
7	6	5	4	3	2	1	0											
CMF4	ECM4I	—	—	T4OS1	T4OS0	CK4S1	CK4S0											
Output data register 0: ODR0	64	Bit <table border="1" style="margin-left: 20px;"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>ODR0<sub>7</sub></td><td>ODR0<sub>6</sub></td><td>ODR0<sub>5</sub></td><td>ODR0<sub>4</sub></td><td>ODR0<sub>3</sub></td><td>ODR0<sub>2</sub></td><td>ODR0<sub>1</sub></td><td>ODR0<sub>0</sub></td></tr> </table> Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Note Reading obtains input port values	7	6	5	4	3	2	1	0	ODR0 <sub>7</sub>	ODR0 <sub>6</sub>	ODR0 <sub>5</sub>	ODR0 <sub>4</sub>	ODR0 <sub>3</sub>	ODR0 <sub>2</sub>	ODR0 <sub>1</sub>	ODR0 <sub>0</sub>
7	6	5	4	3	2	1	0											
ODR0 <sub>7</sub>	ODR0 <sub>6</sub>	ODR0 <sub>5</sub>	ODR0 <sub>4</sub>	ODR0 <sub>3</sub>	ODR0 <sub>2</sub>	ODR0 <sub>1</sub>	ODR0 <sub>0</sub>											
Output data register 1: ODR1	65	Bit <table border="1" style="margin-left: 20px;"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>ODR1<sub>7</sub></td><td>ODR1<sub>6</sub></td><td>ODR1<sub>5</sub></td><td>ODR1<sub>4</sub></td><td>ODR1<sub>3</sub></td><td>ODR1<sub>2</sub></td><td>ODR1<sub>1</sub></td><td>ODR1<sub>0</sub></td></tr> </table> Initial value 0 0 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Note Reading obtains input port values	7	6	5	4	3	2	1	0	ODR1 <sub>7</sub>	ODR1 <sub>6</sub>	ODR1 <sub>5</sub>	ODR1 <sub>4</sub>	ODR1 <sub>3</sub>	ODR1 <sub>2</sub>	ODR1 <sub>1</sub>	ODR1 <sub>0</sub>
7	6	5	4	3	2	1	0											
ODR1 <sub>7</sub>	ODR1 <sub>6</sub>	ODR1 <sub>5</sub>	ODR1 <sub>4</sub>	ODR1 <sub>3</sub>	ODR1 <sub>2</sub>	ODR1 <sub>1</sub>	ODR1 <sub>0</sub>											
Output data register 2: ODR2	66	Bit <table border="1" style="margin-left: 20px;"> <tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr> <tr><td>—</td><td>ODR2<sub>6</sub></td><td>ODR2<sub>5</sub></td><td>ODR2<sub>4</sub></td><td>ODR2<sub>3</sub></td><td>ODR2<sub>2</sub></td><td>ODR2<sub>1</sub></td><td>ODR2<sub>0</sub></td></tr> </table> Initial value 1 0 0 0 0 0 0 0 Read/Write — R/W R/W R/W R/W R/W R/W R/W Note Reading obtains input port values	7	6	5	4	3	2	1	0	—	ODR2 <sub>6</sub>	ODR2 <sub>5</sub>	ODR2 <sub>4</sub>	ODR2 <sub>3</sub>	ODR2 <sub>2</sub>	ODR2 <sub>1</sub>	ODR2 <sub>0</sub>
7	6	5	4	3	2	1	0											
—	ODR2 <sub>6</sub>	ODR2 <sub>5</sub>	ODR2 <sub>4</sub>	ODR2 <sub>3</sub>	ODR2 <sub>2</sub>	ODR2 <sub>1</sub>	ODR2 <sub>0</sub>											

3





Register	Address	Remarks																
Output data register 3: ODR3	67	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>ODR3<sub>7</sub></td><td>ODR3<sub>6</sub></td><td>ODR3<sub>5</sub></td><td>ODR3<sub>4</sub></td><td>ODR3<sub>3</sub></td><td>ODR3<sub>2</sub></td><td>ODR3<sub>1</sub></td><td>ODR3<sub>0</sub></td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W R/W Note: Reading obtains input port values	7	6	5	4	3	2	1	0	ODR3 <sub>7</sub>	ODR3 <sub>6</sub>	ODR3 <sub>5</sub>	ODR3 <sub>4</sub>	ODR3 <sub>3</sub>	ODR3 <sub>2</sub>	ODR3 <sub>1</sub>	ODR3 <sub>0</sub>
7	6	5	4	3	2	1	0											
ODR3 <sub>7</sub>	ODR3 <sub>6</sub>	ODR3 <sub>5</sub>	ODR3 <sub>4</sub>	ODR3 <sub>3</sub>	ODR3 <sub>2</sub>	ODR3 <sub>1</sub>	ODR3 <sub>0</sub>											
Port 4: PORT4	68																	
Port 0 data direction register: DDR0	69	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>DDR0<sub>7</sub></td><td>DDR0<sub>6</sub></td><td>DDR0<sub>5</sub></td><td>DDR0<sub>4</sub></td><td>DDR0<sub>3</sub></td><td>DDR0<sub>2</sub></td><td>DDR0<sub>1</sub></td><td>DDR0<sub>0</sub></td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: W W W W W W W W	7	6	5	4	3	2	1	0	DDR0 <sub>7</sub>	DDR0 <sub>6</sub>	DDR0 <sub>5</sub>	DDR0 <sub>4</sub>	DDR0 <sub>3</sub>	DDR0 <sub>2</sub>	DDR0 <sub>1</sub>	DDR0 <sub>0</sub>
7	6	5	4	3	2	1	0											
DDR0 <sub>7</sub>	DDR0 <sub>6</sub>	DDR0 <sub>5</sub>	DDR0 <sub>4</sub>	DDR0 <sub>3</sub>	DDR0 <sub>2</sub>	DDR0 <sub>1</sub>	DDR0 <sub>0</sub>											
Port 1 data direction register: DDR1	6A	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>DDR1<sub>7</sub></td><td>DDR1<sub>6</sub></td><td>DDR1<sub>5</sub></td><td>DDR1<sub>4</sub></td><td>DDR1<sub>3</sub></td><td>DDR1<sub>2</sub></td><td>DDR1<sub>1</sub></td><td>DDR1<sub>0</sub></td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: W W W W W W W W	7	6	5	4	3	2	1	0	DDR1 <sub>7</sub>	DDR1 <sub>6</sub>	DDR1 <sub>5</sub>	DDR1 <sub>4</sub>	DDR1 <sub>3</sub>	DDR1 <sub>2</sub>	DDR1 <sub>1</sub>	DDR1 <sub>0</sub>
7	6	5	4	3	2	1	0											
DDR1 <sub>7</sub>	DDR1 <sub>6</sub>	DDR1 <sub>5</sub>	DDR1 <sub>4</sub>	DDR1 <sub>3</sub>	DDR1 <sub>2</sub>	DDR1 <sub>1</sub>	DDR1 <sub>0</sub>											
Port 2 data direction register: DDR2	6B	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>—</td><td>—</td><td>DDR2<sub>5</sub></td><td>DDR2<sub>4</sub></td><td>DDR2<sub>3</sub></td><td>DDR2<sub>2</sub></td><td>DDR2<sub>1</sub></td><td>DDR2<sub>0</sub></td> </tr> </table> Initial value: — — 0 0 0 0 0 0 Read/Write: — — W W W W W W	7	6	5	4	3	2	1	0	—	—	DDR2 <sub>5</sub>	DDR2 <sub>4</sub>	DDR2 <sub>3</sub>	DDR2 <sub>2</sub>	DDR2 <sub>1</sub>	DDR2 <sub>0</sub>
7	6	5	4	3	2	1	0											
—	—	DDR2 <sub>5</sub>	DDR2 <sub>4</sub>	DDR2 <sub>3</sub>	DDR2 <sub>2</sub>	DDR2 <sub>1</sub>	DDR2 <sub>0</sub>											
Port 3 data direction register: DDR3	6C	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>DDR3<sub>7</sub></td><td>DDR3<sub>6</sub></td><td>DDR3<sub>5</sub></td><td>DDR3<sub>4</sub></td><td>DDR3<sub>3</sub></td><td>DDR3<sub>2</sub></td><td>DDR3<sub>1</sub></td><td>DDR3<sub>0</sub></td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: W W W W W W W W	7	6	5	4	3	2	1	0	DDR3 <sub>7</sub>	DDR3 <sub>6</sub>	DDR3 <sub>5</sub>	DDR3 <sub>4</sub>	DDR3 <sub>3</sub>	DDR3 <sub>2</sub>	DDR3 <sub>1</sub>	DDR3 <sub>0</sub>
7	6	5	4	3	2	1	0											
DDR3 <sub>7</sub>	DDR3 <sub>6</sub>	DDR3 <sub>5</sub>	DDR3 <sub>4</sub>	DDR3 <sub>3</sub>	DDR3 <sub>2</sub>	DDR3 <sub>1</sub>	DDR3 <sub>0</sub>											
I/O port control register 1: IOPCR1	6D	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>DREQ<sub>0</sub>E</td><td>TEND<sub>0</sub>E</td><td>P2<sub>6</sub>E</td><td>BUSE</td><td>AOUTE</td><td>TOUT<sub>1</sub>E</td><td>SCK<sub>1</sub>E</td><td>SCK<sub>0</sub>E</td> </tr> </table> Initial value: 0 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	DREQ <sub>0</sub> E	TEND <sub>0</sub> E	P2 <sub>6</sub> E	BUSE	AOUTE	TOUT <sub>1</sub> E	SCK <sub>1</sub> E	SCK <sub>0</sub> E
7	6	5	4	3	2	1	0											
DREQ <sub>0</sub> E	TEND <sub>0</sub> E	P2 <sub>6</sub> E	BUSE	AOUTE	TOUT <sub>1</sub> E	SCK <sub>1</sub> E	SCK <sub>0</sub> E											
I/O port control register 2: IOPCR2	6E	Bit <table border="1" style="margin-left: 20px;"> <tr> <td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>—</td><td>P3<sub>7</sub>C1</td><td>P3<sub>7</sub>C0</td><td>INT<sub>2</sub>E</td><td>INT<sub>0</sub>E</td><td>P3<sub>3</sub>C1</td><td>P3<sub>3</sub>C0</td><td>TEND<sub>1</sub>E</td> </tr> </table> Initial value: 1 0 0 0 0 0 0 0 Read/Write: — R/W R/W R/W R/W R/W R/W R/W	7	6	5	4	3	2	1	0	—	P3 <sub>7</sub> C1	P3 <sub>7</sub> C0	INT <sub>2</sub> E	INT <sub>0</sub> E	P3 <sub>3</sub> C1	P3 <sub>3</sub> C0	TEND <sub>1</sub> E
7	6	5	4	3	2	1	0											
—	P3 <sub>7</sub> C1	P3 <sub>7</sub> C0	INT <sub>2</sub> E	INT <sub>0</sub> E	P3 <sub>3</sub> C1	P3 <sub>3</sub> C0	TEND <sub>1</sub> E											



Register	Address	Remarks																																				
EEPROM control register 1: EEC1	70	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>BUSY</td> <td>BYTE/PAGE</td> <td>PERM</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		BUSY	BYTE/PAGE	PERM	—	—	—	—	—	Initial value	0	0	0	1	1	1	1	1	Read/Write	R	R/W	R/W	—	—	—	—	—
Bit	7	6	5	4	3	2	1	0																														
	BUSY	BYTE/PAGE	PERM	—	—	—	—	—																														
Initial value	0	0	0	1	1	1	1	1																														
Read/Write	R	R/W	R/W	—	—	—	—	—																														
EEPROM control register 2: EEC2	71	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>PW</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>Read/Write</td> <td>W</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		PW	—	—	—	—	—	—	—	Initial value	0	1	1	1	1	1	1	1	Read/Write	W	—	—	—	—	—	—	—
Bit	7	6	5	4	3	2	1	0																														
	PW	—	—	—	—	—	—	—																														
Initial value	0	1	1	1	1	1	1	1																														
Read/Write	W	—	—	—	—	—	—	—																														
Memory relocate register: MRR	72	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>RMR3</td> <td>RMR2</td> <td>RMR1</td> <td>RMR0</td> <td>EPR3</td> <td>EPR2</td> <td>EPR1</td> <td>EPR0</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		RMR3	RMR2	RMR1	RMR0	EPR3	EPR2	EPR1	EPR0	Initial value	0	0	0	0	0	0	0	0	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	RMR3	RMR2	RMR1	RMR0	EPR3	EPR2	EPR1	EPR0																														
Initial value	0	0	0	0	0	0	0	0																														
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														
System control register: SYSCR	7F	<table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>RAME</td> <td>—</td> <td>—</td> <td>—</td> <td>STBYE</td> <td>CKC2</td> <td>CKC1</td> <td>CKC0</td> </tr> <tr> <td>Initial value</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Read/Write</td> <td>R/W</td> <td>—</td> <td>—</td> <td>—</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table>	Bit	7	6	5	4	3	2	1	0		RAME	—	—	—	STBYE	CKC2	CKC1	CKC0	Initial value	0	1	1	1	0	0	0	0	Read/Write	R/W	—	—	—	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0																														
	RAME	—	—	—	STBYE	CKC2	CKC1	CKC0																														
Initial value	0	1	1	1	0	0	0	0																														
Read/Write	R/W	—	—	—	R/W	R/W	R/W	R/W																														





Section Four

HD68000 16-Bit  
Microprocessor Family



# HD68000/HD68HC000

## MPU (Micro Processing Unit)

### — HD68000 —

The HD68000 is the first in a family of advanced microprocessors from Hitachi. Utilizing VLSI technology, the HD68000 is a fully-implemented 16-bit microprocessor with 32-bit registers, a rich basic instruction set, and versatile addressing modes.

The HD68000 possesses an asynchronous bus structure with a 24-bit address bus and a 16-bit data bus.

#### FEATURES

- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations of Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes

### — HD68HC000 —


The HD68HC000 is a 16-bit microprocessor of HD68000 family, which is exactly compatible with the conventional HD68000.

The HD68HC000 is a complete CMOS device and the power dissipation is extremely low.

#### FEATURES


- Instruction Compatible with NMOS HD68000
- Pin Compatible with NMOS HD68000
- AC Timing Compatible with NMOS HD68000
- Low Power Dissipation ( $I_{CC}$  typ = 20 mA,  $I_{CC}$  max = 35 mA at  $f = 12.5$  MHz)

HD68000-8, HD68000-10, HD68000-12  
HD68HC000-8, HD68HC000-10, HD68HC000-12




(DC-64)

HD68000Y-8, HD68000Y-10, HD68000Y-12  
HD68HC000Y-8, HD68HC000Y-10, HD68HC000Y-12




(PGA-68)

HD68000P-8  
HD68HC000P-8, HD68HC000P-10, HD68HC000P-12



(DP-64)

HD68000PS-8  
HD68HC000PS-8, HD68HC000PS-10, HD68HC000PS-12



(DP-64S)

HD68000CP-8  
HD68HC000CP-8, HD68HC000CP-10, HD68HC000CP-12



(CP-68)

4



# HD68000/HD68HC000


## ■ TYPE OF PRODUCTS

Type No.	Process	Clock Frequency (MHz)	Package
HD68000-8	NMOS	8.0	DC-64
HD68000-10		10.0	
HD68000-12		12.5	
HD68000Y8		8.0	PGA-68
HD68000Y10		10.0	
HD68000Y12		12.5	
HD68000P8		8.0	DP-64
HD68000P98		8.0	DP-64S
HD68000CP8		8.0	CP-68
HD68HC000-8	CMOS	8.0	DC-64
HD68HC000-10		10.0	
HD68HC000-12		12.5	
HD68HC000Y8		8.0	PGA-68
HD68HC000Y10		10.0	
HD68HC000Y12		12.5	
HD68HC000R8		8.0	DP-64
HD68HC000P10		10.0	
HD68HC000R12		12.5	
HD68HC000P98		8.0	DP-64S
HD68HC000PS10		10.0	
HD68HC000PS12		12.5	
HD68HC000CP8		8.0	CP-68
HD68HC000CP10		10.0	
HD68HC000CP12		12.5	


(Note) HD68000 refers to the NMOS version 68000, and HD68HC000 refers to the CMOS version 68000. 68000 stands for NMOS and CMOS version.




- PIN ARRANGEMENT
- DC-64, DP-64, DP-64S



- PGA-68



- CP-68





# HD68000/HD68HC000

## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	HD68000	HD68HC000	Unit
		Value	Value	
Supply Voltage	$V_{CC}^*$	-0.3 ~ +7.0	-0.3 ~ +6.5	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	-0.3 ~ +6.5	V
Operating Temperature Range	$T_{opr}$	0 ~ +70	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	-55 ~ +150	°C

\*With respect to  $V_{SS}$  (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

Since the HD68HC000 is a C-MOS device, users are expected to be cautious on "latch-up" problem caused by voltage fluctuations.

## ■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	HD68000			HD68HC000			Unit	
		min	typ	max	min	typ	max		
Supply Voltage	$V_{CC}^*$	4.75	5.0	5.25	4.75	5.0	5.25	V	
Input Voltage	CLK	2.0	-	$V_{CC}$	2.8	-	$V_{CC}$	V	
	Other Inputs				$V_{IH}^*$	2.0	-		$V_{CC}$
	All Inputs				$V_{IL}^*$	-0.3	-		0.8
Operating Temperature	$T_{opr}$	0	25	70	0	25	70	°C	

\* With respect to  $V_{SS}$  (SYSTEM GND)



■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , Fig. 1, unless otherwise noted.)

Item	Symbol	Test Condition	HD68000		HD68HC000		Unit	
			min	max	min	max		
Input "High" Voltage	CLK	$V_{IH}$	2.0	$V_{CC}$	2.8	$V_{CC}$	V	
	Other Inputs				2.0	$V_{CC}$		
Input "Low" Voltage		$V_{IL}$	$V_{SS}-0.3$	0.8	$V_{SS}-0.3$	0.8	V	
Input Leakage Current	BERR, BGACK, BR, DTACK, IPL <sub>0</sub> ~ IPL <sub>2</sub> , VPA, CLK	$I_{in}$	@ 5.25V	-	2.5	-	2.5	$\mu A$
	HALT, RES			-	20	-	20	
Three-State (Off State) Input Current	$\overline{AS}$ , A <sub>1</sub> ~ A <sub>23</sub> , D <sub>0</sub> ~ D <sub>15</sub> , FC <sub>0</sub> ~ FC <sub>2</sub> , LDS, R/W, UDS, VMA	$I_{TSI}$	@ 2.4V/0.4V	-	20	-	20	$\mu A$
Output "High" Voltage	$\overline{AS}$ , A <sub>1</sub> ~ A <sub>23</sub> , BG, D <sub>0</sub> ~ D <sub>15</sub> , FC <sub>0</sub> ~ FC <sub>2</sub> , LDS, R/W, UDS, VMA, E	$V_{OH}$	$I_{OH} = -400\mu A$	2.4	-	$V_{CC}-0.75$	-	V
	E*			$V_{CC}-0.75$	-	-	-	
Output "Low" Voltage	HALT	$V_{OL}$	$I_{OL}=1.6\text{ mA}$	-	0.5	-	0.5	V
	A <sub>1</sub> ~ A <sub>23</sub> , BG, FC <sub>0</sub> ~ FC <sub>2</sub>			-	0.5	-	0.5	
	RES			-	0.5	-	0.5	
	AS, D <sub>0</sub> ~ D <sub>15</sub> , LDS, R/W, E, UDS, VMA			-	0.5	-	0.5	
Power Dissipation	CERAMIC PACKAGE	$P_D$	f = 6 MHz	-	1.5	-	-	W
			f = 8 MHz					
	PLASTIC PACKAGE		f = 10 MHz	-	1.75	-	-	
			f = 12.5 MHz					
Current Dissipation		$I_D^{**}$		f = 8 MHz	-	-	-	25
				f = 10 MHz	-	-	-	30
				f = 12.5 MHz	-	-	-	35
Capacitance (Package Type Dependent)		$C_{in}$	$V_{in} = 0V$ , $T_a = 25^\circ C$ , $f = 1\text{ MHz}$	-	20.0	-	20.0	pF

\*With external pull up resistor of 1.1 k $\Omega$ .

\*\*Without load.





Figure 1 Test Loads



● AC CHARACTERISTICS ( $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

CLOCK TIMING

Item	Symbol	Test Condition	8 MHz		10 MHz		12.5 MHz		Unit
			min	max	min	max	min	max	
Frequency of Operation	f	Fig. 2	4.0	8.0	4.0	10.0	4.0	12.5	MHz
Cycle Time	$t_{cyc}$		125	250	100	250	80	250	ns
Clock Pulse Width	$t_{CL}$		55	125	45	125	35	125	ns
	$t_{CH}$		55	125	45	125	35	125	ns
Rise and Fall Times	$t_{Cr}$		—	10	—	10	—	5	ns
	$t_{Cf}$		—	10	—	10	—	5	ns



(NOTE)

Timing measurements are referenced to and from a low voltage of 0.8 volt and high a voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 2 Clock Input Timing



READ AND WRITE CYCLES

Num.	Item	Symbol	Test Condition	8 MHz		10 MHz		12.5 MHz		Unit
				min	max	min	max	min	max	
1	Clock Period	$t_{cyc}$	Fig. 3, Fig. 4	125	250	100	250	80	250	ns
2	Clock Width Low	$t_{CL}$		55	125	45	125	35	125	ns
3	Clock Width High	$t_{CH}$		55	125	45	125	35	125	ns
4	Clock Fall Time	$t_{Cf}$		—	10	—	10	—	5	ns
5	Clock Rise Time	$t_{Cr}$		—	10	—	10	—	5	ns
6	Clock Low to Address Valid	$t_{CLAV}$		—	70	—	60	—	55*	ns
6A	Clock High to FC Valid	$t_{CHFCV}$		—	70	—	60	—	55	ns
7	Clock High to Address, Data Bus High Impedance (Maximum)	$t_{CHADZ}$		—	80	—	70	—	60	ns
8	Clock High to Address, FC Invalid (Minimum)	$t_{CHAFI}$		0	—	0	—	0	—	ns
9 <sup>1</sup>	Clock High to $\overline{AS}$ , $\overline{DS}$ Low	$t_{CHSL}$		0	60	0	55	0	55	ns
11 <sup>2</sup>	Address Valid to $\overline{AS}$ , $\overline{DS}$ Low (Read)/ $\overline{AS}$ Low (Write)	$t_{AVSL}$		30	—	20	—	0	—	ns
11A <sup>2</sup>	FC Valid to $\overline{AS}$ , $\overline{DS}$ Low (Read)/ $\overline{AS}$ Low (Write)	$t_{FCVSL}$		60	—	50	—	40	—	ns
12 <sup>1</sup>	Clock Low to $\overline{AS}$ , $\overline{DS}$ High	$t_{CLSH}$		—	70	—	55	—	50	ns
13 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to Address/FC Invalid	$t_{SHAFI}$		30	—	20	—	10	—	ns
14 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ Width Low (Read)/ $\overline{AS}$ Low (Write)	$t_{SL}$		240	—	195	—	160	—	ns
14A <sup>2</sup>	$\overline{DS}$ Width Low (Write)	$t_{DSL}$		115	—	95	—	80	—	ns
15 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ Width High	$t_{SH}$		150	—	105	—	65	—	ns
16	Clock High to Control Bus High Impedance	$t_{CHCZ}$		—	80	—	70	—	60	ns
17 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to R/ $\overline{W}$ High (Read)	$t_{SHRH}$		40	—	20	—	10	—	ns
18 <sup>1</sup>	Clock High to R/ $\overline{W}$ High	$t_{CHRH}$		0	70	0	60	0	60	ns
20 <sup>1</sup>	Clock High to R/ $\overline{W}$ Low (Write)	$t_{CHRL}$		—	70	—	60	—	60	ns
20A <sup>6</sup>	$\overline{AS}$ Low to R/ $\overline{W}$ Valid (Write)	$t_{ASRV}$		—	20	—	20	—	20	ns
21 <sup>2</sup>	Address Valid to R/ $\overline{W}$ Low (Write)	$t_{AVRL}$		20	—	0	—	0	—	ns
21A <sup>2</sup>	FC Valid to R/ $\overline{W}$ Low (Write)	$t_{FCVRL}$		60	—	50	—	30	—	ns
22 <sup>2</sup>	R/ $\overline{W}$ Low to $\overline{DS}$ Low (Write)	$t_{RLSL}$		80	—	50	—	30	—	ns
23	Clock Low to Data Out Valid (Write)	$t_{CLDO}$		—	70	—	55	—	55	ns
25 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to Data Out Invalid (Write)	$t_{SHDOI}$		30	—	20	—	15	—	ns
26 <sup>2</sup>	Data Out Valid to $\overline{DS}$ Low (Write)	$t_{DOSL}$		30	—	20	—	15	—	ns
27 <sup>5</sup>	Data In to Clock Low (Setup Time on Read)	$t_{DIDL}$		15	—	10	—	10	—	ns
28 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to $\overline{DTACK}$ High	$t_{SHDAH}$		0	245	0	190	0	150	ns
29	$\overline{AS}$ , $\overline{DS}$ High to Data In Invalid (Hold Time on Read)	$t_{SHDII}$		0	—	0	—	0	—	ns
30	$\overline{AS}$ , $\overline{DS}$ High to $\overline{BERR}$ High	$t_{SHBEH}$		0	—	0	—	0	—	ns
31 <sup>2, 5</sup>	$\overline{DTACK}$ Low to Data In (Setup Time)	$t_{DALDI}$		—	90	—	65	—	50	ns
32	$\overline{HALT}$ and $\overline{RESET}$ Input Transition Time	$t_{RHr, f}$		0	200	0	200	0	200	ns
33	Clock High to $\overline{BG}$ Low	$t_{CHGL}$		—	70	—	60	—	50	ns
34	Clock High to $\overline{BG}$ High	$t_{CHGH}$	—	70	—	60	—	50	ns	
35	$\overline{BR}$ Low to $\overline{BG}$ Low	$t_{BRLGL}$	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Cik. Per.	

\* 57 for HD68HC000



READ AND WRITE CYCLES (CONTINUED)

Num.	Item	Symbol	Test Condition	8 MHz		10 MHz		12.5 MHz		Unit
				min	max	min	max	min	max	
36 <sup>7</sup>	$\overline{BR}$ High to $\overline{BG}$ High	t <sub>BRHGH</sub>	Fig. 3, Fig. 4	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk.Per.
37	$\overline{BGACK}$ Low to $\overline{BG}$ High	t <sub>GALGH</sub>		1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk.Per.
37A <sup>8</sup>	$\overline{BGACK}$ Low to $\overline{BR}$ High	t <sub>GALBRH</sub>		20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	$\overline{BG}$ Low to Control, Address, Data Bus High Impedance (AS High)	t <sub>GLZ</sub>		—	80	—	70	—	60	ns
39	$\overline{BG}$ Width High	t <sub>GH</sub>		1.5	—	1.5	—	1.5	—	Clk.Per.
40	Clock Low to $\overline{VMA}$ Low	t <sub>CLVML</sub>		—	70	—	70	—	70	ns
41	Clock Low to E Transition	t <sub>CLET</sub>		—	70	—	55	—	45	ns
42	E Output Rise and Fall Time	t <sub>Er, f</sub>		—	25	—	25	—	25	ns
43	$\overline{VMA}$ Low to E High	t <sub>VMLEH</sub>		200	—	150	—	90	—	ns
44	$\overline{AS}$ , $\overline{DS}$ High to $\overline{VPA}$ High	t <sub>SHVPH</sub>		0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	t <sub>ELCAI</sub>		30	—	10	—	10	—	ns
46	$\overline{BGACK}$ Width Low	t <sub>GAL</sub>		1.5	—	1.5	—	1.5	—	Clk.Per.
47 <sup>5</sup>	Asynchronous Input Setup Time	t <sub>ASI</sub>		20	—	20	—	20	—	ns
48 <sup>3</sup>	$\overline{BERR}$ Low to $\overline{DTACK}$ Low	t <sub>BELDAL</sub>		20	—	20	—	20	—	ns
49 <sup>9</sup>	$\overline{AS}$ , $\overline{DS}$ High to E Low	t <sub>SHEL</sub>		-70	70	-55	55	-45	45	ns
50	E Width High	t <sub>EH</sub>		450	—	350	—	280	—	ns
51	E Width Low	t <sub>EL</sub>		700	—	550	—	440	—	ns
53	Clock High to Data Out Invalid	t <sub>CHDOI</sub>		0	—	0	—	0	—	ns
54	E Low to Data Out Invalid	t <sub>ELDOI</sub>		30	—	20	—	15	—	ns
55	R/W to Data Bus Driven	t <sub>RLDBD</sub>		30	—	20	—	10	—	ns
56 <sup>4</sup>	$\overline{HALT/RESET}$ Pulse Width	t <sub>HRPW</sub>	10	—	10	—	10	—	Clk.Per.	
57	$\overline{BGACK}$ High to Control Bus Driven	t <sub>GABD</sub>	1.5	—	1.5	—	1.5	—	Clk.Per.	
58 <sup>7</sup>	$\overline{BG}$ High to Control Bus Driven	t <sub>GHBD</sub>	1.5	—	1.5	—	1.5	—	Clk.Per.	


NOTES:

- For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the value given in the maximum columns.
- Actual value depends on clock period.
- If #47 is satisfied for both  $\overline{DTACK}$  and  $\overline{BERR}$ , #48 may be 0 nanoseconds.
- For power up, the MPU must be held in  $\overline{RES}$  state for 100 ms to allow stabilization of on-chip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the system.
- If the asynchronous setup time (#47) requirements are satisfied, the  $\overline{DTACK}$  low-to-data setup time (#31) requirement can be ignored. The data must only satisfy the data-in clock-low setup time (#27) for the following cycle.
- When  $\overline{AS}$  and R/W are equally loaded ( $\pm 20\%$ ), subtract 10 nanoseconds from the values given in these columns.
- The processor will negate  $\overline{BG}$  and begin driving the bus again if external arbitration logic negates  $\overline{BR}$  before asserting  $\overline{BGACK}$ .
- The minimum value must be met to guarantee proper operation. If the maximum value is exceeded,  $\overline{BG}$  may be reasserted.
- The falling edge of S6 triggers both the negation of the strobes ( $\overline{AS}$  and  $x\overline{DS}$ ) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.



These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and

output signals. Refer to other functional descriptions and their related diagrams for device operation.




NOTES:

1. Setup time for the synchronous inputs  $\overline{BGACK}$ ,  $\overline{IPL}_{0-2}$  and  $\overline{VPA}$  guarantees their recognition at the next falling edge of the clock.
2.  $\overline{BR}$  need fall at this time only in order to insure being recognized at the end of this bus cycle.
3. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 3. Read Cycle Timing

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output

signals. Refer to other functional descriptions and their related diagrams for device operation.



NOTES:

1. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.
2. Because of loading variations, R/W may be valid after AS even though both are initiated by the rising edge of S2 (Specification 20A).

Figure 4. Write Cycle Timing




● HMCS6800 TIMING

Num.	Item	Symbol	Test Condition	6 MHz		8 MHz		10 MHz		12.5 MHz		Unit
				min	max	min	max	min	max	min	max	
12	Clock Low to $\overline{AS}$ , $\overline{DS}$ High	$t_{CLSH}$	Fig. 5, Fig. 6	—	80	—	70	—	55	—	50	ns
18	Clock High to R/W High	$t_{CHRH}$		0	80	0	70	0	60	0	60	ns
20	Clock High to R/W Low (Write)	$t_{CHRL}$		—	80	—	70	—	60	—	60	ns
23	Clock Low to Data Out Valid (Write)	$t_{CLDO}$		—	80	—	70	—	55	—	55	ns
27	Data In to Clock Low (Setup Time on Read)	$t_{DCL}$		25	—	15	—	10	—	10	—	ns
29	$\overline{AS}$ , $\overline{DS}$ High to Data In Invalid (Hold Time on Read)	$t_{SHDI}$		0	—	0	—	0	—	0	—	ns
40	Clock Low to $\overline{VMA}$ Low	$t_{CLVML}$		—	80	—	70	—	70	—	70	ns
41	Clock Low to E Transition	$t_{CLET}$		—	35	—	70	—	55	—	45	ns
42	E Output Rise and Fall Time	$t_{Er, f}$		—	25	—	25	—	25	—	25	ns
43	$\overline{VMA}$ Low to E High	$t_{VMLEH}$		240	—	200	—	150	—	90	—	ns
44	$\overline{AS}$ , $\overline{DS}$ High to $\overline{VPA}$ High	$t_{SHVPH}$		0	160	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	$t_{ELCAI}$		35	—	30	—	10	—	10	—	ns
47	Asynchronous Input Setup Time	$t_{ASI}$		25	—	20	—	20	—	20	—	ns
49 <sup>1</sup>	$\overline{AS}$ , $\overline{DS}$ High to E Low	$t_{SHEL}$		—80	—	—70	70	—55	55	—45	45	ns
50	E Width High	$t_{EH}$		600	—	450	—	350	—	280	—	ns
51	E Width Low	$t_{EL}$		900	—	700	—	550	—	440	—	ns
54	E Low to Data Out Invalid	$t_{ELDOI}$	40	—	30	—	20	—	15	—	ns	

NOTE:

1. The falling edge of S6 triggers both the negation of the strobes ( $\overline{AS}$  and  $x\overline{DS}$ ) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.




NOTE: This timing diagram is included for those who wish to design their own circuit to generate  $\overline{VMA}$ . It shows the best case possibly attainable.

Figure 5. HD6800 Timing—Best Case







NOTE: This timing diagram is included for those who wish to design their own circuit to generate  $\overline{VMA}$ . It shows the worst case possibly attainable.

Figure 6. HD6800 Timing—Worst Case

BUS ARBITRATION

Num.	Item	Symbol	Test Condition	8 MHz		10 MHz		12.5 MHz		Unit
				min	max	min	max	min	max	
7	Clock High to Address, Data Bus High Impedance	$t_{CHADZ}$	Fig. 7 ~ Fig. 9	—	80	—	70	—	60	ns
16	Clock High to Control Bus High Impedance	$t_{CHCZ}$		—	80	—	70	—	60	ns
33	Clock High to $\overline{BG}$ Low	$t_{CHGL}$		—	70	—	60	—	50	ns
34	Clock High to $\overline{BG}$ High	$t_{CHGH}$		—	70	—	60	—	50	ns
35	$\overline{BR}$ Low to $\overline{BG}$ Low	$t_{BRLGL}$		1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
36 <sup>1</sup>	$\overline{BR}$ High to $\overline{BG}$ High	$t_{BRHGH}$		1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
37	$\overline{BGACK}$ Low to $\overline{BG}$ High	$t_{GALGH}$		1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
37A <sup>2</sup>	$\overline{BGACK}$ Low to $\overline{BR}$ High	$t_{GALBRH}$		20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	$\overline{BG}$ Low to Control, Address, Data Bus High Impedance ( $\overline{AS}$ High)	$t_{GLZ}$		—	80	—	70	—	60	ns
39	$\overline{BG}$ Width High	$t_{GH}$		1.5	—	1.5	—	1.5	—	Clk.Per.
46	$\overline{BGACK}$ Width Low	$t_{GAL}$		1.5	—	1.5	—	1.5	—	Clk.Per.
47	Asynchronous Input Setup Time	$t_{ASI}$		20	—	20	—	20	—	ns
57	$\overline{BGACK}$ High to Control Bus Driven	$t_{GABD}$		1.5	—	1.5	—	1.5	—	Clk.Per.
58 <sup>1</sup>	$\overline{BG}$ High to Control Bus Driven	$t_{GHBD}$		1.5	—	1.5	—	1.5	—	Clk.Per.

NOTES:

1. The processor will negate  $\overline{BG}$  and begin driving the bus again if external arbitration logic negates  $\overline{BR}$  before asserting  $\overline{BGACK}$ .
2. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded,  $\overline{BG}$  may be reasserted.



Figures 7, 8, and 9 depict the three bus arbitration cases that can arise. Figure 7 shows the timing where  $\overline{AS}$  is negated when the processor asserts  $\overline{BG}$  (Idle Bus Case). Figure 8 shows the timing where  $\overline{AS}$  is asserted when the processor asserts  $\overline{BG}$  (Active Bus Case). Figure 9 shows the timing where more than one bus master are requesting the bus. Refer to Bus Arbitration for a complete discussion of bus arbitration.

The waveforms shown in Figures 7, 8, and 9 should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.




Figure 7. Bus Arbitration Timing Diagram - Idle Bus Case




Figure 8. Bus Arbitration Timing Diagram – Active Bus Case





Figure 9. Bus Arbitration Timing Diagram – Multiple Bus Requests



■ INTRODUCTION

As shown in the programming model, the 68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0 ~ D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0 ~ A6) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All 17 registers may be used as index registers.

The status register contains the interrupt mask (eight levels available) as well as the condition codes; extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and/or in a supervisor (S) state.



● DATA TYPES AND ADDRESSING MODES

Five basic data types are supported. These data types are:

- (1) Bits
- (2) BCD Digits (4 bits)
- (3) Bytes (8 bits)
- (4) Word (16 bits)
- (5) Long Words (32 bits)

In addition, operations on other data types such as memory address, status word data, etc., are provided for in the instruction set.

The 14 addressing modes, shown in Table 1, includes six basic types:

- (1) Register Direct
- (2) Register Indirect
- (3) Absolute
- (4) Immediate
- (5) Program Counter Relative
- (6) Implied

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting and indexing. Program counter relative mode can also be modified via indexing and offsetting.

Programming Model




Table 1 Addressing Modes

Mode	Generation
<b>Register Direct Addressing</b>	
Data Register Direct	EA = Dn
Address Register Direct	EA = An
<b>Absolute Data Addressing</b>	
Absolute Short	EA = (Next Word)
Absolute Long	EA = (Next Two Words)
<b>Program Counter Relative Addressing</b>	
Relative with Offset	EA = (PC) + d <sub>16</sub>
Relative with Index and Offset	EA = (PC) + (Xn) + d <sub>8</sub>
<b>Register Indirect Addressing</b>	
Register Indirect	EA = (An)
Postincrement Register Indirect	EA = (AN), An ← An + N
Predecrement Register Indirect	An ← An - N, EA = (An)
Register Indirect with Offset	EA = (An) + d <sub>16</sub>
Indexed Register Indirect with Offset	EA = (An) + (Xn) + d <sub>8</sub>
<b>Immediate Data Addressing</b>	
Immediate	DATA = Next Word(s)
Quick Immediate	Inherent Data
<b>Implied Addressing</b>	
Implied Register	EA = SR, USP, SP, PC

(NOTES)

- EA = Effective Address
- An = Address Register
- Dn = Data Register
- Xn = Address or Data Register used as Index Register
- SR = Status Register
- PC = Program Counter
- ( ) = Contents of
- d<sub>8</sub> = Eight-bit Offset (displacement)
- d<sub>16</sub> = Sixteen-bit Offset (displacement)
- N = 1 for Byte, 2 for Words and 4 for Long Words. If An is the stack pointer and the operand size is byte, N=2 to keep the stack pointer on a word boundary.
- ← = Replaces

● INSTRUCTION SET OVERVIEW

The 68000 instruction set is shown in Table 2. Some additional instructions are variations, or subsets, of these and they appear in Table 3. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most

instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned multiply and divide, "quick" arithmetic operations, BCD arithmetic and expanded operations (through traps).

Table 2 Instruction Set

Mnemonic	Description	Mnemonic	Description	Mnemonic	Description
ABCD	Add Decimal with Extend	EOR	Exclusive Or	PEA	Push Effective Address
ADD	Add	EXG	Exchange Registers	RESET	Reset External Devices
AND	Logical And	EXT	Sign Extend	ROL	Rotate Left without Extend
ASL	Arithmetic Shift Left	JMP	Jump	ROR	Rotate Right without Extend
ASR	Arithmetic Shift Right	JSR	Jump to Subroutine	ROXL	Rotate Left with Extend
BCC	Branch Conditionally	LEA	Load Effective Address	ROXR	Rotate Right with Extend
BCHG	Bit Test and Change	LINK	Link Stack	RTE	Return from Exception
BCLR	Bit Test and Clear	LSL	Logical Shift Left	RTR	Return and Restore
BRA	Branch Always	LSR	Logical Shift Right	RTS	Return from Subroutine
BSET	Bit Test and Set	MOVE	Move	SBCD	Subtract Decimal with Extend
BSR	Branch to Subroutine	MOVEM	Move Multiple Registers	SCC	Set Conditional
BTST	Bit Test	MOVEP	Move Peripheral Data	STOP	Stop
CHK	Check Register Against Bounds	MULS	Signed Multiply	SUB	Subtract
CLR	Clear Operand	MULU	Unsigned Multiply	SWAP	Swap Data Register Halves
CMP	Compare	NBCD	Negate Decimal with Extend	TAS	Test and Set Operand
DBCC	Test Condition, Decrement and Branch	NEG	Negate	TRAP	Trap
DIVS	Signed Divide	NOP	No Operation	TRAPV	Trap on Overflow
DIVU	Unsigned Divide	NOT	One's Complement	TST	Test
		OR	Logical Or	UNLK	Unlink

Table 3 Variations of Instruction Types

Instruction Type	Variation	Description	Instruction Type	Variation	Description
ADD	ADD	Add	MOVE	MOVE	Move
	ADDA	Add Address		MOVEA	Move Address
	ADDO	Add Quick		MOVEQ	Move Quick
	ADDI	Add Immediate		MOVE from SR	Move from Status Register
	ADDX	Add with Extend		MOVE to SR	Move to Status Register
AND	AND	Logical And		MOVE to CCR	Move to Condition Codes
	ANDI	And Immediate	MOVE USP	Move User Stack Pointer	
	ANDI to CCR	And Immediate to Condition Codes			
CMP	ANDI to SR	And Immediate to Status Register	NEG	NEG	Negate
	CMP	Compare	NEGX	NEG with Extend	
	CMPA	Compare Address	OR	OR	Logical Or
	CMPM	Compare Memory		ORI	Or Immediate
CMPI	Compare Immediate	ORI to CCR		Or Immediate to Condition Codes	
EOR	ORI to SR	Or Immediate to Status Register	ORI to SR	Or Immediate to Status Register	
	EOR	Exclusive Or	SUB	SUB	Subtract
	EORI	Exclusive Or Immediate		SUBA	Subtract Address
	EORI to CCR	Exclusive Or Immediate to Condition Codes		SUBI	Subtract Immediate
	EORI to SR	Exclusive Or Immediate to Status Register		SUBQ	Subtract Quick
				SUBX	Subtract with Extend



■ REGISTER DESCRIPTION AND DATA ORGANIZATION

The following paragraphs describe the registers and data organization of the 68000.

● OPERAND SIZE

Operand sizes are defined as follows: a byte equals 8 bits, a word equals 16 bits, and a long word equals 32 bits. The operand size for each instruction is either explicitly encoded in the instruction or implicitly defined by the instruction operation. Implicit instructions support some subset of all three sizes.

● DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers together with the active stack pointer support address operands of 32 bits.

DATA REGISTERS

Each data register is 32 bits wide. Byte operands occupy the low order 8 bits, word operands the low order 16 bits, and long word operands the entire 32 bits. The least significant bit is addressed as bit zero, the most significant bit is addressed as bit 31.

When a data register is used as either a source or destination operand, only the appropriate low-order portion is changed; the remaining high-order portion is neither used nor changed.

ADDRESS REGISTERS

Each address register and the stack pointer is 32 bits wide and holds a full 32 bit address. Address registers do not support byte sized operands. Therefore, when an address register is used as a source operand, either the low order word or the entire long word operand is used depending upon the operation size. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign extended to 32 bits before the operation is performed.

● DATA ORGANIZATION IN MEMORY

Bytes are individually addressable with the high order byte having an even address the same as the word, as shown in Figure 10. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address n (n even), then the second word of that datum is located at address n + 2.

The data types supported by the 68000 are: bit data, integer data of 8, 16, or 32 bits, 32-bit addresses and binary coded decimal data. Each of these data types is put in memory, as shown in Figure 11. The numbers indicate the order in which the data would be accessed from the processor.




Figure 10 Word Organization in Memory




Figure 11 Data Organization in Memory

● **ADDRESSING**

Instructions for the 68000 contain two kinds of information: the type of function to be performed, and the location of the operand(s) on which to perform that function. The methods used to locate (address) the operand(s) are explained in the following paragraphs.

Instructions specify an operand location in one of three ways:

**Register Specification** – the number of the register is given in the register field of the instruction.

**Effective Address** – use of the different effective address modes.

**Implicit Reference** – the definition of certain instructions implies the use of specific registers.

● **INSTRUCTION FORMAT**

Instructions are from one to five words in length, as shown in Figure 12. The length of the instruction and the operation to be performed is specified by the first word of the instruction which is called the operation word. The remaining words further specify the operands. These words are either immediate operands or extensions to the effective address mode specified in the operation word.

● **PROGRAM/DATA REFERENCES**

The 68000 separates memory references into two classes: program references, and data references. Program references, as the name implies, are references to that section of memory that

contains the program being executed. Data references refer to that section of memory that contains data. Operand reads are from the data space except in the case of the program counter relative addressing mode. All operand writes are to the data space.

● **REGISTER SPECIFICATION**

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register selected is an address or data register and how the register is to be used.

● **EFFECTIVE ADDRESS**

Most instructions specify the location of an operand by using the effective address field in the operation word. For example, Figure 13 shows the general format of the single effective address instruction operation word. The effective address is composed of two 3-bit fields: the mode field, and the register field. The value in the mode field selects the different address modes. The register field contains the number of a register.

The effective address field may require additional information to fully specify the operand. This additional information, called the effective address extension, is contained in the following word or words and is considered part of the instruction, as shown in Figure 12. The effective address modes are grouped into three categories: register direct, memory addressing, and special.




Figure 12 Instruction Format




Figure 13 Single-Effective-Address Instruction Operation Word General Format




## REGISTER DIRECT MODES

These effective addressing modes specify that the operand is in one of the 16 multifunction registers.

### Data Register Direct

The operand is in the data register specified by the effective address register field.




### COMMENTS

- EA = Dn


### Machine Level Coding

MOVE D0, \$1F00



### Address Register Direct

The operand is in the address register specified by the effective address register field.





### COMMENTS

- EA = An

### Machine Level Coding

MOVE A4, \$201000






**COMMENTS**

- EA = An
- Address Register Sign Extended
- Machine Level Coding

MOVE \$201000, A4




**MEMORY ADDRESS MODES**

These effective addressing modes specify that the operand is in memory and provide the specific address of the operand.

**Address Register Indirect**

The address of the operand is in the address register specified by the register field. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




**COMMENTS**

- EA = (An)

- Machine Level Coding


MOVE (A0), D0



## Address Register Indirect With Postincrement

The address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four depending upon whether the size of the operand is byte, word, or long word. If the


address register is the stack pointer and the operand size is byte, the address is incremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



## Address Register Indirect With Predecrement

The address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four depending upon whether the operand size is byte, word, or long word. If the address



register is the stack pointer and the operand size is byte, the address is decremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



**Address Register Indirect With Displacement**

This address mode requires one word of extension. The address of the operand is the sum of the address in the address



register and the sign-extended 16-bit displacement integer in the extension word. The reference is classified as a data reference with the exception of the jump to subroutine instructions.



**Address Register Indirect With Index**

This address mode requires one word of extension. The address of the operand is the sum of the address in the address register, the sign-extended displacement integer in the low order

eight bits of the extension word, and the contents of the index register. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




## SPECIAL ADDRESS MODE

The special address modes use the effective address register field to specify the special addressing mode instead of a register number.

## Absolute Short Address

This address mode requires one word of extension. The address of the operand is the extension word. The 16-bit address is sign extended before it is used. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.





**COMMENTS**

- EA = (Next Word)
- 16-Bit Word is Sign Extended

• Machine Level Coding

NOT.L \$2000




**COMMENTS**

- EA = (Next Word)
- 16-Bit Word is Sign Extended

• Machine Level Coding

MOVE \$1000, \$2000







## Program Counter With Index

This address mode requires one word of extension. This address is the sum of the address in the program counter, the sign-extended displacement integer in the lower eight bits of the extension word, and the contents of the index register. The value in the program counter is the address of the extension word. This reference is classified as a program reference.

$$EA = (PC) + (Rx) + d_8$$




(NOTE)




D/A : Data Register = 0, Address Register = 1  
 Register : Index Register Number  
 W/L : Sign-extended, low order Word integer in Index Register = 0  
 Long Word in Index Register = 1

## EXAMPLE



## COMMENTS

- EA = (PC) + (Rx) + d<sub>8</sub>  
 Where  
 PC → Current Program Counter  
 Rx → Designated Index Register (Either Data or Address Register)  
 d<sub>8</sub> → 8-Bit Displacement
- Rx and d<sub>8</sub> are Sign Extended
- Rx may be Word or Long Word  
 Long Word is Designated with Rx.L
- Machine Level Coding



**Immediate Data**


This address mode requires either one or two words of extension depending on the size of the operation.

**Byte operation** – operand is low order byte of extension word


**Word operation** – operand is extension word

**Long word operation** – operand is in the two extension words, high-order 16 bits are in the first extension word, low-order 16 bits are in the second extension word.

**Extension Word**



**EXAMPLE**




**COMMENTS**


- Data = Next Word(s)
- Data is Sign Extended for Address Register but not Data Register

**Machine Level Coding**

MOVE # \$1000, A0



**EXAMPLE**




**COMMENTS**

- Inherent Data
- Data is Sign Extended to Long Word
- Destination must be a Data Register

**Machine Level Coding**

MOVEQ # \$5A, D3






## Condition Codes or Status Register

A selected set of instructions may reference the status register by means of the effective address field. These are:

- ANDI to CCR
- ANDI to SR
- EORI to CCR
- EORI to SR
- ORI to CCR
- ORI to SR
- MOVE to CCR
- MOVE to SR
- MOVE from SR




### COMMENTS

- EA = (Next Word)
- Note: This Example is a Privileged Instruction

- Machine Level Coding

MOVE \$1020, SR



## EFFECTIVE ADDRESS ENCODING SUMMARY

Table 4 is a summary of the effective addressing modes discussed in the previous paragraphs.

Table 4 Effective Address Encoding Summary

Addressing Mode	Mode	Register
Data Register Direct	000	register number
Address Register Direct	001	register number
Address Register Indirect	010	register number
Address Register Indirect with Postincrement	011	register number
Address Register Indirect with Predecrement	100	register number
Address Register Indirect with Displacement	101	register number
Address Register Indirect with Index	110	register number
Absolute Short	111	000
Absolute Long	111	001
Program Counter with Displacement	111	010
Program Counter with Index	111	011
Immediate	111	100


## IMPLICIT REFERENCE

Some instructions make implicit reference to the program counter (PC), the system stack pointer (SP), the supervisor

stack pointer (SSP), the user stack pointer (USP), or the status register (SR).

## SYSTEM STACK

The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through the addressing modes. Address register seven (A7) is the system stack pointer (SP). The system stack pointer is either the supervisor stack pointer (SSP) or the user stack pointer (USP), depending on the state of the S-bit in the status register. If the S-bit indicates supervisor state, SSP is the active system stack pointer, and the USP cannot be referenced as an address register. If the S-bit indicates user state, the USP is the active system stack pointer, and the SSP cannot be referenced. Each system stack fills from high memory to low memory.



The address mode SP@- creates a new item on the active system stack, and the address mode SP@+ deletes an item from the active system stack.

The program counter is saved on the active system stack on subroutine calls, and restored from the active system stack on returns. On the other hand, both the program counter and the status register are saved on the supervisor stack during the processing of traps and interrupts. Thus, the correct execution of the supervisor state code is not dependent on the behavior of user code and user programs may use the user stack pointer arbitrarily.

In order to keep data on the system stack aligned properly, data entry on the stack is restricted so that data is always put in the stack on a word boundary. Thus byte data is pushed on or pulled from the system stack in the high order half of the word; the lower half is unchanged.


**USER STACKS**

User stacks can be implemented and manipulated by employing the address register indirect with postincrement and predecrement addressing modes. Using an address register (on of A0 through A6), the user may implement stacks which are filled either from high memory to low memory, or vice versa. The important things to remember are:

- using predecrement, the register is decremented before its contents are used as the pointer into the stack,
- using postincrement, the register is incremented after its contents are used as the pointer into the stack,
- byte data must be put on the stack in pairs when mixed with word or long data so that the stack will not get misaligned when the data is retrieved. Word and long accesses must be on word boundary (even) addresses.


Stack growth from high to low memory is implemented with An@- to push data on the stack, An@+ to pull data from the stack.

After either a push or a pull operation, register An points to the last (top) item on the stack. This is illustrated as:



Stack growth from low to high memory is implemented with An@+ to push data on the stack, An@- to pull data from the stack.

After either a push or a pull operation, register An points to the next available space on the stack. This is illustrated as:




**QUEUES**

User queues can be implemented and manipulated with the address register indirect with postincrement or predecrement addressing modes. Using a pair of address registers (two of A0 through A6), the user may implement queues which are filled either from high memory to low memory, or vice versa. Because queues are pushed from one end and pulled from the other, two registers are used: the put and get pointers.

Queue growth from low to high memory is implemented with Aput@+ to put data into the queue, Aget@+ to get data from the queue.


After a put operation, the put address register points to the next available space in the queue and the unchanged get address register points to the next item to remove from the queue. After a get operation, the get address register points to the next item to remove from the queue and the unchanged put address register points to the next available space in the queue. This is illustrated as:



If the queue is to be implemented as a circular buffer, the address register should be checked and, if necessary, adjusted before the put or get operation is performed. The address register is adjusted by subtracting the buffer length (in bytes).

Queue growth from high to low memory is implemented with Aput@- to put data into the queue, Aget@- to get data from the queue.

After a put operation, the put address register points to the last item put in the queue, and the unchanged get address register points to the last item removed from the queue. After a get operation, the get address register points to the last item removed from the queue and the unchanged put address register points to the last item put in the queue. This is illustrated as:



If the queue is to be implemented as a circular buffer, the get or put operation should be performed first, and then the address register should be checked and, if necessary, adjusted. The address register is adjusted by adding the buffer length (in bytes).

**INSTRUCTION SET SUMMARY**

The following paragraphs contain an overview of the form and structure of the 68000 instruction set. The instructions form a set of tools that include all the machine functions to perform the following operations:

- Data Movement
- Integer Arithmetic
- Logical
- Shift and Rotate
- Bit Manipulation
- Binary Coded Decimal
- Program Control
- System Control

The complete range of instruction capabilities combined with the flexible addressing modes described previously provide a very flexible base for program development.

**DATA MOVEMENT OPERATIONS**

The basic method of data acquisition (transfer and storage) is provided by the move (MOVE) instruction. The move instruction and the effective addressing modes allow both address and data manipulation. Data move instructions allow byte, word, and long word operands to be transferred from memory to memory, memory to register, register to memory, and register to memory, and register to register. Address move instructions allow word and long word operand transfers and ensure that only legal address manipulations are executed. In addition to the general move instruction there are several special data movement instructions: move multiple registers (MOVEM), move peripheral data (MOVEP), exchange registers (EXG), load effective address (LEA), push effective address (PEA),

link stack (LINK), unlink stack (UNLK), and move quick (MOVEQ). Table 5 is a summary of the data movement operations.

Table 5 Data Movement Operations

Instruction	Operand Size	Operation
EXG	32	Rx ↔ Ry
LEA	32	EA → An
LINK	—	(An → -(SP) SP → An; SP + d → SP
MOVE	8, 16, 32	(EA)s → EAd
MOVEM	16, 32	(EA) → An, Dn An, Dn → EA
MOVEP	16, 32	(EA) → Dn Dn → EA
MOVEQ	8	#xxx → Dn
PEA	32	EA → -(SP)
SWAP	32	Dn[31:16] ↔ Dn[15:0]
UNLK	—	(An → Sp; SP) + → An

(NOTES)

- s = source
- d = destination
- [ ] = bit numbers
- ( ) = indirect with predecrement
- ( ) + = indirect with postincrement
- # = immediate data

**INTEGER ARITHMETIC OPERATIONS**

The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP), clear (CLR), and negate (NEG). The add and subtract instructions are available for both address and data operations, with data operations accepting all operand sizes. Address operations are limited to legal address size operands (16 or 32 bits). Data, address, and memory compare operations are also available. The clear and negate instructions may be used on all sizes of data operands.

The multiply and divide operations are available for signed and unsigned operands using word multiply to produce a long word product, and a long word dividend with word divisor to produce a word quotient with a word remainder.

Multiprecision and mixed size arithmetic can be accomplished using a set of extended instructions. These instructions are: add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX).

A test operand (TST) instruction that will set the condition codes as a result of a compare of the operand with zero is also available. Test and set (TAS) is a synchronization instruction useful in multiprocessor systems. Table 6 is a summary of the integer arithmetic operations.



Table 6 Integer Arithmetic Operations

Instruction	Operand Size	Operation
ADD	8, 16, 32	$D_n + (EA) \rightarrow D_n$ $(EA) + D_n \rightarrow EA$
	16, 32	$(EA) + \#xxx \rightarrow EA$ $AN + (EA) \rightarrow AN$
ADDX	8, 16, 32	$D_x + D_y + X \rightarrow D_x$
	16, 32	$-(Ax) + -(Ay) + X \rightarrow (Ax)$
CLR	8, 16, 32	$(EA) \rightarrow MPU$ $0 \rightarrow EA$
CMP	8, 16, 32	$D_n - (EA)$ $(EA) - \#xxx$
	16, 32	$(Ax) + -(Ay) +$ $AN - (EA)$
DIVS	32 ÷ 16	$D_n \div (EA) \rightarrow D_n$
DIVU	32 ÷ 16	$D_n \div (EA) \rightarrow D_n$
EXT	8 → 16	$(D_n)_8 \rightarrow D_{n16}$
	16 → 32	$(D_n)_{16} \rightarrow D_{n32}$
MULS	16×16 → 32	$D_n \times (EA) \rightarrow D_n$
MULU	16×16 → 32	$D_n \times (EA) \rightarrow D_n$
NEG	8, 16, 32	$0 - (EA) \rightarrow EA$
NEGX	8, 16, 32	$0 - (EA) - X - EA$
SUB	8, 16, 32	$D_n - (EA) \rightarrow D_n$ $(EA) - D_n \rightarrow EA$
	16, 32	$(EA) - \#xxx \rightarrow EA$ $AN - (EA) \rightarrow AN$
SUBX	8, 16, 32	$D_x - D_y - X \rightarrow D_x$ $-(Ax) - -(Ay) - X \rightarrow (Ax)$
TAS	8	$(EA) - 0, 1 \rightarrow EA[7]$
TST	8, 16, 32	$(EA) - 0$

(NOTE) [ ] = bit number  
 - ( ) = indirect with predecrement  
 ( ) + = indirect with postincrement  
 # = immediate data

• LOGICAL OPERATIONS

Logical operation instructions AND, OR, EOR, and NOT are available for all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, and EORI) provide these logical operations with all sizes of immediate data. Table 7 is a summary of the logical operations.

Table 7 Logical Operations

Instruction	Operand Size	Operation
AND	8, 16, 32	$D_n \wedge (EA) \rightarrow D_n$
		$(EA) \wedge D_n \rightarrow EA$
		$(EA) \wedge \#xxx \rightarrow EA$
OR	8, 16, 32	$D_n \vee (EA) \rightarrow D_n$
		$(EA) \vee D_n \rightarrow EA$
		$(EA) \vee \#xxx \rightarrow EA$
EOR	8, 16, 32	$(EA) \oplus D_y \rightarrow EA$
		$(EA) \oplus \#xxx \rightarrow EA$
NOT	8, 16, 32	$\sim (EA) \rightarrow EA$

(NOTE) ~ = invert  
 ∨ = logical OR  
 # = immediate data  
 ∧ = logical AND  
 ⊕ = exclusive OR

• SHIFT AND ROTATE OPERATIONS

Shift operations in both directions are provided by the arithmetic instructions ASR and ASL and logical shift instructions LSR and LSL. The rotate instructions (with and without extend) available are ROXR, ROXL, ROR, and ROL. All

shift and rotate operations can be performed in either registers or memory. Register shifts and rotates support all operand sizes and allow a shift count specified in the instruction of one to eight bits, or 0 to 63 specified in a data register.

Memory shifts and rotates are for word operands only and allow only single-bit shifts or rotates. Table 8 is a summary of the shift and rotate operations.

Table 8 Shift and Rotate Operations

Instruction	Operand Size	Operation
ASL	8, 16, 32	
ASR	8, 16, 32	
LSL	8, 16, 32	
LSR	8, 16, 32	
ROL	8, 16, 32	
ROR	8, 16, 32	
ROXL	8, 16, 32	
ROXR	8, 16, 32	

• BIT MANIPULATION OPERATIONS

Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). Table 9 is a summary of the bit manipulation operations. (Bit 2 of the status register is Z.)

Table 9 Bit Manipulation Operations

Instruction	Operand Size	Operation
BTST	8, 32	$\sim$ bit of $(EA) \rightarrow Z$
BSET	8, 32	$(\sim$ bit of $(EA) \rightarrow Z;$ $1 \rightarrow$ bit of EA
BCLR	8, 32	$(\sim$ bit of $(EA) \rightarrow Z;$ $0 \rightarrow$ bit of EA
BCHG	8, 32	$(\sim$ bit of $(EA) \rightarrow Z;$ $\sim$ bit of $(EA) \rightarrow$ bit of EA

(Note) ~ = invert

• BINARY CODED DECIMAL OPERATIONS

Multiprecision arithmetic operations on binary coded decimal numbers are accomplished using the following instructions: add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 10 is a summary of the binary coded decimal operations.

Table 10 Binary Coded Decimal Operations

Instruction	Operand Size	Operation
ABCD	8	$D_{x10} + D_{y10} + X \rightarrow D_x$ $-(Ax)_{10} + -(Ay)_{10} + X \rightarrow (Ax)$
SBCD	8	$D_{x10} - D_{y10} - X \rightarrow D_x$ $-(Ax)_{10} - -(Ay)_{10} - X \rightarrow (Ax)$
NBCD	8	$0 - (EA)_{10} - X \rightarrow EA$

- ( ) = indirect with predecrement



## PROGRAM CONTROL OPERATIONS

Program control operations are accomplished using a series of conditional and unconditional branch instructions and return instructions. These instructions are summarized in Table 11.

The conditional instructions provide setting and branching for the following conditions:

- |                       |                  |
|-----------------------|------------------|
| CC — carry clear      | LS — low or same |
| CS — carry set        | LT — less than   |
| EQ — equal            | MI — minus       |
| F — never true        | NE — not equal   |
| GE — greater or equal | PL — plus        |
| GT — greater than     | T — always true  |
| HI — high             | VC — no overflow |
| LE — less or equal    | VS — overflow    |

Table 11 Program Control Operations

Instruction	Operation
<b>Conditional</b>	
BCC	Branch conditionally (14 conditions) 8- and 16-bit displacement
DBCC	Test condition, decrement, and branch 16-bit displacement
SCC	Set byte conditionally (16 conditions)
<b>Unconditional</b>	
BRA	Branch always 8- and 16-bit displacement
BSR	Branch to subroutine 8- and 16-bit displacement
JMP	Jump
JSR	Jump to subroutine
<b>Returns</b>	
RTR	Return and restore condition codes
RTS	Return from subroutine

## SYSTEM CONTROL OPERATIONS


System control operations are accomplished by using privileged instructions, trap generating instructions, and instructions that use or modify the status register. These instructions are summarized in Table 12.

Table 12 System Control Operations


Instruction	Operation
<b>Privileged</b>	
RESET	Reset external devices
RTE	Return from exception
STOP	Stop program execution
ORI to SR	Logical OR to status register
MOVE USP	Move user stack pointer
ANDI to SR	Logical AND to status register
EORI to SR	Logical EOR to status register
MOVE EA to SR	Load new status register
<b>Trap Generating</b>	
TRAP	Trap
TRAPV	Trap on overflow
CHK	Check register against bounds
<b>Status Register</b>	
ANDI to CCR	Logical AND to condition codes
EORI to CCR	Logical EOR to condition codes
MOVE EA to CCR	Load new condition codes
ORI to CCR	Logical OR to condition codes
MOVE SR to EA	Store status register

## BRANCH INSTRUCTION ADDRESSING


### BRANCH INSTRUCTION FORMAT




### RELATIVE, FORWARD REFERENCE, 8-BIT OFFSET



RELATIVE, BACKWARD REFERENCE 8-BIT OFFSET



RELATIVE, FORWARD REFERENCE, 16-BIT OFFSET



## SIGNAL AND BUS OPERATION DESCRIPTION

The following paragraphs contain a brief description of the input and output signals. A discussion of bus operation during the various machine cycles and operations is also given.

(NOTE) The terms **assertion** and **negation** will be used extensively. This is done to avoid confusion when dealing with a mixture of "active-low" and "active-high" signals. The term **assert** or **assertion** is used to indicate that a signal is active or true independent of whether that voltage is low or high. The term **negate** or **negation** is used to indicate that a signal is inactive or false.

## SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 14. The following paragraphs provide a brief description of the signals and also a reference (if applicable) to other paragraphs that contain more detail about the function being performed.




Figure 14 Input and Output Signals

### ADDRESS BUS (A<sub>1</sub> through A<sub>23</sub>)

This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A<sub>1</sub>, A<sub>2</sub>, and A<sub>3</sub> provide information about what level interrupt is being serviced while address lines A<sub>4</sub> through A<sub>23</sub> are all set to a logic high.

### DATA BUS (D<sub>0</sub> through D<sub>15</sub>)

This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, an external device supplies the vector number on data lines D<sub>0</sub> through D<sub>7</sub>.

### ASYNCHRONOUS BUS CONTROL

Asynchronous data transfer are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

#### Address Strobe ( $\overline{AS}$ )

This signal indicates that there is a valid address on the address bus.

#### Read/Write ( $R/\overline{W}$ )

This signal defines the data bus transfer as a read or write cycle. The  $R/\overline{W}$  signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

#### Upper and Lower Data Strokes ( $\overline{UDS}$ , $\overline{LDS}$ )

These signals control the data on the data bus, as shown in Table 13. When the  $R/\overline{W}$  line is high, the processor will read from the data bus as indicated. When the  $R/\overline{W}$  line is low, the processor will write to the data bus as shown.

Table 13 Data Strobe Control of Data Bus

$\overline{UDS}$	$\overline{LDS}$	$R/\overline{W}$	D <sub>8</sub> ~ D <sub>15</sub>	D <sub>0</sub> ~ D <sub>7</sub>
High	High	—	No valid data	No valid data
Low	Low	High	Valid data bits 8 ~ 15	Valid data bits 0 ~ 7
High	Low	High	No valid data	Valid data bits 0 ~ 7
Low	High	High	Valid data bits 8 ~ 15	No valid data
Low	Low	Low	Valid data bits 8 ~ 15	Valid data bits 0 ~ 7
High	Low	Low	Valid data bits 0 ~ 7*	Valid data bits 0 ~ 7
Low	High	Low	Valid data bits 8 ~ 15	Valid data bits 8 ~ 15*

\* These conditions are a result of current implementation and may not appear on future devices

#### Data Transfer Acknowledge ( $\overline{DTACK}$ )

This input indicates that the data transfer is completed. When the processor recognizes  $\overline{DTACK}$  during a read cycle, data is latched and the bus cycle terminated. When  $\overline{DTACK}$  is recognized during a write cycle, the bus cycle is terminated. (Refer to ASYNCHRONOUS VERSUS SYNCHRONOUS OPERATION)

#### BUS ARBITRATION CONTROL

These three signals form a bus arbitration circuit to determine which device will be the bus master device.

#### Bus Request ( $\overline{BR}$ )

This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

#### Bus Grant ( $\overline{BG}$ )

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

#### Bus Grant Acknowledge ( $\overline{BGACK}$ )

This input indicates that some other device has become the bus master. This signal cannot be asserted until the following conditions are met

- (1) A Bus Grant has been received
- (2) Address Strobe is inactive which indicates that the microprocessor is not using the bus
- (3) Data Transfer Acknowledge is inactive which indicates

- that neither memory nor peripherals are using the bus
- (4) Bus Grant Acknowledge is inactive which indicates that no other device is still claiming bus mastership.

**INTERRUPT CONTROL ( $\overline{IPL}_0, \overline{IPL}_1, \overline{IPL}_2$ )**

These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. Level seven can not be masked. The least significant bit is given in  $\overline{IPL}_0$  and the most significant bit is contained in  $\overline{IPL}_2$ . These lines must remain stable until the processor signals interrupt acknowledge ( $FC_0 \sim FC_2$  are all high) to insure that the interrupt is recognized.

**SYSTEM CONTROL**

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

**Bus Error ( $\overline{BERR}$ )**

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

- (1) Nonresponding devices
- (2) Interrupt vector number acquisition failure
- (3) Illegal access request as determined by a memory management unit
- (4) Other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or if the current bus cycle should be retried.

Refer to **BUS ERROR AND HALT OPERATION** paragraph for additional information about the interaction of the bus error and halt signals.

**Reset ( $\overline{RES}$ )**

This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external HALT and RESET signals applied at the same time. Refer to **RESET OPERATION** paragraph for additional information about reset operation.

**Halt ( $\overline{HALT}$ )**

When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state. Refer to **BUS ERROR AND HALT OPERATION** paragraph for additional information about the interaction between the halt and bus error signals.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

**HMCS6800 PERIPHERAL CONTROL**

These control signals are used to allow the interfacing of synchronous HD6800 peripheral devices with the asynchronous 68000. These signals are explained in the following paragraphs.

**Enable (E)**

This signal is the standard enable signal common to all HD6800 type peripheral devices. The period for this output is ten 68000 clock periods (six clocks low; four clocks high). Enable is generated by an internal ring counter which may come up in any state (i.e., at power on, it is impossible to guarantee phase relationship of E to CLK), E is a free-running clock and runs regardless of the state of the bus on the MPU.

**Valid Peripheral Address ( $\overline{VPA}$ )**

This input indicates that the device or region addressed is a HD6800 family device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to **INTERFACE WITH HD6800 PERIPHERALS. ALS.**

**Valid Memory Address ( $\overline{VMA}$ )**

This output is used to indicate to HD6800 peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (VPA) input which indicates that the peripheral is a HD6800 family device.

**PROCESSOR STATUS ( $FC_0, FC_1, FC_2$ )**

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 14. The information indicated by the function code outputs is valid whenever address strobe ( $\overline{AS}$ ) is active.

Table 14 Function Code Outputs

$FC_2$	$FC_1$	$FC_0$	Cycle Type
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Supervisor Data
High	High	Low	Supervisor Program
High	High	High	Interrupt Acknowledge

**CLOCK (CLK)**

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input should not be gated off at any time, and the clock signal must conform to minimum and maximum pulse width time.

**SIGNAL SUMMARY**

Table 15 is a summary of all the signals discussed in the previous paragraphs.

● **BUS OPERATION**

The following paragraphs explain control signal and bus operation during data transfer operations, bus arbitration, bus error and halt conditions, and reset operation.





Table 15 Signal Summary

Signal Name	Mnemonic	Input/Output	Active State	Three State	
				On $\overline{BGACK}$	On $\overline{HALT}$
Address Bus	$A_1 \sim A_{23}$	output	high	yes	yes
Data Bus	$D_0 \sim D_{15}$	input/output	high	yes	yes
Address Strobe	$\overline{AS}$	output	low	yes	no
Read/Write	$R/\overline{W}$	output	read-high write-low	yes	no
Upper and Lower Data Strobes	$\overline{UDS}, \overline{LDS}$	output	low	yes	no
Data Transfer Acknowledge	$\overline{DTACK}$	input	low	no	no
Bus Request	$\overline{BR}$	input	low	no	no
Bus Grant	$\overline{BG}$	output	low	no	no
Bus Grant Acknowledge	$\overline{BGACK}$	input	low	no	no
Interrupt Priority Level	$\overline{IPL}_0, \overline{IPL}_1, \overline{IPL}_2$	input	low	no	no
Bus Error	$\overline{BERR}$	input	low	no	no
Reset	$\overline{RES}$	input/output	low	no*	no*
Halt	$\overline{HALT}$	input/output	low	no*	no*
Enable	$\overline{E}$	output	high	no	no
Valid Memory Address	$\overline{VMA}$	output	low	yes	no
Valid Peripheral Address	$\overline{VPA}$	input	low	no	no
Function Code Output	$FC_0, FC_1, FC_2$	output	high	yes	no
Clock	$CLK$	input	high	no	no
Power Input	$V_{cc}$	input	—	—	—
Ground	$V_{ss}$	input	—	—	—

\* Open drain

**DATA TRANSFER OPERATIONS**

Transfer of data between devices involve the following leads:

- (1) Address Bus  $A_1$  through  $A_{23}$
- (2) Data Bus  $D_0$  through  $D_{15}$
- (3) Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and read-modify-write cycles. The indivisible read-modify-write cycle is the method used by the 68000 for interlocked multiprocessor communications.

**Read Cycle**

During a read cycle, the processor receives data from memory or a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or double word) operation, the processor reads both upper and lower bytes simultaneously by asserting both upper and lower data strobes. When the instruction specifies byte operation, the processor uses an internal  $A_0$  bit to determine which byte to read and then issues the data strobe required for that byte. For bytes operations, when the  $A_0$  bit equals zero, the upper data strobe is issued. When the  $A_0$  bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

A word read cycle flow chart is given in Figure 15. A byte

read cycle flow chart is given in Figure 16. Read cycle timing is given in Figure 17. Figure 18 details word and byte read cycle operations. Refer to these illustrations during the following detailed.

At state zero ( $S_0$ ) in the read cycle, the address bus ( $A_1$  through  $A_{23}$ ) is in the high impedance state. A function code is asserted on the function code output line ( $FC_0$  through  $FC_2$ ). The read/write ( $R/\overline{W}$ ) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe ( $\overline{AS}$ ) is asserted to indicate that there is a valid address on the address bus and the upper and lower data strobe ( $\overline{UDS}, \overline{LDS}$ ) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge ( $\overline{DTACK}$ ).

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address bus is held valid through state 7 to allow for static memory operation and signal skew.






Figure 15 Word Read Cycle Flow Chart




Figure 16 Byte Read Cycle Flow Chart




Figure 17 Read and Write Cycle Timing Diagram






Figure 18 Word and Byte Read Cycle Timing Diagram

The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the address or data strobes. Note that the data bus might not become free and data transfer acknowledge might not be removed until state 0 or 1.

When address strobe is negated, the slave device is released. Note that a slave device must remain selected as long as address strobe is asserted to ensure the correct functioning of the read-modify-write cycle.

**Write Cycle**

During a write cycle, the processor sends data to memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal A<sub>0</sub> bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the A<sub>0</sub> bit equals zero, the upper data strobe is issued. When the A<sub>0</sub> bit equals one, the lower data strobe is issued. A word write cycle flow chart is given in Figure 19. A byte write cycle flow chart is given in Figure 20. Write cycle timing is given in Figure 17. Figure 21 details word and byte write cycle operation. Refer to these illustrations during the following detailed discussion.

At state zero (S<sub>0</sub>) in the write cycle, the address bus (A<sub>1</sub> through A<sub>23</sub>) is in the high impedance state. A function code is asserted on the function code output line (FC<sub>0</sub> through FC<sub>2</sub>).

(NOTE) The read/write (R/W) signal remains high until state 2 to prevent bus conflicts with preceding read cycles. The data bus is not driven until state 3.

One half clock later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. During state 2, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 3.

In state 4, the data strobes are asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobes to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored the data.

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address and data buses are held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data transfer acknowledge within one clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 7 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated, the slave device is released.




Figure 19 Word Write Cycle Flow Chart




Figure 20 Byte Write Cycle Flow Chart




Figure 21 Word and Byte Write Cycle Timing Diagram



**Read-Modify-Write Cycle**

The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the 68000 this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the read-modify-write cycle and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations. A read-modify-write cycle flow chart is given in Figure 22 and a timing diagram is given in Figure 23. Refer to these illustrations during the following detailed discussions.

At state zero (S0) in the read-modify-write cycle, the address bus (A<sub>1</sub> through A<sub>23</sub>) is in the high impedance state. A function code is asserted on the function code output line (FC<sub>0</sub> through FC<sub>2</sub>). The read/write (R/ $\bar{W}$ ) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus and the upper or lower data strobe (UDS, LDS) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge (DTACK).

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, the upper or lower data strobe is negated. The address bus, address strobe, read/write signal, and function code outputs remain as they were in preparation for the write portion of the cycle. The slave device keeps its data asserted until it detects the negation of the upper or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the data strobes. Internal modification of data may occur from state 8 to state 11.

(NOTE) The read/write signal remains high until state 14 to prevent bus conflicts with the preceding read portion of the cycle and the data bus is not asserted by the processor until state 15.

In state 14, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 15.

In state 16, the data strobe is asserted as required to indicate

that the data bus is stable. The selected device uses the read/write signal and the data strobe to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored its data.

Data transfer acknowledge must be present at the processor at the start of state 17 or the processor will substitute wait states for states 17 and 18. State 17 starts the synchronization of the returning data transfer acknowledge for the write portion of the cycle. The bus interface circuitry issues requests for subsequent internal cycles during state 18.

During state 19, address strobe and the upper or lower data strobe is negated. The address and data buses are held valid through state 19 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 19 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper or lower data strobe. The slave device must remove its data transfer acknowledge within once clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 19 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated the slave device is released.

**BUS ARBITRATION**

Bus arbitration is a technique used by master-type devices to request, be granted, and acknowledge bus mastership. In its simplest form, it consists of:

- (1) Asserting a bus mastership request.
- (2) Receiving a grant that the bus is available at the end of the current cycle.
- (3) Acknowledging that mastership has been assumed.

Figure 24 is a flow chart showing the detail involved in a request from a single device. Figure 25 is a timing diagram for the same operations. This technique allows processing of bus requests during data transfer cycles.

The timing diagram shows that the bus request is negated at the time that an acknowledge is asserted. This type of operation would be true for a system consisting of the processor and one device capable of bus mastership. In systems having a number of devices capable of bus mastership, the bus request line from each device is wire ORed to the processor. In this system, it is easy to see that there could be more than one bus request being made. The timing diagram shows that the bus grant signal is negated a few clock cycles after the transition of the acknowledge (BGACK) signal.

However, if the bus requests are still pending, the processor will assert another bus grant within a few clock cycles after it was negated. This additional assertion of bus grant allows external arbitration circuitry to select the next bus master before the current bus master has completed its requirements. The following paragraphs provide additional information about the three steps in the arbitration process.






Figure 22 Read-Modify-Write Cycle Flow Chart




Figure 23 Read-Modify-Write Cycle Timing Diagram






Figure 24 Bus Arbitration Cycle Flow Chart

**Requesting the Bus**

External devices capable of becoming bus masters request the bus by asserting the bus request ( $\overline{BR}$ ) signal. This is a wire ORed signal (although it need not be constructed from open collector devices) that indicates to the processor that some external device requires control of the external bus. The processor is effectively at a lower bus priority level than the external device and will relinquish the bus after it has completed the last bus cycle it has started.

When no acknowledge is received before the bus request signal goes inactive, the processor will continue processing when it detects that the bus request is inactive. This allows ordinary processing to continue if the arbitration circuitry responded to noise inadvertently.

**Receiving the Bus Grant**

The processor asserts bus grant ( $\overline{BG}$ ) as soon as possible. Normally this is immediately after internal synchronization. The only exception to this occurs when the processor has made an internal decision to execute the next bus cycle but has not progressed far enough into the cycle to have asserted the address strobe ( $\overline{AS}$ ) signal. In this case, bus grant will not be asserted until one clock after address strobe is asserted to indicate to external devices that a bus cycle is being executed.

The bus grant signal may be routed through a daisy-chained network or through a specific priority-encoded network. The processor is not affected by the external method of arbitration as long as the protocol is obeyed.

**Acknowledgement of Mastership**

Upon receiving a bus grant, the requesting device waits until address strobe, data transfer acknowledge, and bus grant acknowledge are negated before issuing its own  $\overline{BGACK}$ . The negation of the address strobe indicates that the previous master has completed its cycle, the negation of bus grant acknowledge indicates that the previous master has released the bus. (While address strobe is asserted no device is allowed to "break into" a cycle.) The negation of data transfer acknowledge indicates the previous slave has terminated its connection to the previous master. Note that in some applications data




Figure 25 Bus Arbitration Cycle Timing Diagram



transfer acknowledge might not enter into this function. General purpose devices would then be connected such that they were only dependent on address strobe. When bus grant acknowledge is issued the device is bus master until it negates bus grant acknowledge. Bus grant acknowledge should not be negated until after the bus cycle(s) is (are) completed. Bus mastership is terminated at the negation of bus grant acknowledge.

The bus request from the granted device should be dropped after bus grant acknowledge is asserted. If a bus request is still pending, another bus grant will be asserted within a few clocks of the negation of bus grant. Refer to Bus Arbitration Control section. Note that the processor does not perform any external bus cycles before it re-asserts bus grant.

**BUS ARBITRATION CONTROL**

The bus arbitration control unit in the 68000 is implemented with a finite state machine. A state diagram of this machine is shown in Figure 26. All asynchronous signals to the 68000 are synchronized before being used internally. This synchronization is accomplished in a maximum of one cycle of the system clock, assuming that the asynchronous input setup time (#47) has


been met (see Figure 27). The input signal is sampled on the falling edge of the clock and is valid internally after the next falling edge.

As shown in Figure 26, input signals labeled R and A are internally synchronized on the bus request and bus grant acknowledge pins respectively. The bus grant output is labeled G and the internal three-state control signal T. If T is true, the address, data, function code line, and control buses are placed in a high-impedance state when AS is negated. All signals are shown in positive logic (active high) regardless of their true active voltage level.

State changes (valid outputs) occur on the next rising edge after the internal signal is valid.

A timing diagram of the bus arbitration sequence during a processor bus cycle is shown in Figure 28. The bus arbitration sequence while the bus is inactive (i.e., executing internal operations such as a multiply instruction) is shown in Figure 29.

If a bus request is made at a time when the MPU has already begun a bus cycle but AS has not been asserted (bus state S0), BG will not be asserted on the next rising edge. Instead, BG will be delayed until the second rising edge following its internal assertion. This sequence is shown in Figure 30.



- R = Bus Request Internal
- A = Bus Grant Acknowledge Internal
- G = Bus Grant
- T = Three-State Control to Bus Control Logic\*
- X = Don't Care

\* State machine will not change state if bus is in S0. Refer to BUS ARBITRATION CONTROL for additional information.  
 \*\* The address bus will be placed in the high impedance state if T is asserted and AS is negated.

Figure 26 State Diagram of 68000 Bus Arbitration Unit




Figure 27 Timing Relationship of External Asynchronous Inputs to Internal Signals






Figure 28 Bus Arbitration During Processor Bus Cycle




Figure 29 Bus Arbitration with Bus Inactive






Figure 30 Bus Arbitration During Processor Bus Cycle Special Case

**BUS ERROR AND HALT OPERATION**

In a bus architecture that requires a handshake from an external device, the possibility exists that the handshake might not occur. Since different systems will require a different maximum response time, a bus error input is provided. External circuitry must be used to determine the duration between address strobe and data transfer acknowledge before issuing a bus error signal. When a bus error signal is received, the processor has two options: initiate a bus error exception sequence or try running the bus cycle again.

**Exception Sequence**

When the bus error signal is asserted, the current bus cycle is terminated. If  $\overline{BERR}$  is asserted before the falling edge of S2,  $\overline{AS}$  will be negated in S7 in either a read or write cycle. As long as  $\overline{BERR}$  remains asserted, the data and address buses will be in the high-impedance state. When  $\overline{BERR}$  is negated, the processor will begin stacking for exception processing. Figure 31 is a timing diagram for the exception sequence. The sequence is composed of the following elements.

- (1) Stacking the program counter and status register
- (2) Stacking the error information
- (3) Reading the bus error vector table entry
- (4) Executing the bus error handler routine

The stacking of the program counter and the status register is the same as if an interrupt had occurred. Several additional

items are stacked when a bus error occurs. These items are used to determine the nature of the error and correct it, if possible. The bus error vector is vector number two located at address \$000008. The processor loads the new program counter from this location. A software bus error handler routine is then executed by the processor. Refer to **EXCEPTION PROCESSING** for additional information.

**Re-Running the Bus Cycle**

When, during a bus cycle, the processor receives a bus error signal and the halt pin is being driven by an external device, the processor enters the re-run sequence. Figure 32 is a timing diagram for re-running the bus cycle.

The processor terminates the bus cycle, then puts the address and data output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed at least one clock cycle before the halt signal is removed.

(NOTE) The processor will not re-run a read-modify-write cycle. This restriction is made to guarantee that the entire cycle runs correctly and that the write operation of a Test-and-Set operation is performed without ever releasing  $\overline{AS}$ . If  $\overline{BERR}$  and  $\overline{HALT}$  are asserted during a read-modify-write bus cycle, a bus error operation results.

4






Figure 31 Bus Error Timing Diagram




Figure 32 Re-Run Bus Cycle Timing Information

**Halt Operation with No Bus Error**

The halt input signal to the 68000 perform a Halt/Run/Single-Step function in a similar fashion to the HD6800 halt function. The halt and run modes are somewhat self explanatory in that when the halt signal is constantly active the processor "halts" (does nothing) and when the halt signal is constantly inactive the processor "runs" (does something).

The single-step mode is derived from correctly timed transitions on the halt signal input. It forces the processor to execute a single bus cycle by entering the "run" mode until the processor starts a bus cycle then changing to the "halt" mode. Thus, the single-step mode allows the user to proceed through (and therefore debug) processor operations one bus cycle at a time.

Figure 33 details the timing required for correct single-step operations and Figure 34 shows a simple circuit for providing the single-step function. Some care must be exercised to avoid harmful interactions between the bus error signal and the halt

pin when using the single cycle mode as a debugging tool. This is also true of interactions between the halt and reset lines since these can reset the machine.

When the processor completes a bus cycle after recognizing that the halt signal is active, most three-state signals are put in the high-impedance state. These include:

- (1) Address lines
- (2) Data lines

This is required for correct performance of the re-run bus cycle operation.

While the processor is honoring the halt request, bus arbitration performs as usual. That is, halting has no effect on bus arbitration. It is the bus arbitration function that removes the control signals from the bus.

The halt function and the hardware trace capability allow the hardware debugger to trace single bus cycles or single instructions at a time. These processor capabilities, along with a software debugging package, give total debugging flexibility.






Figure 33 Halt Signal Timing Characteristics




Figure 34 Simplified Single-Step Circuit

**Double Bus Faults**

When a bus error exception occurs, the processor will attempt to stack several words containing information about the state of the machine. If a bus error exception occurs during the stacking operation, there have been two bus errors in a row. This is commonly referred to as a double bus fault. When a double bus fault occurs, the processor will halt. Once a bus error exception has occurred, any bus error exception occurring before the execution of the next instruction constitutes a double bus fault.

Note that a bus cycle which is re-run does not constitute a bus error exception, and does not contribute to a double bus

fault. Note also that this means that as long as the external hardware requests it, the processor will continue to re-run the same bus cycle.

The bus error pin also has an effect on processor operation after the processor receives an external reset input. The processor reads the vector table after a reset to determine the address to start program execution. If a bus error occurs while reading the vector table (or at any time before the first instruction is executed), the processor reacts as if a double bus fault has occurred and it halts. Only an external reset will start a halted processor.

**RESET OPERATION**

The reset signal is a bidirectional signal that allows either the processor or an external signal to reset the system. Figure 35 is a timing diagram for the reset operations. Both the halt and reset lines must be asserted to ensure total reset of the processor.

When the reset and halt lines are driven by an external device, it is recognized as an entire system reset, including the processor. The processor responds by reading the reset vector table entry (vector number zero, address \$000000) and loads it into the supervisor stack pointer (SSP). Vector table entry number one at address \$000004 is read next and loaded into the program counter. The processor initializes the status register to an interrupt level of seven. No other

registers are affected by the reset sequence.

When a RESET instruction is executed, the processor drives the reset pin for 124 clock periods. In this case, the processor is trying to reset the rest of the system. Therefore, there is no effect on the internal state of the processor. All of the processor's internal registers and the status register are unaffected by the execution of a RESET instruction. All external devices connected to the reset line should be reset at the completion of the RESET instruction.

Asserting the Reset and Halt pins for 10 clock cycles will cause a processor reset, except when V<sub>CC</sub> is initially applied to the processor. In this case, an external reset must be applied for 100 milliseconds.




Figure 35 Reset Operation Timing Diagram

**THE RELATIONSHIP OF DTACK, BERR, AND HALT**

In order to properly control termination of a bus cycle for a re-run or a bus error condition, DTACK, BERR, and HALT should be asserted and negated on the rising edge of the 68000 clock. This will assure that when two signals are asserted simultaneously, the required setup time (#47) for both of them will be met during the same bus state.

This, or some equivalent precaution, should be designed external to the 68000. Parameter #48 is intended to ensure this operation in a totally asynchronous system, and may be ignored if the above conditions are met.

The preferred bus cycle terminations may be summarized as follows (case numbers refer to Table 16):

- Normal Termination:** DTACK occurs first (case 1).
- Halt Termination:** HALT is asserted at the same time or before DTACK and BERR remains negated (cases 2 and 3).
- Bus Error Termination:** BERR is asserted in lieu of, at the same time, or before DTACK (case 4); BERR is negated at the same time or after DTACK.
- Re-Run Termination:** HALT and BERR are asserted in lieu of, at the same time, or before DTACK

(cases 6 and 7); HALT must be held at least one cycle after BERR. Case 5 indicates BERR may precede HALT which allows fully asynchronous assertion.

Table 16 details the resulting bus cycle termination under various combinations of control signal sequences. The negation of these same control signals under several conditions is shown in Table 17 (DTACK is assumed to be negated normally in all cases; for best results, both DTACK and BERR should be negated when address strobe is negated.)

**Example A:** A system uses a watch-dog timer to terminate accesses to un-populated address space. The timer asserts DTACK and BERR simultaneously after time-out. (case 4)

**Example B:** A system uses error detection on RAM contents. Designer may (a) delay DTACK until data verified, and return BERR and HALT simultaneously to re-run error cycle (case 6), or if valid, return DTACK; (b) delay DTACK until data verified, and return BERR at same time as DTACK if data in error (case 4); (c) return DTACK prior to data verification, as described in previous section. If data invalid, BERR is asserted (case 1) in next cycle. Error-handling software must know how to recover error cycle.

Table 16  $\overline{DTACK}$ ,  $\overline{BERR}$ ,  $\overline{HALT}$  Assertion Results

Case No.	Control Signal	Asserted on Rising Edge of State		Result
		N	N + 2	
1	$\overline{DTACK}$	A	S	Normal cycle terminate and continue.
	$\overline{BERR}$	NA	X	
	$\overline{HALT}$	NA	X	
2	$\overline{DTACK}$	A	S	Normal cycle terminate and halt. Continue when $\overline{HALT}$ removed.
	$\overline{BERR}$	NA	X	
	$\overline{HALT}$	A	S	
3	$\overline{DTACK}$	NA	A	Normal cycle terminate and halt. Continue when $\overline{HALT}$ removed.
	$\overline{BERR}$	NA	NA	
	$\overline{HALT}$	A	S	
4	$\overline{DTACK}$	X	X	Terminate and take bus error trap.
	$\overline{BERR}$	A	S	
	$\overline{HALT}$	NA	NA	
5	$\overline{DTACK}$	NA	X	Terminate and re-run.
	$\overline{BERR}$	A	S	
	$\overline{HALT}$	NA	A	
6	$\overline{DTACK}$	X	X	Terminate and re-run when $\overline{HALT}$ removed.
	$\overline{BERR}$	A	S	
	$\overline{HALT}$	A	S	
7	$\overline{DTACK}$	NA	X	Terminate and re-run when $\overline{HALT}$ removed.
	$\overline{BERR}$	NA	A	
	$\overline{HALT}$	A	S	

gend.

- N - The number of the current even bus state (e.g., S4, S6, etc.)
- A - Signal is asserted in this bus state
- NA - Signal is not asserted in this state
- X - Don't care
- S - Signal was asserted in previous state and remains asserted in this state

Table 17  $\overline{BERR}$  and  $\overline{HALT}$  Negation Results

Conditions of Termination in Table A	Control Signal	Negated on Rising Edge of State		Results - Next Cycle
		N	N + 2	
Bus Error	$\overline{BERR}$ $\overline{HALT}$	● or ●	●	Takes bus error trap.
Re-run	$\overline{BERR}$ $\overline{HALT}$	● or ●	●	Illegal sequence; usually traps to vector number 0.
Re-run	$\overline{BERR}$ $\overline{HALT}$	●	●	Re-runs the bus cycle.
Normal	$\overline{BERR}$ $\overline{HALT}$	● or ●	●	May lengthen next cycle.
Normal	$\overline{BERR}$ $\overline{HALT}$	● or none	●	If next cycle is started it will be terminated as a bus error.

**ASYNCHRONOUS VERSUS SYNCHRONOUS OPERATION**

**Asynchronous Operation**

To achieve clock frequency independence at a system level, the 68000 can be used in an asynchronous manner. This entails using only the bus handshake lines ( $\overline{AS}$ ,  $\overline{UDS}$ ,  $\overline{LDS}$ ,  $\overline{DTACK}$ ,  $\overline{BERR}$ ,  $\overline{HALT}$ , and  $\overline{VPA}$ ) to control the data transfer. Using this method,  $\overline{AS}$  signals the start of a bus cycle and the data strobes are used as a condition for valid data on a write cycle. The slave device (memory or peripheral) then responds by placing the requested data on the data bus for a read cycle or latching data on a write cycle and asserting the data transfer acknowledge signal ( $\overline{DTACK}$ ) to terminate the bus cycle. If no slave responds or the access is invalid, external control logic

asserts the  $\overline{BERR}$ , or  $\overline{BERR}$  and  $\overline{HALT}$ , signal to abort or re-run the bus cycle.

The  $\overline{DTACK}$  signal is allowed to be asserted before the data from a slave device is valid on a read cycle. The length of time that  $\overline{DTACK}$  may precede data is given as parameter #31 and it must be met in any asynchronous system to insure that valid data is latched into the processor. Notice that there is no maximum time specified from the assertion of  $\overline{AS}$  to the assertion of  $\overline{DTACK}$ . This is because the MPU will insert wait cycles of one clock period each until  $\overline{DTACK}$  is recognized.

The  $\overline{BERR}$  signal is allowed to be asserted after the  $\overline{DTACK}$  signal is asserted.  $\overline{BERR}$  must be asserted within the time given as parameter #48 after  $\overline{DTACK}$  is asserted in any asynchronous



system to insure proper operation. If this maximum delay time is violated, the processor may exhibit erratic behavior.

## Synchronous Operation

To allow for those systems which use the system clock as a signal to generate **DTACK** and other asynchronous inputs, the asynchronous input setup time is given as parameter #47. If this setup is met on an input, such as **DTACK**, the processor is guaranteed to recognize that signal on the next falling edge of the system clock. However, the converse is not true — if the input signal does not meet the setup time it is not guaranteed not to be recognized. In addition, if **DTACK** is recognized on a falling edge, valid data will be latched into the processor (on a read cycle) on the next falling edge provided that the data meets the setup time given as parameter #27. Given this, parameter #31 may be ignored. Note that if **DTACK** is asserted, with the required setup time, before the falling edge of **S4**, no wait status will be incurred and the bus cycle will run at its maximum speed of four clock periods.

In order to assure proper operation in a synchronous system when **BERR** is asserted after **DTACK**, **BERR** must meet the setup time parameter #27A prior to the falling edge of the clock one clock cycle after **DTACK** was recognized. This setup time is critical to proper operation, and the HD68000 may exhibit erratic behavior if it is violated.

### (NOTE)

During an active bus cycle, **VPA** and **BERR** are sampled on every falling edge of the clock starting with **S0**. **DTACK** is sampled on every falling edge of the clock starting with **S4** and data is latched on the falling edge of **S6** during a read. The bus cycle will then be terminated in **S7** except when **BERR** is asserted in the absence of **DTACK**, in which case it will terminate one clock cycle later in **S9**.

## ■ PROCESSING STATES

This section describes the actions the 68000 which are outside the normal processing associated with the execution of instructions. The functions of the bits in the supervisor portion of the status register are covered: the supervisor/user bit, the trace enable bit, and the processor interrupt priority mask. Finally, the sequence of memory references and actions taken by the processor on exception conditions is detailed.

The 68000 is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution, the memory references are to fetch instructions and operands, and to store results. A special case of the normal state is the stopped state which the processor enters when a **STOP** instruction is executed. In this state, no further memory references are made.

The exception processing state is associated with interrupts, trap instructions, tracing and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor

assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

## PROCESSING STATES

NORMAL	INSTRUCTION EXECUTION (INCLUDING STOP)
EXCEPTION	INTERRUPTS TRAPS TRACING ETC.
HALTED	HARDWARE HALT DOUBLE BUS FAULT

## ● PRIVILEGE STATES

The processor operates in one of two states of privilege the “user” state or the “supervisor” state. The privilege state determines which operations are legal, are used to choose between the supervisor stack pointer and the user stack pointer in instruction references, and may be used by an external memory management device to control and translate accesses.

The privileges state is a mechanism for providing security in a computer system. Programs should access only their own code and data areas, and ought to be restricted from accessing information which they do not need and must not modify.

The privilege mechanism provides security by allowing most programs to execute in user state. In this state, the accesses are controlled, and the effects on other parts of the system are limited. The operating system executes in the supervisor state, has access to all resources, and performs the overhead tasks for the user state programs.

## SUPERVISOR STATE

The supervisor state is the higher state of privilege. For instruction execution, the supervisor state is determined by the **S**-bit of the status register, if the **S**-bit is asserted (high), the processor is in the supervisor state. All instructions can be executed in the supervisor state. The bus cycles generated by instructions executed in the supervisor state are classified as supervisor references. While the processor is in the supervisor privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the supervisor stack pointer.

All exception processing is done in the supervisor state, regardless of the setting of the **S**-bit. The bus cycles generated during exception processing are classified as supervisor references. All stacking operations during exception processing use the supervisor stack pointer.

## USER STATE

The user state is the lower state of privilege. For instruction execution, the user state is determined by the **S**-bit of the status register; if the **S**-bit is negated (low), the processor is executing instructions in the user state.

Most instructions execute the same in user state as in the supervisor state. However, some instructions which have important system effects are made privileged. User programs are not permitted to execute the **STOP** instruction, or the




RESET instruction. To ensure that a user program cannot enter the supervisor state except in a controlled manner, the instructions which modify the whole status register are privileged. To aid in debugging programs which are to be used as operating systems, the move to user stack pointer (MOVE to USP) and move from user stack pointer (MOVE from USP) instructions are also privileged.

The bus cycles generated by an instruction executed in user state are classified as user state references. This allows an external memory management device to translate the address and to control access to protected portions of the address space. While the processor is in the user privilege state, those instructions which use either the system stack pointer implicitly, or address register seven explicitly, access the use stack pointer.

**PRIVILEGE STATE CHANGES**

Once the processor is in the user state and executing instructions, only exception processing can change the privilege state. During exception processing, the current setting of the S-bit of the status register is saved and the S-bit is asserted, putting the processing in the supervisor state. Therefore, when instruction execution resumes at the address specified to process the exception, the processor is in the supervisor privilege state.



**REFERENCE CLASSIFICATION**

When the processor makes a reference, it classifies the kind of reference being made, using the encoding on the three function code output lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 18 lists the classification of references.

Table 18 Reference Classification

Function Code Output			Reference Class
FC <sub>2</sub>	FC <sub>1</sub>	FC <sub>0</sub>	
0	0	0	(Unassigned)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned)
1	0	0	(Unassigned)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

**EXCEPTION PROCESSING**

Before discussing the details of interrupts, traps, and tracing, a general description of exception processing is in order. The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary copy of the status register is made, and the status register is set for exception processing. In the second step the exception vector is determined, and the third step is the saving of the current processor context. In the fourth step a new context is obtained, and the processor switches to instruction processing.

**EXCEPTION VECTORS**

Exception vectors are memory locations from which the processor fetches the address of a routine which will handle that exception. All exception vectors are two words in length (Figure 36), except for the reset vector, which is four words. All exception vectors lie in the supervisor data space, except for the reset vector which is in the supervisor program space. A vector number is an eight-bit number which, when multiplied by four, gives the address of an exception vector. Vector numbers are generated internally or externally depending on the cause of the exception. In the case of interrupts, during the interrupt acknowledge bus cycle, a peripheral provides an 8-bit vector number (Figure 37) to the processor on data bus lines D<sub>0</sub> through D<sub>7</sub>. The processor translates the vector number into a full 24-bit address, as shown in Figure 38. The memory layout for exception vectors is given in Table 19.

As shown in Table 19, the memory layout is 512 words long (1024 bytes). It starts at address 0 and proceeds through address 1023. This provides 255 unique vectors; some of these are reserved for TRAPS and other system functions. Of the 255, there are 192 reserved for user interrupt vectors. However, there is no protection on the first 64 entries, so user interrupt vectors may overlap at the discretion of the systems designer.

**KINDS OF EXCEPTIONS**

Exceptions can be generated by either internal or external causes. The externally generated exceptions are the interrupts and the bus error and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset inputs are used for access control and processor restart. The internally generated exceptions come from instructions, or from address error or tracing. The trap (TRAP), trap on overflow (TRAPV), check register against bounds (CHK) and divide (DIV) instructions all can generate exceptions as part of their instruction execution. In addition, illegal instructions, word fetches from odd addresses and privilege violations cause exceptions. Tracing behaves like a very high priority, internally generated interrupt after each instruction execution.

**EXCEPTION PROCESSING SEQUENCE**

Exception processing occurs in four identifiable steps. In the first step, an internal copy is made of the status register. After the copy is made, the S-bit is asserted, putting the processor into the supervisor privilege state. Also, the T-bit is negated which will allow the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor fetch, classified as an interrupt acknowledge. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector.









Figure 36 Exception Vector Format



Where  
 v7 is the MSB of the Vector Number  
 v0 is the LSB of the Vector Number

Figure 37 Peripheral Vector Number Format




Figure 38 Address Translated From 8-Bit Vector Number

Table 19 Exception Vector Assignment

Vector Number(s)	Address			Assignment
	Dec	Hex	Space	
0	0	000	SP	Reset Initial SSP
—	4	004	SP	Reset Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, reserved)
13*	52	034	SD	(Unassigned, reserved)
14*	56	038	SD	(Unassigned, reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16 ~ 23*	64	040	SD	(Unassigned, reserved)
	95	05F		
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32 ~ 47	128	080	SD	TRAP Instruction Vectors
	191	0BF		
48 ~ 63*	192	0C0	SD	(Unassigned, reserved)
	255	0FF		
64 ~ 255	256	100	SD	User Interrupt Vectors
	1023	3FF		

SP Supervisor program, SD Supervisor data

\* Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Hitachi. No user peripheral devices should be assigned these numbers.



The third step is to save the current processor status, except for the reset exception. The current program counter value and the saved copy of the status register are stacked using the supervisor stack pointer as shown in Figure 39. The program counter value stacked usually points to the next un-executed instruction, however for bus error and address error, the value stacked for the program counter is unpredictable, and may be incremented from the address of the instruction which

caused the error. Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. Then instruction at the address given in the exception vector is fetched, and normal instruction decoding and execution is started.




Figure 39 Exception Stack Order (Group 1, 2)




Figure 40 Exception Processing Sequence (Not Reset)



4

**MULTIPLE EXCEPTIONS**

These paragraphs describe the processing which occurs when multiple exceptions arise simultaneously. Exceptions can be grouped according to their occurrence and priority. The Group 0 exceptions are reset, bus error, and address error. These exceptions cause the instruction currently being executed to be aborted, and the exception processing to commence within two clock cycles. The Group 1 exceptions are trace and interrupt, as well as the privilege violations and illegal instructions. These exceptions allow the current instruction to execute to completion, but preempt the execution of the next instruction by forcing exception processing to occur (privilege violations and illegal instructions are detected when they are the next instruction to be executed). The Group 2 exceptions occur as part of the normal processing of instructions. The TRAP, TRAPV, CHK, and zero divide exceptions are in this group. For these exceptions, the normal execution of an instruction may lead to exception processing

Group 0 exceptions have highest priority, while Group 2 exceptions have lowest priority. Within Group 0, reset has highest priority, followed by address error and then bus error. Within Group 1, trace has priority over external interrupts, which in turn takes priority over illegal instruction and privilege violation. Since only one instruction can be executed at a time, there is no priority relation within Group 2.

The priority relation between two exceptions determines which is taken, or taken first, if the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP instruction, the bus error takes precedence, and the TRAP instruction processing is aborted. In another example, if an interrupt request occurs during the execution of an instruction while the T-bit is asserted, the trace exception has priority, and is processed first. Before instruction processing resumes, however, the interrupt exception is also processed, and instruction processing commences finally in the interrupt handler routine. A summary of exception grouping and priority is given in Table 20.

Table 20 Exception Grouping and Priority

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception processing begins within two clock cycles.
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV CHK, Zero Divide	Exception processing is started by normal instruction execution

**RECOGNITION TIMES OF EXCEPTIONS, HALT, AND BUS ARBITRATION**

- END OF A CLOCK CYCLE
  - RESET
- END OF A BUS CYCLE
  - ADDRESS ERROR
  - BUS ERROR
  - HALT
  - BUS ARBITRATION
- END OF AN INSTRUCTION CYCLE
  - TRACE EXCEPTION
  - INTERRUPT EXCEPTIONS
  - ILLEGAL INSTRUCTION
  - UNIMPLEMENTED INSTRUCTION
  - PRIVILEGE VIOLATION
- WITHIN AN INSTRUCTION CYCLE
  - TRAP, TRAPV
  - CHK
  - ZERO DIVIDE

**● EXCEPTION PROCESSING DETAILED DISCUSSION**

Exceptions have a number of sources, and each exception has processing which is peculiar to it. The following paragraphs detail the sources of exceptions, how each arises, and how each is processed.

**RESET**

The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation, and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The processor interrupt priority mask is set at level seven. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer, and the address in the last two words of the reset exception vector is fetched as the initial program counter. Finally, instruction execution is started at the address in the program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to reset external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.






Figure 41 Reset Exception Processing

**INTERRUPTS**

Seven levels of interrupt priorities are provided. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels are numbered from one to seven, with level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority, and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing,

but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed. (The recognition of level seven is slightly different, as explained in a following paragraph.)

If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. First a copy of the status register is saved, and the privilege state is set to supervisor, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of




the interrupt being acknowledged on the address bus. If external logic requests an automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number. If external logic indicates a bus error, the interrupt is taken to be spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the program counter and status register on the supervisor stack. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter, and normal instruction execution commences in the interrupt handling routine. A flow chart for the interrupt acknowledge sequence is given in Figure 42, a timing diagram is given in Figure 43, and the interrupt exception timing sequence is shown in Figure 44.

Table 21 Internal Interrupt Level


Level	I2	I1	I0	Interrupt
7	1	1	1	Non-Maskable Interrupt
6	1	1	0	
5	1	0	1	Maskable Interrupt
4	1	0	0	
3	0	1	1	
2	0	1	0	
1	0	0	1	
0	0	0	0	No Interrupt

(NOTE) The internal interrupt mask level (I2, I1, I0) are inverted to the logic level applied to the pins (IPL<sub>2</sub>, IPL<sub>1</sub>, IPL<sub>0</sub>)



\* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines D<sub>8</sub> through D<sub>15</sub> at this time.


Figure 42 Interrupt Acknowledge Sequence Flow Chart



\* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines D<sub>8</sub> through D<sub>15</sub> at this time.

Figure 43 Interrupt Acknowledge Sequence Timing Diagram





Note: SSP refers to the value of the supervisor stack pointer before the interrupt occurs.

Figure 44 Interrupt Exception Timing Sequence

Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a "non-maskable interrupt" capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

**UNINITIALIZED INTERRUPT**

An interrupting device asserts  $\overline{VPA}$  or provides an interrupt vector during an interrupt acknowledge cycle to the 68000. If the vector register has not been initialized, the responding HD68000 Family peripheral will provide vector 15, the uninitialized interrupt vector. This provides a uniform way to recover from a programming error.

**SPURIOUS INTERRUPT**

If during the interrupt acknowledge cycle no device responds by asserting  $\overline{DTACK}$  or  $\overline{VPA}$ , the bus error line should be asserted to terminate the vector acquisition. The processor separates the processing of this error from bus error by fetching the spurious interrupt vector instead of the bus error vector. The processor then proceeds with the usual exception processing.

**INSTRUCTION TRAPS**

Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction execution, or from use of instructions whose normal behavior is trapping.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception, and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.


The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

**ILLEGAL AND UNIMPLEMENTED INSTRUCTIONS**

Illegal instruction is the term used to refer to any of the word bit patterns which are not the bit pattern of the first word of a legal instruction. During instruction execution, if such an instruction is fetched, an illegal instruction exception occurs.

Word patterns with bits 15 through 12 equaling 1010 or 1111 are distinguished as unimplemented instructions and separate exception vectors are given to these patterns to permit efficient emulation. This facility allows the operating system to detect program errors, or to emulate unimplemented instructions in software.

**ILLEGAL INSTRUCTION EXAMPLE**



**PRIVILEGE VIOLATIONS**

In order to provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user state will cause an exception. The privileged instructions are:

- STOP
- RESET
- RTE
- MOVE to SR
- AND (word) Immediate to SR
- EOR (word) Immediate to SR
- OR (word) Immediate to SR
- MOVE USP

**TRACING**


To aid in program development, the 68000 includes a facility to allow instruction by instruction tracing. In the trace state, after each instruction is executed an exceptions is forced, allowing a debugging program to monitor the execution of the program under test.

The trace facility uses the T-bit in the supervisor portion of the status register. If the T-bit is negated (off), tracing is disabled, and instruction execution proceeds from instruction to instruction as normal. If the T-bit is asserted (on) at the beginning of the execution of an instruction, a trace exception will be generated after the execution of that instruction is completed. If the instruction is not executed, either because an interrupt is taken, or the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus



error, or address error exception. If the instruction is indeed executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception. If, during the execution of the instruction, an exception is forced by that instruction, the forced exception is processed before the trace exception.

As an extreme illustration of the above rules, consider the arrival of an interrupt during the execution of a TRAP instruction while tracing is enabled. First the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.



more detailed. To save more of this context, additional information is saved on the supervisor stack. The program counter and the copy of the status register are of course saved. The value saved for the program counter is advanced by some amount, one to five words beyond the address of the first word of the instruction which made the reference causing the bus error. If the bus error occurred during the fetch of the next instruction, the saved program counter has a value in the vicinity of the current instruction, even if the current instruction is a branch, a jump, or a return instruction. Besides the usual information, the processor saves its internal copy of the first word of the instruction being processed, and the address which was being accessed by the aborted bus cycle. Specific information about the access is also saved: whether it was a read or a write, whether the processor was processing an instruction or not, and the classification displayed on the function code outputs when the bus error occurred. The processor is processing an instruction if it is in the normal state or processing a Group 2 exception; the processor is not processing an instruction if it is processing a Group 0 or a Group 1 exception. Figure 45 illustrates how this information is organized on the supervisor stack. Although this information is not sufficient in general to effect full recovery from the bus error, it does allow software diagnosis. Finally, the processor commences instruction processing at the address contained in the vector. It is the responsibility of the error handler routine to clean up the stack and determine where to continue execution.

If a bus error occurs during the exception processing for a bus error, address error, or reset, the processor is halted, and all processing ceases. This simplifies the detection of catastrophic system failure, since the processor removes itself from the system rather than destroy all memory contents. Only the RES pin can restart a halted processor.


## BUS ERROR

Bus error exceptions occur when the external logic requests that a bus error be processed by an exception. The current bus cycle which the processor is making is then aborted. Whether the processor was doing instruction or exception processing, that processing is terminated, and the processor immediately begins exception processing.

Exception processing for bus error follows the usual sequence of steps. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to refer to the bus error vector. Since the processor was not between instructions when the bus error exception request was made, the context of the processor is

## ADDRESS ERROR

Address error exceptions occur when the processor attempts to access a word or a long word operand or an instruction at an odd address. The effect is much like an internally generated bus error, so that the bus cycle is aborted, and the processor ceases whatever processing it is currently doing and begins exception processing. After exception processing commences, the sequence is the same as that for bus error including the information that is stacked, except that the vector number refers to the address error vector instead. Likewise, if an address error occurs during the exception processing for a bus error, address error, or reset, the processor is halted. As shown in Figure 46, an address error will execute a short bus cycle followed by exception processing.



R/W (read/write): write = 0, read = 1. I/N (instruction/not): instruction = 0, not = 1

Figure 45 Exception Stack Order (Group 0)




Figure 46 Address Error Timing

■ INTERFACE WITH HD6800 PERIPHERALS

Hitachi's extensive line of HD6800 peripherals are directly compatible with the 68000. Some of these devices that are particularly useful are:

- HD6821 Peripheral Interface Adapter
- HD6840 Programmable Timer Module
- HD6843 Floppy Disk Controller
- HD6845S CRT Controller
- HD46508 Analog Data Acquisition Unit
- HD6850 Asynchronous Communication Interface Adapter
- HD6852 Synchronous Serial Data Adapter

To interface the synchronous HD6800 peripherals with the asynchronous 68000, the processor modifies its bus cycle to meet the HD6800 cycle requirements whenever an HD6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 48 is a flow chart of the interference operation between the processor and HD6800 devices.

• DATA TRANSFER OPERATION

Three signals on the processor provide the HD6800 interface. They are enable (E), valid memory address (VMA), and valid peripheral address (VPA). Enable corresponds to the E or  $\phi_2$  signal in existing HD6800 systems. The bus frequency is one tenth of the incoming 68000 clock frequency. The timing of E allows 1 MHz peripherals to be used with an 8 MHz 68000. Enable has a 60/40 duty cycle; that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive VPA accesses on successive E pulses.

HD6800 cycle timing is given in Figures 49 and 50. At state zero (S0) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output lines. One-half clock later, in state 1 the address bus is released from the high-impedance state.

During state 2, the address strobe ( $\overline{AS}$ ) is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle,








Figure 47 Connection of HD68000 Peripherals

the read/write ( $R/\bar{W}$ ) signal is switched to low (write) during state 2. One half clock later, in state 3, the write data is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of  $\bar{VPA}$ .

The  $\bar{VPA}$  input signals the processor that the address on the bus is the address of an HD6800 device (or an area reserved for HD6800 devices) and that the bus should conform to the  $\phi_2$  transfer characteristics of the HD6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by address strobe. Chip select for the HD6800 peripherals should be derived by decoding the address bus conditioned by  $\bar{VMA}$ .

After the recognition of  $\bar{VPA}$ , the processor assures that the Enable ( $E$ ) is low, by waiting if necessary, and subsequently asserts  $\bar{VMA}$ . Valid memory address is then used as part of the chip select equation of the peripheral. This ensures that the HD6800 peripherals are selected and deselected at the correct time. The peripheral now runs in cycle during the high portion of the  $E$  signal. Figures 49 and 50 depict the best and worst case HD6800 cycle timing. This cycle length is dependent strictly upon when  $\bar{VPA}$  is asserted in relationship to the  $E$  clock.

dependent strictly upon when  $\bar{VPA}$  is asserted in relationship to the  $E$  clock.

If we assume that external circuitry asserts  $\bar{VPA}$  as soon as possible after the assertion of  $\bar{AS}$ , then  $\bar{VPA}$  will be recognized as being asserted on the falling edge of  $S4$ . In this case, no "extra" wait cycles will be inserted prior to the recognition of  $\bar{VPA}$  asserted and only the wait cycles inserted to synchronize with the  $E$  clock will determine the total length of the cycle. In any case, the synchronization delay will be some integral number of clock cycles within the following two extremes:

1. Best Case -  $\bar{VPA}$  is recognized as being asserted on the falling edge three clock cycles before  $E$  rises (or three clock cycles after  $E$  falls).
2. Worst Case -  $\bar{VPA}$  is recognized as being asserted on the falling edge two clock cycles before  $E$  rises (or four clock cycles after  $E$  falls).

During a read cycle, the processor latches the peripheral data in state 6. For all cycles, the processor negates the address and data strobes one half clock cycle later in state 7, and the Enable signal goes low at this time. Another half clock later, the address bus is put in the high-impedance state. During a write cycle, the data bus is put in the high-impedance state




Figure 48 HD6800 Interface Flow Chart






Figure 49 68000 to HD6800 Peripheral Timing—Best Case




Figure 50 68000 to HD6800 Peripheral Timing—Worst Case

# HD68000/HD68HC000




Figure 51 68000 to HD6800 Peripheral Timing Diagram




Figure 52 HD6800 Interface—Example 1






and the read/write signal is switched high. The peripheral logic must remove  $\overline{VPA}$  within one clock after address strobe is negated.

Figure 51 shows the timing required by HD6800 peripherals, the timing specified for HD6800, and the corresponding timing for the 68000. Two example systems with HD6800 peripherals are shown in Figures 52 and 53. The system in Figure 52 reserves the upper eight megabytes of memory for HD6800 peripherals. The system in Figure 53 is more efficient with memory and easily expandable, but more complex.

$\overline{DTACK}$  should not be asserted while  $\overline{VPA}$  is asserted. Notice that the 68000  $\overline{VMA}$  is active low, contrasted with the active high HD6800  $VMA$ . This allows the processor to put its buses in the high-impedance state on DMA requests without inadvertently selecting peripherals.

### ● INTERRUPT OPERATION

During an interrupt acknowledge cycle while the processor is fetching the vector, if  $\overline{VPA}$  is asserted, the 68000 will assert  $\overline{VMA}$  and complete a normal HD6800 read cycle as shown in Figure 54. The processor will then use an internally generated



\* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines  $D_8$  through  $D_{15}$  at this time.

Figure 54 Autovector Operation Timing Diagram

vector that is a function of the interrupt being serviced. This process is known as autovectoring. The seven autovectors are vector numbers 25 through 31 (decimal).

This operates in the same fashion (but is not restricted to) HD6800 interrupt sequence. The basic difference is that there are six normal interrupt vectors and one NMI type vector. As with both the HD6800 and the 68000's normal vectored interrupt, the interrupt service routine can be located anywhere in the address space. This is due to the fact that while the vector numbers are fixed, the contents of the vector table entries are assigned by the user.

Since  $\overline{VMA}$  is asserted autovectoring, the HD6800 peripheral address decoding should prevent unintended accesses.

### ■ CONDITION CODES COMPUTATION

This provides a discussion of how the condition codes were developed, the meanings of each bit, how they are computed, and how they are represented in the instruction set details.

### ● CONDITION CODE REGISTER

The condition code register portion of the status register contains five bits:

- N - Negative
- Z - Zero
- V - Overflow
- C - Carry
- X - Extend


The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X-bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the 68000 to simplify the programming model.



● **CONDITION CODE REGISTER NOTATION**

In the instruction set details, the description of the effect on the condition codes is given in the following form:

Condition Codes:



Where

- N (negative)** set if the most significant bit of the result is set. Cleared otherwise.
- Z (zero)** set if the result equals zero. Cleared otherwise.
- V (overflow)** set if there was an arithmetic overflow. This implies that the result is not representable in the operand size. Cleared otherwise.
- C (carry)** set if a carry is generated out of the most significant bit of the operands for an addition. Also set if a borrow is generated in a subtraction. Cleared otherwise.

**X (extend)** transparent to data movement. When affected, it is set the same as the C-bit.

The notational convention that appears in the representation of the condition code registers is:

- \* set according to the result of the operation
- not affected by the operation
- 0 cleared
- 1 set
- U undefined after the operation

● **CONDITION CODE COMPUTATION**

Most operations take a source operand and a destination operand, compute, and store the result in the destination location. Unary operations take a destination operand, compute, and store the result in the destination location. Table 22 details how each instruction sets the condition codes.

Table 22 Condition Code Computations

Operations	X	N	Z	V	C	Special Definition
ABCD	*	U	?	U	?	C = Decimal Carry Z = Z · R̄m · ... · R0
ADD, ADDI, ADDQ	*	*	*	?	?	V = Sm · Dm · R̄m + Sm · D̄m · Rm C = Sm · Dm + Rm · Dm + Sm · Rm
ADDX	*	*	?	?	?	V = Sm · Dm · R̄m + Sm · D̄m · Rm C = Sm · Dm + R̄m · Dm + Sm · Rm Z = Z · R̄m · ... · R0
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	—	*	*	0	0	
CHK	—	*	U	U	U	
SUB, SUBI, SUBQ	*	*	*	?	?	V = Sm · Dm · R̄m + Sm · D̄m · Rm C = Sm · D̄m + Rm · Dm + Sm · Rm
SUBX	*	*	?	?	?	V = Sm · Dm · R̄m + Sm · D̄m · Rm C = Sm · D̄m + Rm · Dm + Sm · Rm Z = Z · R̄m · ... · R0
CMP, CMPI, CMPM	—	*	*	?	?	V = Sm · Dm · R̄m + Sm · D̄m · Rm C = Sm · D̄m + Rm · Dm + Sm · Rm
DIVS, DIVU	—	*	*	?	0	V = Division Overflow
MULS, MULU	—	*	*	0	0	
SBCD, NBCD	*	U	?	U	?	C = Decimal Borrow Z = Z · R̄m · ... · R0
NEG, NEGX	*	*	*	?	?	V = Dm · Rm, C = Dm + Rm V = D̄m · R̄m, C = D̄m + R̄m Z = Z · R̄m · ... · R0
BTST, BCHG, BSET, BCLR	—	—	?	—	—	Z = Dn
ASL	*	*	*	?	?	V = Dm · (D <sub>m-1</sub> + ... + D <sub>m-r</sub> ) + D̄m · (D <sub>m-1</sub> + ... + D <sub>m-r</sub> ) C = D <sub>m-r+1</sub>
ASL (r = 0)	—	*	*	0	0	
LSL, ROXL	*	*	*	0	?	C = D <sub>m-r+1</sub>
LSR (r = 0)	—	*	*	0	0	
ROXL (r = 0)	—	*	*	0	?	C = X
ROL	—	*	*	0	?	C = D <sub>m-r+1</sub>
ROL (r = 0)	—	*	*	0	0	
ASR, LSR, ROXR	*	*	*	0	?	C = D <sub>r-1</sub>
ASR, LSR (r = 0)	—	*	*	0	0	
ROXR (r = 0)	—	*	*	0	?	C = X
ROR	—	*	*	0	?	C = D <sub>r-1</sub>
ROR (r = 0)	—	*	*	0	0	

— Not affected  
U Undefined  
? Other— see Special Definition

\* General Case  
X = C  
N = Rm  
Z = R̄m · ... · R0

Sm — Source operand most significant bit  
Dm — Destination operand most significant bit  
Rm — Result bit most significant bit  
n — bit number  
r — shift amount



● **CONDITIONAL TESTS**

Table 23 lists the condition names, encodings, and tests for the conditional branch and set instructions. The test associated with each condition is a logical formula based on the current state of the condition codes. If this formula evaluates to

1, the condition succeeds, or is true. If the formula evaluates to 0, the condition is unsuccessful, or false. For example, the T condition always succeeds, while the EQ condition succeeds only if the Z bit is currently set in the condition codes.

Table 23 Conditional Tests

Mnemonic	Condition	Encoding	Test
T	true	0000	1
F	false	0001	0
HI	high	0010	$\bar{C} \cdot \bar{Z}$
LS	low or same	0011	$C + Z$
CC	carry clear	0100	$\bar{C}$
CS	carry set	0101	C
NE	not equal	0110	$\bar{Z}$
EQ	equal	0111	Z
VC	overflow clear	1000	$\bar{V}$
VS	overflow set	1001	V
PL	plus	1010	$\bar{N}$
MI	minus	1011	N
GE	greater or equal	1100	$N \cdot V + \bar{N} \cdot \bar{V}$
LT	less than	1101	$N \cdot \bar{V} + \bar{N} \cdot V$
GT	greater than	1110	$N \cdot V \cdot \bar{Z} + \bar{N} \cdot \bar{V} \cdot \bar{Z}$
LE	less or equal	1111	$Z + N \cdot \bar{V} + \bar{N} \cdot V$

■ **INSTRUCTION SET**

The following paragraphs provide information about the addressing categories and instruction set of the 68000.

● **ADDRESSING CATEGORIES**

Effective address modes may be categorized by the ways in which they may be used. The following classifications will be used in the instruction definitions.

- Data If an effective address mode may be used to refer to data operands, it is considered a data addressing effective address mode.
- Memory If an effective address mode may be used to refer to memory operands, it is considered a memory addressing effective address mode.
- Alterable If an effective address mode may be used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode.
- Control If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode.

Table 24 shows the various categories to which each of the effective address modes belong. Table 25 is the instruction set summary.

The status register addressing mode is not permitted unless it is explicitly mentioned as a legal addressing mode.

These categories may be combined so that additional, more restrictive, classifications may be defined. For example, the instruction descriptions use such classifications as alterable

memory or data alterable. The former refers to those addressing modes which are both alterable and memory addresses, and the latter refers to addressing modes which are both data and alterable.

● **INSTRUCTION PRE-FETCH**

The 68000 uses a 2-word tightly-coupled instruction prefetch mechanism to enhance performance. This mechanism is described in terms of the microcode operations involved. If the execution of an instruction is defined to begin when the microroutine for that instruction is entered, some features of the prefetch mechanism can be described.

- 1) When execution of an instruction begins, the operation word and the word following have already been fetched. The operation word is in the instruction decoder.
- 2) In the case of multi-word instructions, as each additional word of the instruction is used internally, a fetch is made to the instruction stream to replace it.
- 3) The last fetch from the instruction stream is made when the operation word is discarded and decoding is started on the next instruction.
- 4) If the instruction is a single-word instruction causing a branch, the second word is not used. But because this word is fetched by the preceding instruction, it is impossible to avoid this superfluous fetch. In the case of an interrupt or trace exception, both words are not used.
- 5) The program counter usually points to the last word fetched from the instruction stream.



Table 24 Effective Addressing Mode Categories

Effective Address Modes	Mode	Register	Data	Addressing Categories		
				Memory	Control	Alterable
Dn	000	register number	X	—	—	X
An	001	register number	—	—	—	X
An@	010	register number	X	X	X	X
An@+	011	register number	X	X	—	X
An@-	100	register number	X	X	—	X
An@(d)	101	register number	X	X	X	X
An@(d, ix)	110	register number	X	X	X	X
xxx.W	111	000	X	X	X	X
xxx.L	111	001	X	X	X	X
PC@(d)	111	010	X	X	X	—
PC@(d, ix)	111	011	X	X	X	—
#xxx	111	100	X	X	—	—

The following example illustrates many of the features of instruction prefetch. The contents of memory are assumed to be as illustrated in Figure 55.

ORG	0	DEFINE RESTART VECTOR
DC.L	INISSP	INITIAL SYSTEM STACK POINTER
DC.L	RESTART	RESTART SYSTEM ENTRY POINT
ORG	INTVECTOR	DEFINE AN INTERRUPT VECTOR
DC.L	INTHANDLER	HANDLER ADDRESS FOR THIS VECTOR
ORG		SYSTEM RESTART CODE
RESTART:		
NOP		NO OPERATION EXAMPLE
BRA.S	LABEL	SHORT BRANCH
ADD.W	D0, D1	ADD REGISTER TO REGISTER
LABEL:		
SUB.W	DISP(A0), A1	SUBTRACT REGISTER INDIRECT WITH OFFSET
CMP.W	D2, D3	COMPARE REGISTER TO REGISTER
SGE.B	D7	Sec TO REGISTER
...		
INTHANDLER:		
MOVE.W	LONGADR1, LONGADR2	MOVE WORD FROM AND TO LONG ADDRESS
NOP		NO OPERATION
SWAP.W		REGISTER SWAP

Figure 55 Instruction Prefetch Example, Memory Contents

The sequence we shall illustrate consists of the power-up reset, the execution of NOP, BRA, SUB, the taking of an interrupt, and the execution of the MOVE.W xxx.L to yyy.L.

The order of operations described within each microroutine is not exact, but is intended for illustrative purpose only.



Microroutine	Operation	Location	Operand
Reset	Read	0	SSP High
	Read	2	SSP Low
	Read	4	PC High
	Read	6	PC Low
	Read	(PC)	NOP
	Read	+(PC)	BRA
NOP	<begin NOP>		
	Read	+(PC)	ADD
BRA	<begin BRA>		
	PC=PC+d		
	Read	(PC)	SUB
SUB	Read	+(PC)	DISP
	<begin SUB>		
	Read	+(PC)	CMP
	Read	DISP(A0)	<src>
INTERRUPT	Read	+(PC)	SGE
	<begin CMP>	<take INT>	
	Write	-(SSP)	PC Low
	Read	<INT ACK>	Vector #
	Write	-(SSP)	SR
	Write	-(SSP)	PC High
	Read	(VR)	PC High
	Read	+(VR)	PC Low
	Read	(PC)	MOVE
	Read	+(PC)	xxx High
MOVE	<begin MOVE>		
	Read	+(PC)	xxx Low
	Read	+(PC)	yyy High
	Read	xxx	<src>
	Read	+(PC)	yyy Low
	Write	YVY	<dest>
	Read	+(PC)	NOP
	Read	+(PC)	SWAP
	<begin NOP>		

Figure 56 Instruction Prefetch Example

• DATA PREFETCH

Normally the 68000 prefetches only instructions and not data. However, when the MOVEM instruction is used to move data from memory to registers, the data stream is prefetched in

order to optimize performance. As a result, the processor reads one extra word beyond the higher end of the source area. For example, the instruction sequence in Figure 57 will operate as shown in Figure 58.

	MOVEM.L	A, D0/D1	MOVE TWO LONGWORDS INTO REGISTERS
A	DC.W	1	WORD 1
B	DC.W	2	WORD 2
C	DC.W	3	WORD 3
D	DC.W	4	WORD 4
E	DC.W	5	WORD 5
F	DC.W	6	WORD 6

Figure 57 MOVEM Example, Memory Contents

Microroutine	Operation	Location	Other Operations
MOVEM	Read	A	
	Read	B	Prepare to Fill D0
	Read	C	A → D0H B → D0L
	Read	D	Prepare to Fill D1
	Read	E	C → D1H D → D1L
			Detect Register List Complete

Figure 58 MOVEM Example, Operation Sequence



Table 25 Instruction Set

Mnemonic Operation	Size	Addr Mode	Dn		An		(An)		(An) +		-(An)		d(An)		d(An, X)		Abs W		Abs L		d(PC)		d(PC, X)		s = Immed d = SR/CC	Opcode Bit Pattern				Boolean	Condition Codes XNZVC
			#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~	#	~		#	~	1111 11	5432 1098		
<b>ABCD</b> Add Digits	B	s Dn	d	2	6								2	18												1100 RRR1	0000 0rrr	d10 + s10 + X - d	*U*U*		
<b>ADD</b> Add Binary	B	s (An)	d	2	6								2	18												1100 RRR1	0000 0rrr	d10 + s10 + X - d	*U*U*		
<b>ADDA</b> Add Address	W	d An	s	2	8	2	8	2	12	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	18	4	12	1101 AAA0	11ee eeee	An - s	-----
<b>ADDI</b> Add Immed	L	d An	s	2	8	2	8	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14	1101 AAA1	11ee eeee	d - #	*****
<b>ADDO</b> Add Quack	B	s imm3	d	2	4	2*	4	2	12	2	12	2	14	4	16	4	18	4	16	6	20					0101 QQQ0	SSEE EEFf	d - # - d	*****		
<b>ADDX</b> Add Multi-precision	L	s imm3	d	2	8	2	8	2	20	2	20	2	22	4	24	4	26	4	24	6	28					0101 QQQ0	SSEE EEFf	d - # - d	*****		
<b>AND</b> Logic And	B	s Dn	d	2	4			2	12	2	12	2	14	4	16	4	18	4	16	6	20					1100 DDD1	SSEE EEEE	d < and > Dn - d	* * 0 0		
<b>ANDI</b> And Immed	L	d Dn	s	2	4			2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	1100 DDD0	SSee eeee	Dn < and > s - Dn	* * 0 0
<b>ASL</b> Arithmetic Shift	L	s Dn	d	2	4			2	20	2	20	2	22	4	24	4	26	4	24	6	28					1100 DDD1	10EE EEEE	Dn < and > Dn - d	* * 0 0		
<b>ASR</b> Arithmetic Shift	L	d Dn	s	2	4			2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14	1100 DDD0	10EE EEEE	Dn < and > s - Dn	* * 0 0
<b>BCHG</b> Test and Change	B	s Dn	d	2	4			2	12	2	12	2	14	4	16	4	18	4	16	6	20					1100 DDD1	SSEE EEEE	(bit) # of d - z	* * 0 0		
<b>BCLR</b> Test and Clear	L	bit # - Dn	d	2	4			2	12	2	12	2	14	4	16	4	18	4	17	6	20					0000 rrrr	10EE EEEE	(bit) # of d - z	-----		
<b>BSET</b> Test and Set	L	bit # - imm	d	2	4			2	12	2	12	2	14	4	16	4	18	4	16	6	20					0000 rrrr	11EE EEEE	(bit) # of d - z	-----		
<b>BTST</b> Bit Test	L	bit # - Dn	d	2	4			2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	10	0000 rrrr	00EE EEEE	(bit) # of d - z	-----
<b>CHK</b> Check Register Against Bounds	B	s Dn	d	2	4			2	12	2	12	2	14	4	16	4	18	4	16	6	20					0100 0010	SSEE EEEE	d - (bound)	- 0 1 0 0		
<b>CLR</b> Clear Operand	L	d An	s	2	6			2	20	2	20	2	22	4	24	4	26	4	24	6	28					0100 0010	SSEE EEEE	d - MPU	- 0 1 0 0		
<b>CMP</b> Compare Binary	W	d An	s	2	6	2	6	2	10	2	10	2	12	4	14	4	16	4	12	6	18	4	14	4	16	4	10	1011 AAA0	11ee eeee	An - s	-----
<b>CMPPA</b> Compare Address	L	d An	s	2	6	2	6	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14	1011 AAA1	11ee eeee	An - s	-----
<b>CMPI</b> Compare Imm	W	s (An) + d	d	2	6			2	12	2	12	2	14	4	16	4	18	4	16	6	20					1000 1100	SSEE EEEE	d - #	-----		
<b>CMPL</b> Compare Memory	L	s (An) + d	d	2	6			2	12	2	12	2	14	4	16	4	18	4	16	6	20					1011 RRR1	SS00 rrrr	d - s	-----		
<b>DIVS</b> Divide Signed	W	d Dn	s	2	140			2	144	2	144	2	146	4	148	4	150	4	148	6	152	4	148	4	150	4	144	1000 DDD0	11ee eeee	Dn32 s16 -	* * 0 0
<b>DIVU</b> Divide Unsigned	W	d Dn	s	2	140			2	144	2	144	2	146	4	148	4	150	4	148	6	152	4	148	4	150	4	144	1000 DDD0	11ee eeee	Dn32 s16 -	* * 0 0
<b>EOR</b> Exclusive OR Logical	B	s Dn	d	2	4			2	12	2	12	2	14	4	16	4	18	4	16	6	20					1101 rrrr	SSEE EEEE	d & s - d	* * 0 0		
<b>EDRI</b> Exclusive OR Immediate	L	s imm	d	4	8			4	16	4	16	4	18	6	20	6	22	6	20	8	24	4	18	4	20	4	20	0000 1010	SSEE EEEE	d # - d	* * 0 0
<b>EXG</b> Exchange Registers	W	d	2	4																						1100 DDD1	0100 0000	s - r	-----		
<b>EXT</b> Sign Extend	L	d	2	4																						0100 1000	1000 0000	bit 7 - bit 8 - 15	* * 0 0		
<b>LEA</b> Load Effective Address	L	d	2	4																						0100 1000	1100 0000	bit 15 - bit 16 - 31	* * 0 0		
<b>LINK</b> Link and Allocate	L	disp imm	s		4	16																				0100 1110	0101 0AAA	An - (SP)	-----		

Note: Refer to Condition Code Computations as for condition Code  
 \* Word only  
 # Maximum value  
 < Number of Program Bytes  
 - Number of Clock Periods

A Address Register #  
 C Test Condition  
 D Data Register #  
 # Source Effective Address  
 E Destination Effective Address

**Opcode Bit Pattern Key**  
 f Direction: 0 - Right 1 - Left  
 M Destination EA Mode  
 P Displacement  
 Q Quack Immediate Data  
 r Source Register  
 V Vector #

R Destination Register  
 S Size: 00 Byte  
 01 Word  
 10 Long Word  
 11 Word  
 (in the MOVE Instruction)

(to be continued)







■ INSTRUCTION FORMAT SUMMARY

This provides a summary of the first word in each instruction of the instruction set. Table 26 is an operation code (op-code) map which illustrates how bits 15 through 12 are used to specify the operations. The remaining paragraph groups the

instructions according to the op-code map.

where, Size; Byte = 00      Sz; Word = 0  
 Word = 01                      Long Word = 1  
 Long Word = 10

Table 26 Operation Code Map

Bits 15 thru 12	Operation
0000	Bit Manipulation/MOVEP/Immediate
0001	Move Byte
0010	Move Long
0011	Move Word
0100	Miscellaneous
0101	ADDQ/SUBQ/S <sub>CC</sub> /DB <sub>CC</sub>
0110	B <sub>CC</sub>
0111	MOVEQ
1000	OR/DIV/SBCD
1001	SUB/SUBX
1010	(Unassigned)
1011	CMP/EOR
1100	AND/MUL/ABCD/EXG
1101	ADD/ADDX
1110	Shift/Rotate
1111	(Unassigned)

(1) BIT MANIPULATION, MOVE PERIPHERAL, IMMEDIATE INSTRUCTIONS

Dynamic Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Register	1	Type	Effective Address								

Static Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	Type	Effective Address						

Bit Type Codes: TST = 00, CHG = 01, CLR = 10, SET = 11

MOVEP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Register	Op-Mode	0	0	1	Register						

Op-Mode, Word to Reg = 100, Long to Reg = 101, Word to Mem = 110, Long to Mem = 111

OR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Size	Effective Address						

AND Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	Size	Effective Address						



**SUB Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	Size		Effective Address					

**ADD Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	Size		Effective Address					

**EOR Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	Size		Effective Address					

**CMP Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	Size		Effective Address					

**(2) MOVE BYTE INSTRUCTION**

**MOVE Byte**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	Destination		Mode		Mode		Source		Register			
				Register					Mode			Mode	Register		

**(3) MOVE LONG INSTRUCTION**

**MOVE Long**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	Destination		Mode		Mode		Source		Register			
				Register					Mode			Mode	Register		

**(4) MOVE WORD INSTRUCTION**

**MOVE Word**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	Destination		Mode		Mode		Source		Register			
				Register					Mode			Mode	Register		

**(5) MISCELLANEOUS INSTRUCTIONS**

**NEGX**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Size		Effective Address					

**MOVE from SR**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1	Effective Address					

**CLR**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	Size		Effective Address					

4



NEG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0		Size	Effective Address					

MOVE to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	1	1	Effective Address					

NOT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0		Size	Effective Address					

MOVE to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	1	Effective Address					

NBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0	Effective Address					

PEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	Effective Address					

SWAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	0	0	0	Register		

MOVEM Registers to EA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	Sz	Effective Address					

EXTW

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	0	0	0	0	Register		

EXTL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	1	0	0	0	Register		

TST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0		Size	Effective Address					

TAS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1	Effective Address					



**MOVEM EA to Registers**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0	1	Sz	Effective Address					

**TRAP**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	0	Vector			

**LINK**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	0	Register		

**UNLK**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	1	Register		

**MOVE to USP**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	0	Register		

**MOVE from USP**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	1	Register		

**RESET**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0

**NOP**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1

**STOP**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0

**RTE**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1

**RTS**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1

**TRAPV**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	0





RTR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1

JSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	0	Effective Address					

JMP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	1	Effective Address					

CHK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	Register			1	1	0	Effective Address					

LEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	Register			1	1	1	Effective Address					

(6) ADD QUICK, SUBTRACT QUICK, SET CONDITIONALLY, DECREMENT INSTRUCTIONS

ADDQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Data			0	Size		Effective Address					

SUBQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Data			1	Size		Effective Address					

S<sub>CC</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Condition			1	1	Effective Address						

DB<sub>CC</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Condition			1	1	0	0	1	Register			

(7) BRANCH CONDITIONALLY, BRANCH TO SUBROUTINE INSTRUCTION

B<sub>CC</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	Condition			8 bit Displacement								

BSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	1	8 bit Displacement							

(8) MOVE QUICK INSTRUCTION

MOVEQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	Register			0	Data							



(9) OR, DIVIDE, SUBTRACT DECIMAL INSTRUCTIONS

**OR**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Register			Op-Mode			Effective Address					

Op-Mode

B	W	L	
000	001	010	Dn ∨ EA → Dn
100	101	110	EA ∨ Dn → EA

**DIVU**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Register			0	1	1	Effective Address					

**DIVS**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Register			1	1	1	Effective Address					

**SBCD**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0	Destination Register			1	0	0	0	0	R/M	Source Register			

R/M (register/memory): register – register = 0, memory – memory = 1

(10) SUBTRACT, SUBTRACT EXTENDED INSTRUCTIONS

**SUB**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	Register			Op-Mode			Effective Address					

Op-Mode

B	W	L	
000	001	010	Dn – EA → Dn
100	101	110	EA – Dn → EA
–	011	111	An – EA → An

**SUBX**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	Destination Register			1	Size	0	0	R/M	Source Register			

R/M (register/memory): register – register = 0, memory – memory = 1

(11) COMPARE, EXCLUSIVE OR INSTRUCTIONS

**CMP**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register			Op-Mode			Effective Address					

Op-Mode

B	W	L	
000	001	010	Dn – EA
–	011	111	An – EA

**CMPM**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register			1	Size	0	0	1	Register			

**EOR**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register			1	Size	Effective Address						

(12) AND, MULTIPLY, ADD DECIMAL, EXCHANGE INSTRUCTIONS

**AND**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register			Op-Mode			Effective Address					

Op-Mode

B	W	L	
000	001	010	Dn ∧ EA → Dn
100	101	110	EA ∧ Dn → EA



## MULU

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register			0	1	1	Effective Address					

## MULS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register			1	1	1	Effective Address					

## ABCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Destination Register		1	0	0	0	0	R/M	Source Register			

R/M (register/memory): register – register = 0, memory – memory = 1

## EXGD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Data Register			1	0	1	0	0	0	Data Register		

## EXGA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Address Register			1	0	1	0	0	1	Address Register		

## EXGM

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Data Register			1	1	0	0	0	1	Address Register		

## (13) ADD, ADD EXTENDED INSTRUCTIONS

### ADD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Register			Op-Mode			Effective Address					

				Op-Mode											
B	W	L													
000	001	010		D <sub>n</sub> + EA → D <sub>n</sub>											
100	101	110		EA + D <sub>n</sub> → EA											
–	011	111		An + EA → An											

### ADDX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Destination Register		1	Size		0	0	R/M	Source Register			

R/M (register/memory): register – register = 0, memory – memory = 1

## (14) SHIFT/ROTATE INSTRUCTIONS

### Data Register Shifts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	Count/Register		d	Size		i/r	Type	Register				

### Memory Shifts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	Type	d	1	1	Effective Address						

Shift Type Codes: AS = 00, LS = 01, ROX = 10, RO = 11

d (direction): Right = 0, Left = 1

i/r (count source): Immediate Count = 0, Register Count = 1



■ **INSTRUCTION EXECUTION TIMES**

The following paragraphs contain listings of the instruction execution times in terms of external clock (CLK) periods. In this timing data, it is assumed that both memory read and write cycle times are four clock periods. Any wait states caused by a longer memory cycle must be added to the total instruction time. The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the execution periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles.

(NOTE) The number of periods includes instruction fetch and all applicable operand fetches and stores.

● **EFFECTIVE ADDRESS OPERAND CALCULATION TIMING**

Table 27 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

● **MOVE INSTRUCTION CLOCK PERIODS**

Table 28 and 29 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as: (r/w).

● **STANDARD INSTRUCTION CLOCK PERIODS**

The number of clock periods shown in Table 30 indicates

the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 30 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

● **IMMEDIATE INSTRUCTION CLOCK PERIODS**

The number of clock periods shown in Table 31 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 31, the headings have the following meanings: # = immediate operand, Dn = data register operand, An = address register operand, M = memory operand, CCR = condition code register, and SR = status register.

● **SINGLE OPERAND INSTRUCTION CLOCK PERIODS**

Table 32 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table 27 Effective Address Calculation Timing

Addressing Mode		Byte, Word	Long
Register			
Dn	Data Register Direct	0(0/0)	0(0/0)
An	Address Register Direct	0(0/0)	0(0/0)
Memory			
An@	Address Register Indirect	4(1/0)	8(2/0)
An@ +	Address Register Indirect with Postincrement	4(1/0)	8(2/0)
An@ -	Address Register Indirect with Predecrement	6(1/0)	10(2/0)
An@(d)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
An@(d, ix)*	Address Register Indirect with Index	10(2/0)	14(3/0)
xxx.W	Absolute Short	8(2/0)	12(3/0)
xxx.L	Absolute Long	12(3/0)	16(4/0)
PC@(d)	Program Counter with Displacement	8(2/0)	12(3/0)
PC@(d, ix)*	Program Counter with Index	10(2/0)	14(3/0)
#xxx	Immediate	4(1/0)	8(2/0)

\* The size of the index register (ix) does not affect execution time.



Table 28 Move Byte and Word Instruction Clock Periods

Source	Destination								
	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d, ix)*	xxx.W	xxx.L
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An@	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@ +	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@ -	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)
An@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
An@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
xxx.W	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
xxx.L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)
PC@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
PC@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
#xxx	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)

\* The size of the index register (ix) does not affect execution time

Table 29 Move Long Instruction Clock Periods

Source	Destination								
	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d, ix)*	xxx.W	xxx.L
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An@	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@ +	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@ -	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	26(4/2)	28(4/2)	26(4/2)	30(5/2)
An@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
An@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
xxx.W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
xxx.L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5/2)	32(6/2)	34(6/2)	32(6/2)	36(7/2)
PC@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
PC@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
#xxx	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)

\* The size of the index register (ix) does not affect execution time

Table 30 Standard Instruction Clock Periods

Instruction	Size	op < ea >, An	op < ea >, Dn	op Dn, < M >
ADD	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
	Long	6(1/0) + **	6(1/0) + **	12(1/2) +
AND	Byte, Word	—	4(1/0) +	8(1/1) +
	Long	—	6(1/0) + **	12(1/2) +
CMP	Byte, Word	6(1/0) +	4(1/0) +	—
	Long	6(1/0) +	6(1/0) +	—
DIVS	—	—	158(1/0) + *	—
DIVU	—	—	140(1/0) + *	—
EOR	Byte, Word	—	4(1/0) ***	8(1/1) +
	Long	—	8(1/0) ***	12(1/2) +
MULS	—	—	70(1/0) + *	—
MULU	—	—	70(1/0) + *	—
OR	Byte, Word	—	4(1/0) +	8(1/1) +
	Long	—	6(1/0) + **	12(1/2) +
SUB	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
	Long	6(1/0) + **	6(1/0) + **	12(1/2) +

+ add effective address calculation time

\*\* total of 8 clock periods for instruction if the effective address is register direct

\* indicates maximum value

\*\*\* only available effective address mode is data register direct

DIVS, DIVU — The divide algorithm used by the 68000 provides less than 10% difference between the best and worst case timings.

MULS, MULU — The multiply algorithm requires 38+2n clocks when n is defined as

MULU; n = the number of ones in the < ea >

MULS; n = concatenate the < ea > with a zero as the LSB; n is the resultant number of 10 or 01 patterns in the 17-bit source, i.e. worst case happens when the source is \$5555.



Table 31 Immediation Instruction Clock Periods

Instruction	Size	op #, Dn	op #, An	op #, M	op #, CCR/SR
ADDI	Byte, Word	8(2/0)	—	12(2/1) +	—
	Long	16(3/0)	—	20(3/2) +	—
ADDQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	—
	Long	8(1/0)	8(1/0)	12(1/2) +	—
ANDI	Byte, Word	8(2/0)	—	12(2/1) +	20(3/0)
	Long	16(3/0)	—	20(3/1) +	—
CMPI	Byte, Word	8(2/0)	8(2/0)	8(2/0) +	—
	Long	14(3/0)	14(3/0)	12(3/0) +	—
EORI	Byte, Word	8(2/0)	—	12(2/1) +	20(3/0)
	Long	16(3/0)	—	20(3/2) +	—
MOVEQ	Long	4(1/0)	—	—	—
ORI	Byte, Word	8(2/0)	—	12(2/1) +	20(3/0)
	Long	16(3/0)	—	20(3/2) +	—
SUBI	Byte, Word	8(2/0)	—	12(2/1) +	—
	Long	16(3/0)	—	20(3/2) +	—
SUBQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	—
	Long	8(1/0)	8(1/0)	12(1/2) +	—

+ add effective address calculation time  
 \* word only

Table 32 Single Operand Instruction Clock Periods

Instruction	Size	Register	Memory
CLR	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NBCD	Byte	6(1/0)	8(1/1) +
NEG	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NEGX	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NOT	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
Scc	Byte, False	4(1/0)	8(1/1) +
	Byte, True	6(1/0)	8(1/1) +
TAS	Byte	4(1/0)	10(1/1) +
TST	Byte, Word	4(1/0)	4(1/0) +
	Long	4(1/0)	4(1/0) +

+ add effective address calculation time

● **SHIFT/ROTATE INSTRUCTION CLOCK PERIODS**

Table 33 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

● **BIT MANIPULATION INSTRUCTION CLOCK PERIODS**

Table 34 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.



● **CONDITIONAL INSTRUCTION CLOCK PERIODS**

Table 35 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

● **JMP, JSR, LEA, PEA, MOVEM INSTRUCTION CLOCK PERIODS**

Table 36 indicates the number of clock periods required for the jump, jump to subroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Table 33 Shift/Rotate Instruction Clock Periods

Instruction	Size	Register	Memory
ASR, ASL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
LSR, LSL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
ROR, ROL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
ROXR, ROXL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—

Table 34 Bit Manipulation Instruction Clock Periods

Instruction	Size	Dynamic		Static	
		Register	Memory	Register	Memory
BCHG	Byte	—	8(1/1) +	—	12(2/1) +
	Long	8(1/0)*	—	12(2/0)*	—
BCLR	Byte	—	8(1/1) +	—	12(2/1) +
	Long	10(1/0)*	—	14(2/0)*	—
BSET	Byte	—	8(1/1) +	—	12(2/1) +
	Long	8(1/0)*	—	12(2/0)*	—
BTST	Byte	—	4(1/0) +	—	8(2/0) +
	Long	6(1/0)	—	10(2/0)	—

+ add effective address calculation time

\* indicates maximum value

Table 35 Conditional Instruction Clock Periods

Instruction	Displacement	Trap or Branch Taken	Trap or Branch Not Taken
B <sub>CC</sub>	Byte	10(2/0)	8(1/0)
	Word	10(2/0)	12(2/0)
BRA	Byte	10(2/0)	—
	Word	10(2/0)	—
BSR	Byte	18(2/2)	—
	Word	18(2/2)	—
DB <sub>CC</sub>	CC <sub>true</sub>	—	12(2/0)
	CC <sub>false</sub>	10(2/0)	14(3/0)
CHK	—	40(5/3) + *	10(1/0) +
TRAP	—	34(4/3)	—
TRAPV	—	34(5/3)	4(1/0)

+ add effective address calculation time

\* indicates maximum value



Table 36 JMP, JSR, LEA, PEA, MOMEM Instruction Clock Periods

Instr	Size	An@	An@ +	An@ -	An@(d)	An@(d, ix) *	xxx. W	xxx. L	PC@(d)	PC@(d, ix) *
JMP	—	8(2/0)	—	—	10(2/0)	14(3/0)	10(2/0)	12(3/0)	10(2/0)	14(3/0)
JSR	—	16(2/2)	—	—	18(2/2)	22(2/2)	18(2/2)	20(3/2)	18(2/2)	22(2/2)
LEA	—	4(1/0)	—	—	8(2/0)	12(2/0)	8(2/0)	12(3/0)	8(2/0)	12(2/0)
PEA	—	12(1/2)	—	—	16(2/2)	20(2/2)	16(2/2)	20(3/2)	16(2/2)	20(2/2)
MOVEM	Word	12+4n (3+n/0)	12+4n (3+n/0)	—	16+4n (4+n/0)	18+4n (4+n/0)	16+4n (4+n/0)	20+4n (5+n/0)	16+4n (4+n/0)	18+4n (4+n/0)
M → R	Long	12+8n (3+2n/0)	12+8n (3+2n/0)	—	16+8n (4+2n/0)	18+8n (4+2n/0)	16+8n (4+2n/0)	20+8n (5+2n/0)	16+8n (4+2n/0)	18+8n (4+2n/0)
MOVEM	Word	8+4n (2/n)	—	8+4n (2/n)	12+4n (3/n)	14+4n (3/n)	12+4n (3/n)	16+4n (4/n)	—	—
R → M	Long	8+8n (2/2n)	—	8+8n (2/2n)	12+8n (3/2n)	14+8n (3/2n)	12+8n (3/2n)	16+8n (4/2n)	—	—

n is the number of registers to move

\* is the size of the index register (ix) does not affect the instruction's execution time

● **MULTI-PRECISION INSTRUCTION CLOCK PERIODS**

Table 37 indicates the number of clock periods for the multi-precision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store

the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as: (r/w).

In Table 37, the headings have the following meanings. Dn = data register operand and M = memory operand.

Table 37 Multi-Precision Instruction Clock Periods

Instruction	Size	op Dn, Dn	op M, M
ADDX	Byte, Word	4(1/0)	18(3/1)
	Long	8(1/0)	30(5/2)
CMPM	Byte, Word	—	12(3/0)
	Long	—	20(5/0)
SUBX	Byte, Word	4(1/0)	18(3/1)
	Long	8(1/0)	30(5/2)
ABCD	Byte	6(1/0)	18(3/1)
SBCD	Byte	6(1/0)	18(3/1)

● **MISCELLANEOUS INSTRUCTION CLOCK PERIODS**

Table 38 indicates the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

● **EXCEPTION PROCESSING CLOCK PERIODS**

Table 39 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The number of bus read and write cycles is shown in parenthesis as: (r/w).



Table 38 Miscellaneous Instruction Clock Periods

Instruction	Size	Register	Memory	Register → Memory	Memory → Register
MOVE from SR	—	6(1/0)	8(1/1) +	—	—
MOVE to CCR	—	12(2/0)	12(2/0) +	—	—
MOVE to SR	—	12(2/0)	12(2/0) +	—	—
MOVEP	Word	—	—	16(2/2)	16(4/0)
	Long	—	—	24(2/4)	24(8/0)
EXG	—	6(1/0)	—	—	—
EXT	Word	4(1/0)	—	—	—
	Long	4(1/0)	—	—	—
LINK	—	16(2/2)	—	—	—
MOVE from USP	—	4(1/0)	—	—	—
MOVE to USP	—	4(1/0)	—	—	—
NOP	—	4(1/0)	—	—	—
RESET	—	132(1/0)	—	—	—
RTE	—	20(5/0)	—	—	—
RTR	—	20(5/0)	—	—	—
RTS	—	16(4/0)	—	—	—
STOP	—	4(0/0)	—	—	—
SWAP	—	4(1/0)	—	—	—
UNLK	—	12(3/0)	—	—	—

+ add effective address calculation time

Table 39 Exception Processing Clock Periods

Exception	Periods
Reset**	38.5 (6/0)
Address Error	50(4/7)
Bus Error	50(4/7)
Interrupt	44(5/3)*
Illegal Instruction	34(4/3)
Privileged Violation	34(4/3)
Trace	34(4/3)

\* The interrupt acknowledge bus cycle is assumed to take four external clock periods.

\*\* Indicates the time from when RES and HALT are first sampled as negated to when instruction execution starts.


■ MASK VERSION

Type No.	Mask version
HD68000-8 HD68000-10 HD68000-12	68000S1
HD68000Y-8 HD68000Y-10 HD68000Y-12	
HD68000P8 HD68000PS8 HD68000CR8	68000U

The difference of function between mask version 68000S1 and 68000U is only as following (Figure 59).

The function of HD68HC000 is as same as mask version 68000U.






Broken line: mask version 68000U and HD68HC000.

Figure 59 Address Error Timing

■ NOTE FOR USE

● Power Supply Circuit

When designing  $V_{CC}$  and  $V_{SS}$  pattern of the circuit board, the capacitors need to be located nearest to  $V_{CC}$  and  $V_{SS}$  as shown in the Figure 60.



1µF/35V Tantalum Capacitor (2 pairs)

Figure 60 Power Supply Circuit



---

# Hitachi America, Ltd.

## SEMICONDUCTOR & I.C. DIVISION

Hitachi Plaza  
2000 Sierra Point Parkway  
Brisbane, CA 94005-1819  
Telephone: 415-589-8300  
Twx: 910-338-2103  
Fax: 415-583-4207

---

## REGIONAL OFFICES

### NORTHEAST REGION

Hitachi America, Ltd.  
77 South Bedford Street  
Burlington, MA 01803  
Telephone: 617-229-2150  
Fax: 617-229-6554

### NORTH CENTRAL REGION

Hitachi America, Ltd.  
500 Park Boulevard, Suite 415  
Itasca, IL 60143  
Telephone: 708-773-4864  
Fax: 708-773-9006

### NORTHWEST REGION

Hitachi America, Ltd.  
1900 McCarthy Boulevard, Suite 310  
Milpitas, CA 95035  
Telephone: 408-954-8100  
Fax: 408-954-0499

### SOUTHEAST REGION

Hitachi America, Ltd.  
5511 Capital Center Drive, Suite 204  
Raleigh, NC 27606  
Telephone: 919-233-0800  
Fax: 919-233-050

### SOUTH CENTRAL REGION

Hitachi America, Ltd.  
Two Lincoln Centre, Suite 865  
5420 LBJ Freeway  
Dallas, TX 75240  
Telephone: 214-991-4510  
Fax: 214-991-6151

### SOUTHWEST REGION

Hitachi America, Ltd.  
2030 Main Street, Suite 450  
Irvine, CA 92714  
Telephone: 714-553-8500  
Fax: 714-553-8561

### AUTOMOTIVE REGION

Hitachi America, Ltd.  
330 Town Center Drive, Suite 311  
Dearborn, MI 48126  
Telephone: 313-271-4410  
Fax: 313-271-5707

### TELECOM REGION

Hitachi America, Ltd.  
325 Columbia Turnpike, Suite 203  
Florham Park, NJ 07932  
Telephone: 201-514-2100  
Fax: 201-514-2020

---

## DISTRICT OFFICES

Hitachi America, Ltd.  
3800 W. 80th Street, Suite 1050  
Bloomington, MN 55431  
Telephone: 612-896-3444  
Fax: 612-896-3443

Hitachi America, Ltd.  
21 Old Main Street, Suite 104  
Fishkill, NY 12524  
Telephone: 914-897-3000  
Fax: 914-897-3007

Hitachi America, Ltd.  
6161 Savoy Drive, Suite 850  
Houston, TX 77036  
Telephone: 713-974-0534  
Fax: 713-974-0587

Hitachi America, Ltd.  
4901 N.W. 17th Way, Suite 302  
Fort Lauderdale, FL 33309  
Telephone: 305-491-6154  
Fax: 305-771-7217

Hitachi America, Ltd.  
4600 S. Ulster Street, Suite 700  
Denver, CO 80237  
Telephone: 303-740-6644  
Fax: 303-740-6609

Hitachi (Canadian) Ltd.  
320 March Road, Suite 602  
Kanata, Ontario, Canada K2K 2E3  
Telephone: 613-591-1990  
Fax: 613-591-1994

---

### MANUFACTURING FACILITY

Hitachi Semiconductor (America) Inc.  
6321 East Campus Circle Drive  
Irving, TX 75063-2712

### ENGINEERING FACILITY

Hitachi Micro Systems, Inc.  
180 Rose Orchard Way  
San Jose, CA 95134

---

*Technical product or pricing questions can be answered by your nearest Hitachi office.  
You may order product literature either by calling your nearest Hitachi office or by calling 1-800-285-1601.*



Our Standards Set Standards

Hitachi America, Ltd.  
Semiconductor & I.C. Division  
Hitachi Plaza  
2000 Sierra Point Parkway, Brisbane, CA 94005-1819  
1-415-589-8300

---

991/10M/GI/LP/MC  
Order Number: M21T132