



# 1991 DATA BOOK UPDATE 1



**TECHNOLOGY AND CAPABILITIES** 

2

**QUALITY AND RELIABILITY** 

3

**PACKAGE DIAGRAM OUTLINES** 

1990/1991 LOGIC DATA BOOK

A

1990/1991 SPECIALIZED MEMORIES DATA BOOK

3

1991 RISC DATA BOOK

1991 SRAW DATA BOOK



#### CONTENTS OVERVIEW

Historically, Integrated Device Technology has presented its product offerings entirely under one cover. In an effort to simplify this information for our customers, it has been divided into four separate data books — Logic, Specialized Memory, RISC and Static RAM.

This 1991 Update offers new and revised information from each of the four 1991 Data Books. Also included is a current, complete packaging section for all IDT product groups. This section will be updated in each subsequent data book.

The Table of Contents contains a listing of the products in the Update. All data sheets are designated by their corresponding Data Book (A = Logic, B = Specialized Memories, C = RISC, and D = Static RAM) and page numbered individually. For example, *Updated 1 C*, centered at the bottom of the page, refers to the 1991 RISC Data Book. The corresponding page number is shown in the lower right corner. New data sheets and application notes follow the partial and complete data sheets in the section with the data book that they will appear in when next published.

A header bar at the top of each change to a partial or complete data sheet indicates which 1990-91 data book the original data sheet can be found in. The reference is organized by data book, section and page number.

IDT, a recognized leader in high-speed CMOS technology, produces a broad line of products. This enables us to provide a complete CMOS solution to designers of high performance digital systems. Not only do our product lines include industry standard devices, they also feature products with faster speed, lower power, and package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

**To find ordering information:** Start with the Ordering Information chart at the back of each **new** data sheet. Updated data sheets — for which only the updated information has been included — should be used in reference with the complete data sheet in the appropriate 1991 Data Book.

To find product data: Start with the Table of Contents, organized by data book (data books are organized with partially updated data sheets at the front, followed by updated full data sheets, then new data sheets) or with the numeric Table of Contents organized across all product lines. These indexes will direct you to the page(s) of the partial, full or new data sheet. Included in the update sections is a header bar above the change which has a reference for locating the complete data sheet in the appropriate 1991 Data Book. Data sheets may be of the following type:

**ADVANCE INFORMATION** — contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

**PRELIMINARY** — contain descriptions for products soon to be, or recently, released to production, including features, pinouts and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.

**FINAL** — contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product families are being introduced frequently. Although this update is published in an effort to keep our customers informed of new and changing data, it is impossible for it to remain current. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.

#### LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

- Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support
  or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the
  labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

The IDT logo is a registered trademark, BUSMUX, Flexi-pak, BICEMOS, CacheRAM, CEMOS, Flow-thru EDC, IDT/ux, MacStation, REAL8, RISC SubSystem, RISController, RISCore, SmartLogic, SyncFIFO, TargetSystem, and R3051 are trademarks of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor Corporation. Intel and i486 are trademarks of Intel Corporation.

# 1

# 1991 DATA BOOK UPDATE 1 TABLE OF CONTENTS

			PAGE
GENERAL INFORM			
			1.1
Table of Contents			1.2
Numeric Table of Conte	ents		1.3
TECHNOLOGY AN	ID CAPABILITIES		2
QUALITY AND RE	LIABILITY		3
PACKAGE DIAGR	AM OUTLINES		
Package Diagram Outli	ne Index		4.2
Monolithic Package Dia	gram Outlines		4.3
	am Outlines		
		LAST BK. U	PDATE PG.
1990/91 LOGIC DA	TA BOOK UPDATES	EACT DIX.	i DATET G
PARTIALLY UPDATED	D DATA SHEETS		
IDT54/74FCT240T	Inverting Octal Buffer/Line Driver	A6.10	A - 2
IDT54/74FCT241T	Inverting Octal Buffer/Line Driver	A6.10	A - 2
IDT54/74FCT244T	Inverting Octal Buffer/Line Driver	A6.10	A - 2
IDT54/74FCT540T	Inverting Octal Buffer/Line Driver	A6.10	A - 2
IDT54/74FCT541T	Inverting Octal Buffer/Line Driver		
IDT54/74FCT299T	8-Input Universal Shift Register w/Common Parallel I/O Pins	A6.13	A - 3
IDT54/74FCT399T	Quad Dual-Port Register		
IDT54/74FCT543T	Non-inverting Octal Latched Transceiver		
IDT49FCT804	High-Speed Tri-Port Bus Multiplexer	A6.29	A - 6
IDT54/74FCT240	Inverting Octal Buffer/Line Driver	A6.40	A - 8
IDT54/74FCT241	Inverting Octal Buffer/Line Driver	A6.40	A - 8
IDT54/74FCT244	Inverting Octal Buffer/Line Driver		
IDT54/74FCT540	Inverting Octal Buffer/Line Driver		
IDT54/74FCT541	Inverting Octal Buffer/Line Driver		
IDT54/74FCT299	8-Input Universal Shift Register w/Common Parallel I/O Pins		
IDT54/74FCT399	Quad Dual-Port Register	A6.47	A - 10
IDT54/74FCT543	Non-inverting Octal Latched Transceiver	A6.49	A - 11
UPDATED FULL DATA	A SHEETS		
IDT73210	Fast Octal Register Transceiver w/Parity	A5.9	A - 14
IDT73211	Fast Octal Register Transceiver w/Parity	A5.9	A - 14
IDT49C466	64-Bit CMOS Flow-ThruEDC Unit	A5.13	A - 30
IDT49FCT805A	Buffer/Clock Driver w/Guaranteed Skew	A6.30	A - 54
IDT49FCT805	Buffer/Clock Driver w/Guaranteed Skew	A6.30	A - 54
IDT49FCT806A	Buffer/Clock Driver w/Guaranteed Skew	A6.30	A - 54
IDT49FCT806	Buffer/Clock Driver w/Guaranteed Skew	A6.30	A - 54
IDT54/74FBT2240A	Inverting Octal Buffer/Line Driver w/25Ω Series Resistor	A6.67	A - 61
IDT54/74FBT2240	Inverting Octal Buffer/Line Driver w/25Ω Series Resistor	A6.67	A - 61
IDT54/74FBT2244A	Inverting Octal Buffer/Line Driver w/25Ω Series Resistor		
IDT54/74FBT2244	Inverting Octal Buffer/Line Driver w/25Ω Series Resistor	A6.68	A - 67
IDT54/74FBT2373A	Octal Transparent Latch w/3-State and 250 Series Resistor	A6.69	A - 73

		LAST BK. U	JPDATE PG
	TA BOOK UPDATES (Continued)		
UPDATED FULL DATA		40.00	4 70
IDT54/74FBT2373	Octal Transparent Latch w/3-State and 25Ω Series Resistor		
IDT54/74FBT2841A	10-Bit Memory Latch w/25Ω Series Resistor		
IDT54/74FBT2841	10-Bit Memory Latch w/25Ω Series Resistor	. Ab./1	. A-80
	AND APPLICATION NOTES		
IDT54/74FCT826T	8-Bit Inverting Register w/Multiple Enable		. A - 88
AN-82	Clock Distribution Simplified w/IDT Guaranteed Skew Clock Drivers		
AN-84	IDT49FCT804 Tri-Port Bus Multiplexer		. A - 106
1990/91 SPECIALIZ	ZED MEMORIES DATA BOOK UPDATES		
PARTIALLY UPDATED			
IDT10484	4K x 4 ECL 10K SRAM (Corner Power)	R5 1	B 2
IDT10464	4K x 4 ECL 10K SRAM (Corner Power)		
IDT100404 IDT101484	4K x 4 ECL 101K SRAM (Corner Power)		
IDT101404	4K x 4 ECL 10K SRAM (Corner Power)		
IDT10A464	4K x 4 ECL 10K SRAM (Corner Power)		
IDT100A484	4K x 4 ECL 101K SRAM (Corner Power)		
IDT1017484	64K x 1 ECL 10K SRAM		
IDT10490 IDT100490	64K x 1 ECL 100K SRAM		
IDT100490			
	64K x 1 ECL 101K SRAM		
IDT10496RL	16K x 4 Self-Timed Reg Input, Latch Output		
IDT100496RL	16K x 4 Self-Timed Reg Input, Latch Output		
IDT101496RL	16K x 4 Self-Timed Reg Input, Latch Output		
IDT10506RL	64K x 4 Self-Timed Reg Input, Latch Output		
IDT100506RL	64K x 4 Self-Timed Reg Input, Latch Output		
IDT101506RL	64K x 4 Self-Timed Reg Input, Latch Output		
IDT7251	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72510	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT7252	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72520	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72511	512 x 18-Bit BiFIFO		
IDT72521	512 x 18-Bit BiFIFO		
IDT7030	8K (1K x 8) Dual-Port RAM (MASTER)		
IDT7040	8K (1K x 8) Dual-Port RAM (SLAVE)	. B7.2	. B-8
IDT7010	9K (1K x 9) Dual-Port RAM (MASTER)		
IDT70104	9K (1K x 9) Dual-Port RAM (SLAVE)		
IDT7MB1006	64K x 16 Dual-Port Static RAM Module		
IDT7MB1008	32K x 16 Dual-Port Static RAM Module		
IDT7M1002	16K x 32 Dual-Port Static RAM Module		
IDT7MP4034	256K x 8 CMOS Static RAM Module	. B8.22	. B - 17
IDT7MB4040	256K x 9 CMOS Static RAM Module		
IDT7MC4032	16K x 32 CMOS Static RAM Module w/Separate Data I/O		
IDT7MP4031	16K x 32 CMOS Static RAM Module	. B8.36	. B - 20
IDT7MP4036	64K x 32 CMOS Static RAM Module	. B8.39	. B - 21
IDT7MP4045	256K x 32 CMOS Static RAM Module	. B8.40	. B - 22
UPDATED FULL DATA	A SHEETS		
IDT10494	16K x 4 ECL 10K SRAM		. B - 26
IDT100494	16K x 4 ECL 100K SRAM		
IDT101494	16K x 4 ECL 101K SRAM		
IDT7M1001	128K x 8 Dual-Port Static RAM Module		
IDT7M1001	64K x 8 Dual-Port Static RAM Module		
IDT7M1003	512K x 16 CMOS Static RAM Module		
DITINI TOTI	OTEN A TO OMOG OLIGIO FIRM MODULE	. 50.07,	. 2 00

UPDATE 1 1.2 2

1990/91 SPECIALIZE	D MEMORIES DATA BOOK UPDATES (Continued)		
NEW DATA SHEETS AND			
IDT10474	1K x 4 ECL 10K SRAM	В٠	- 58
IDT100474	1K x 4 ECL 100K SRAM	В٠	- 58
IDT101474	1K x 4 ECL 101K SRAM	В٠	- 58
IDT10A474	1K x 4 ECL 10K SRAM	В-	- 67
IDT100A474	1K x 4 ECL 100K SRAM	В	- 67
IDT101A474	1K x 4 ECL 101K SRAM	В-	- 67
IDT10480	16K x 1 ECL 10K SRAM	В٠	- 76
IDT100480	16K x 1 ECL 10K SRAM		
IDT101480	16K x 1 ECL 10K SRAM	В٠	- 76
IDT10514	256K x 4 ECL 10K SRAM	В٠	- 85
IDT100514	256K x 4 ECL 10K SRAM	B-	- 85
IDT101514	256K x 4 ECL 10K SRAM	В٠	- 85
IDT10596RR	32K x 9 ECL 10K SRAM	В٠	- 94
IDT100596RR	32K x 9 ECL 10K SRAM	В-	- 94
IDT101596RR	32K x 9 ECL 10K SRAM	В-	- 94
IDT7099	36K (4K x 9-Bit) Synchronous Dual-Port RAM		
Subsystems Custom Modu	ule Capabilities		
IDT71M024	128K x 8 CMOS Static RAM Module		
IDT7M1011	1K x 36 CMOS Dual-Port Static RAM Module		
IDT7M1012	2K x 36 CMOS Dual-Port Static RAM Module		
IDT7M4048	512 x 8 CMOS Static RAM Module — Military		
IDT7M4048	512 x 8 CMOS Static RAM Module — Commercial		
IDT7MB4048	512 x 8 CMOS Static RAM Module — Commercial		
IDT7M4068	256K x 8 CMOS Static RAM Module — Military		
IDT7M4068	256K x 8 CMOS Static RAM Module — Commercial		
IDT7MB4068	256K x 8 CMOS Static RAM Module — Commercial		
IDT7M4077	256K x 32 BiCMOS/CMOS Static RAM Module		
IDT7M7004	32K x 32 CMOS EEPROM Module		
IDT7M7005	32K x 16 SMOS SRAM/EEPROM Module		
IDT7MB4064	64K x 16 BiCMOS Static RAM Module		
IDT7MB4065	256K x 20 BiCMOS/CMOS Static RAM Module		
IDT7MB4066	256K x 16 BiCMOS/CMOS Static RAM Module		
IDT7MB4067	256K x 32 CMOS Static RAM Module		
IDT7MB6139	Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU		
IDT7MP1021	128K x 8 CMOS Dual-Port Static RAM Module		
IDT7MP1023	64K x 8 CMOS Dual-Port Static RAM Module		
IDT7MP4046	256K x 16 CMOS Static RAM Module		-
IDT7MP6074	256K IDT79R4000 Secondary Cache Module Block Family		
DT7MP6084	1MB IDT79R4000 Secondary Cache Module Block Family		
IDT7MP6094	4MB IDT79R4000 Secondary Cache Module Block Family		
DT7MP6085	128K Byte CMOS Secondary Cache Module for the Intel™ i486™		
DT7MP6087	256K Byte CMOS Secondary Cache Module for the Intel <sup>™</sup> i486 <sup>™</sup>		
DT7MP6086	128K Byte CMOS Secondary Cache Module for the Intel™ i486™		
DT7MP9244AT	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules		
DT7MP9244CTZ	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules		
DT7MP9244T	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules		
DT7MP9245AT	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules		
DT7MP9245CTZ	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules		
DT7MP9245T	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules		
	k™" CMOS Module Family		
AN-83	Width Expansion of SyncFIFOs™ (Clocked FIFOs)		
55	The Lapandon of Opinion to Colonol I ii Ooj		-0-

		LAST BK.	JPDATE PG
1991 RISC DATA BO	OOK UPDATES		
PARTIALLY UPDATED I	DATA SHEETS		4
IDT79R3000A	RISC CPU Processor	C5.1	C-2
IDT79R3000AE	RISC CPU Processor		
IDT79R3010A	RISC Floating Point Accelerator (FPA)	C5.3	C-4
IDT79R3010AE	RISC Floating Point Accelerator (FPA)	C5.3	C-4
IDT7RS107	R3000 CPU Modules for High Performance and		
	MultiProcessor Systems	C7.5	C - 5
IDT7RS108	R3000 CPU Modules with 256K Cache	C7.6	C-8
IDT7RS110	Plug Compatible Family of R3000 CPU Modules	C7.8	C - 11
UPDATED FULL DATAS	SHEETS		
IDT79R3051	IDT79R3051 Family of Integrated RISControllers™	C5.5	C - 16
IDT79R3052	IDT79R3051 Family of Integrated RISControllers™		
IDT7RS109	R3000 CPU Modules with 256K Cache		
IDT7RS901	IDT/sim System Integration Manager ROMable Debugging Kernal .		
IDT7RS903	IDT/c Multi-Host C-Compiler System		
IDT7RS905	IDT/fp Floating Point Library for Use with R3000 Compilers		
15 11 11 10 10 10	To the Floating Found Elbrary for Coo With Floods Compilers	· · · · · · · · · · · · · · · · · · ·	0 02
<b>NEW APPLICATION NO</b>	TES		
AN-85	SRAM Timing Parameters for 40MHz R3000A Cache Design		C - 66
AN-86	IDT79R3051™ System Design Example		
AN-87	IDT79R3000/R3001 System Performance Analysis		
AN-88	DMA Techniques with IDT's R3000/R3001 RISC CPU		
AN-89	R3051™ Family Performance in Embedded Applications	• • • • • • • • • • • • • • • • • • • •	C - 124
1991 SRAM DATA B	OOK UPDATES		
PARTIALLY UPDATED			
IDT6116	2K x 8 with Power-Down	D5.1	D-2
IDT61298	64K x 4 with Output Enable and Power-Down	D5.2	D-3
IDT71256	32K x 8 with Power-Down	D5.10	D-3
IDT7164	8K x 8 with Power-Down	D5.17	D-5
IDT61B298	64K x 4 BiCEMOS with Output Enable		
IDT61B98	16K x 4 BiCEMOS with Output Enable	D6.2	D-6
IDT71B256	32K x 8 BiCEMOS	D6.8	D - 7
IDT71B258	64K x 4 BICEMOS	D6.9	D-8
UPDATED FULL DATA S	and the second of the second o		y the
IDT71589	32K x 9 Burst Mode with Power-Down	D5 16	D - 12
IDT718220	16K v 9 v 2 RICEMOS Cache RAM		

#### IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS

# 1

## **NUMERICAL TABLE OF CONTENTS**

LAST BK. UPDATE PG

IDT100474	1K x 4 ECL 100K SRAM		. B - 58
IDT100480	16K x 1 ECL 10K SRAM		
IDT100484	4K x 4 ECL 100K SRAM (Corner Power)		
IDT100490	64K x 1 ECL 100K SRAM	B5.3	. B-2
IDT100494	16K x 4 ECL 100K SRAM		
IDT100496RL	"16K x 4 Self-Timed Reg Input, Latch Output"	B5.6	. B-3
IDT100506RL	"64K x 4 Self-Timed Reg Input, Latch Output"	B5.11	. B-3
IDT100514	256K x 4 ECL 10K SRAM		. B - 85
IDT100596RR	32K x 9 ECL 10K SRAM		. B-94
IDT100A474	1K x 4 ECL 100K SRAM		. B-67
IDT100A484	4K x 4 ECL 100K SRAM (Corner Power)	B5.2	. B-2
IDT101474	1K x 4 ECL 101K SRAM		. B - 58
IDT101480	16K x 1 ECL 10K SRAM		. B - 76
IDT101484	4K x 4 ECL 101K SRAM (Corner Power)	B5.1	. B-2
IDT101490	64K x 1 ECL 101K SRAM	B5.3	. B-2
IDT101494	16K x 4 ECL 101K SRAM		
IDT101496RL	"16K x 4 Self-Timed Reg Input, Latch Output"	B5.6	. B-3
IDT101506RL	"64K x 4 Self-Timed Reg Input, Latch Output"		
IDT101514	256K x 4 ECL 10K SRAM		
IDT101596RR	32K x 9 ECL 10K SRAM		
IDT101A474	1K x 4 ECL 101K SRAM		
IDT101A484	4K x 4 ECL 101K SRAM (Corner Power)		
IDT10474	1K x 4 ECL 10K SRAM		B - 58
IDT10480	16K x 1 ECL 10K SRAM		
IDT10484	4K x 4 ECL 10K SRAM (Corner Power)		
IDT10490	64K x 1 ECL 10K SRAM		
IDT10494	16K x 4 ECL 10K SRAM		
IDT10496RL	"16K x 4 Self-Timed Reg Input, Latch Output"		
IDT10506RL	"64K x 4 Self-Timed Reg Input, Latch Output"		
IDT10514	256K x 4 ECL 10K SRAM		
IDT10596RR	32K x 9 ECL 10K SRAM		
IDT10A474	1K x 4 ECL 10K SRAM		
IDT10A484	4K x 4 ECL 10K SRAM (Corner Power)		
IDT49C466	64-Bit CMOS Flow-ThruEDC Unit		
IDT49FCT804	High-Speed Tri-Port Bus Multiplexer		
IDT49FCT805	Buffer/Clock Driver w/Guaranteed Skew		
IDT49FCT805A	Buffer/Clock Driver w/Guaranteed Skew		
IDT49FCT806	Buffer/Clock Driver w/Guaranteed Skew		
IDT49FCT806A	Buffer/Clock Driver w/Guaranteed Skew		
IDT54/74FBT2240	Inverting Octal Buffer/Line Driver w/25Ω Series Resistor		
IDT54/74FBT2240A	Inverting Octal Buffer/Line Driver w/25Ω Series Resistor		
IDT54/74FBT2244	Inverting Octal Buffer/Line Driver w/25Ω Series Resistor		
IDT54/74FBT2244A	Inverting Octal Buffer/Line Driver w/25Ω Series Resistor		
IDT54/74FBT2373	Octal Transparent Latch w/3-State and 25Ω Series Resistor		
IDT54/74FBT2373A	Octal Transparent Latch w/3-State and 25Ω Series Resistor		
IDT54/74FBT2841	10-Bit Memory Latch w/25Ω Series Resistor		
IDT54/74FBT2841A	10-Bit Memory Latch w/25Ω Series Resistor		
IDT54/74FCT240	Inverting Octal Buffer/Line Driver		
IDT54/74FCT240T	Inverting Octal Buffer/Line Driver		
IDT54/74FCT2401	Inverting Octal Buffer/Line Driver		
IDT54/74FCT241T	Inverting Octal Buffer/Line Driver		
IDT54/74FCT244	Inverting Octal Buffer/Line Driver	A0.4U	. A-0


NUMERICAL TABLE OF CONTENTS (CONTINUED)			UPDATE PG.
IDT54/74FCT244T	Inverting Octal Buffer/Line Driver	A6.10	A - 2
IDT54/74FCT299	8-Input Universal Shift Register w/Common Parallel I/O Pins	A6.43	A - 8
IDT54/74FCT299T	8-Input Universal Shift Register w/Common Parallel I/O Pins		
IDT54/74FCT399	Quad Dual-Port Register	A6.47	A - 10
IDT54/74FCT399T	Quad Dual-Port Register		
IDT54/74FCT540	Inverting Octal Buffer/Line Driver		
IDT54/74FCT540T	Inverting Octal Buffer/Line Driver		
IDT54/74FCT541	Inverting Octal Buffer/Line Driver	A6.40	A - 8
IDT54/74FCT541T	Inverting Octal Buffer/Line Driver		
IDT54/74FCT543	Non-inverting Octal Latched Transceiver		
IDT54/74FCT543T	Non-inverting Octal Latched Transceiver		
IDT54/74FCT826T	8-Bit Inverting Register w/Multiple Enable		
IDT6116	2K x 8 with Power-Down	D5.1	D - 2
IDT61298	64K x 4 with Output Enable and Power-Down		
IDT61B298	64K x 4 BICEMOS with Output Enable		
IDT61B98	16K x 4 BiCEMOS with Output Enable		
IDT7010	9K (1K x 9) Dual-Port RAM (MASTER)		
IDT70104	9K (1K x 9) Dual-Port RAM (SLAVE)		
IDT70104	8K (1K x 8) Dual-Port RAM (MASTER)		
IDT7040	8K (1K x 8) Dual-Port RAM (SLAVE)	B7.2	B - 8
IDT7099	36K (4K x 9-Bit) Synchronous Dual-Port RAM		
IDT71256	32K x 8 with Power-Down	D5 10	D - 3
IDT71589	32K x 9 Burst Mode with Power-Down		
IDT7164	8K x 8 with Power-Down		
IDT71B229	16K x 9 x 2 BiCEMOS Cache RAM		
IDT71B256	32K x 8 BICEMOS		
IDT71B258	64K x 4 BICEMOS		
IDT71M024	128K x 8 CMOS Static RAM Module		
IDT71M024	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72510	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72510	512 x 18-Bit BiFIFO		
IDT7251			and the second s
IDT72520	512 x 18-Bit — 1K x 9-Bit BiFIFO		
	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72521	512 x 18-Bit BiFIFO		
IDT73210	Fast Octal Register Transceiver w/Parity		
IDT73211	Fast Octal Register Transceiver w/Parity RISC CPU Processor	A5.9	A - 14
IDT79R3000A			
IDT79R3000AE	RISC CPU Processor		
IDT79R3010A	RISC Floating Point Accelerator (FPA)		
IDT79R3010AE	RISC Floating Point Accelerator (FPA)		
IDT79R3051	IDT79R3051 Family of Integrated RISControllers™		
IDT79R3052	IDT79R3051 Family of Integrated RISControllers™		
IDT7M1001	128K x 8 Dual-Port Static RAM Module		
IDT7M1002	16K x 32 Dual-Port Static RAM Module		
IDT7M1003	64K x 8 Dual-Port Static RAM Module	B8.4	B - 35
IDT7M1011	1K x 36 CMOS Dual-Port Static RAM Module		
IDT7M1012	2K x 36 CMOS Dual-Port Static RAM Module		
IDT7M4048	512 x 8 CMOS Static RAM Module — Military		
IDT7M4048	512 x 8 CMOS Static RAM Module — Commercial		
IDT7M4068	256K x 8 CMOS Static RAM Module — Military		
IDT7M4068	256K x 8 CMOS Static RAM Module — Commercial		B - 157
IDT7M4077	256K x 32 BiCMOS/CMOS Static RAM Module		
IDT7M7004	32K x 32 CMOS EEPROM Module		
IDT7M7005	32K x 16 SMOS SRAM/EEPROM Module		
IDT7MB1006	64K x 16 Dual-Port Static RAM Module	B8.7	B - 10

UPDATE PG.

LAST BK.

#### IDT7MR1008 32K x 16 Dual-Port Static RAM Module ...... Bs.7 ...... Bs.7 ...... B - 10 IDT7MB4040 512 x 8 CMOS Static RAM Module — Commercial...... B - 139 **IDT7MB4048** IDT7MB4064 64K x 16 BiCMOS Static RAM Module ...... B - 191 IDT7MB4065 256K x 20 BiCMOS/CMOS Static RAM Module ...... B - 198 **IDT7MB4066** IDT7MB4067 256K x 32 CMOS Static RAM Module ...... B - 212 **IDT7MB4068** 256K x 8 CMOS Static RAM Module — Commercial ...... B - 157 Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU ...... B - 218 IDT7MB6139 16K x 32 CMOS Static RAM Module w/Separate Data I/O...... B8.35 ....... B - 18 IDT7MC4032 IDT7MP1021 128K x 8 CMOS Dual-Port Static RAM Module ...... B - 226 IDT7MP1023 64K x 8 CMOS Dual-Port Static RAM Module ...... B - 226 IDT7MP4031 IDT7MP4034 256K x 8 CMOS Static RAM Module ...... B - 17 IDT7MP4036 **IDT7MP4045 IDT7MP4046** 256K x 16 CMOS Static RAM Module ...... B - 227 IDT7MP4047 512K x 16 CMOS Static RAM Module ...... B - 50 IDT7MP6074 256K IDT79R4000 Secondary Cache Module Block Family ...... B - 234 IDT7MP6084 1MB IDT79R4000 Secondary Cache Module Block Family ...... B - 234 IDT7MP6085 128K Byte CMOS Secondary Cache Module for the Intel™ i486™ ...... B - 239 IDT7MP6086 128K Byte CMOS Secondary Cache Module for the Intel™ i486™ ...... B - 247 IDT7MP6087 256K Byte CMOS Secondary Cache Module for the Intel™ i486™ ...... B - 239 4MB IDT79R4000 Secondary Cache Module Block Family ...... B - 234 IDT7MP6094 Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules...... B - 256 IDT7MP9244AT IDT7MP9244CTZ Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules...... B - 256 IDT7MP9244T Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules...... B - 256 IDT7MP9245AT Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules..... IDT7MP9245CTZ Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules..... B - 256 IDT7MP9245T Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules...... B - 256 IDT7RS107 R3000 CPU Modules for High Performance and IDT7RS108 R3000 CPU Modules with 256K Cache ...... C7.6 ...... C7.6 IDT7RS109 R3000 CPU Modules with 256K Cache ...... C - 42 IDT7RS110 Plug Compatible Family of R3000 CPU Modules ...... C7.8 ...... C - 11 IDT7RS901 IDT/sim System Integration Manager ROMable Debugging Kernal ... C8.9 ...... C - 50 IDT7RS903 IDT/c Multi-Host C-Compiler System ...... C8.10 ...... C - 56 IDT7RS905

NUMERICAL TABLE OF CONTENTS (CONTINUED)



## **GENERAL INFORMATION**

1

**TECHNOLOGY AND CAPABILITIES** 

2

**QUALITY AND RELIABILITY** 

.....

**PACKAGE DIAGRAM OUTLINES** 

1990/1991 LOGIC DATA BOOK

Δ,...

1990/1991 SPECIALIZED MEMORIES DATA BOOK

3

1991 RISC DATA BOOK

3

1991 SRAM DATA BOOK

Ď.

<u> </u>					
	Please re informa	fer to your 1 ation. This s	990/91 data section has	a book fo not cha	or current nged.

### **GENERAL INFORMATION**

j.

**TECHNOLOGY AND CAPABILITIES** 

2

**QUALITY AND RELIABILITY** 

3

PACKAGE DIAGRAM OUTLINES

4

1990/1991 LOGIC DATA BOOK

A

1990/1991 SPECIALIZED MEMORIES DATA BOOK

3

1991 RISC DATA BOOK

1991 SRAM DATA BOOK

D

Please refer to your 1990/91 data boo information. This section has not	
information. This section has not	changed.
	grown garage and the second

GENERAL INFORMATION

1

**TECHNOLOGY AND CAPABILITIES** 

2

**QUALITY AND RELIABILITY** 

3

PACKAGE DIAGRAM OUTLINES

4

1990/1991 LOGIC DATA BOOK

Ā

1990/1991 SPECIALIZED MEMORIES DATA BOOK

1991 RISC DATA BOOK

1991 SRAM DATA BOOK



## PACKAGE DIAGRAM OUTLINE INDEX

		SECTION	PAGE
MONOLITHI	IC PACKATE DIAGRAM OUTLINES	4.3	
PKG.	DESCRIPTION		
P16-1	16-Pin Plastic DIP (300 Mil)		34
P22-1	22-Pin Plastic DIP (300 Mil)		34
P28-2	28-Pin Plastic DIP (300 Mil)		34
P32-2	32-Pin Plastic DIP (300 Mil)		34
P18-1	18-Pin Plastic DIP (300 Mil - Full lead)		35
P20-1	20-Pin Plastic DIP (300 Mil - Full lead)		35
P24-1	24-Pin Plastic DIP (300 Mil - Full lead)		35
P24-2	24-Pin Plastic DIP (600 Mil)		36
P28-1	28-Pin Plastic DIP (600 Mil)		36
P32-1	32-Pin Plastic DIP (600 Mil)		36
P40-1	40-Pin Plastic DIP (600 Mil)		36
P48-1	48-Pin Plastic DIP (600 Mil)		36
P64-1	64-Pin Plastic DIP (900 Mil)		36
1 04 1	04 First lastic Dir (300 Mil)		00
D16 1			1
D16-1	16-Pin CERDIP (300 Mil)		
D18-1	18 Pin CERDIP (300 Mil)		1
D20-1	20-Pin CERDIP (300 Mil)		1
D22-1	22-Pin CERDIP (300 Mil)		1
D24-1	24-Pin CERDIP (300 Mil)		1
D28-3	28-Pin CERDIP (300 Mil)		1
D24-3	24-Pin CERDIP (400 Mil)		2
D24-2	24-Pin CERDIP (600 Mil)		2
D28-1	28-Pin CERDIP (600 Mil)		2
D40-1	40-Pin CERDIP (600 Mil)		2
D28-2	28-Pin CERDIP (wide body)		2
D32-1	32-Pin CERDIP (wide body)		2
D40-2	40-Pin CERDIP (wide body)		2
C20-1	20-Pin Sidebraze DIP (300 Mil)		3
C22-1	22-Pin Sidebraze DIP (300 Mil)		3
C24-1	24-Pin Sidebraze DIP (300 Mil)		3
C28-1	28-Pin Sidebraze DIP (300 Mil)		3
C32-3	32-Pin Sidebraze DIP (300 Mil)		3
C28-2	28-Pin Sidebraze DIP (400 Mil)		4
C32-2	32-Pin Sidebraze DIP (40o Mil)		4
C48-1	48-Pin Sidebraze DIP (400 Mil)		4
C24-2	24-Pin Sidebraze DIP (600 Mil)		5
C28-3	28-Pin Sidebraze DIP (600 Mil)		5
C32-1	32-Pin Sidebraze DIP (600 Mil)		5
C40-1	40-Pin Sidebraze DIP (600 Mil)		5
C68-1	68-Pin Sidebraze DIP (600 Mil)		5
C64-1	64-Pin Sidebraze DIP (900 Mil)		6
C64-2	64-Pin Topbraze DIP (900 Mil)		7
0012	04 Fill Topolazo Dil (300 Mil)		•
PG68-2	68-Lead Plastic Pin Grid Array (cavity up)		49
PG84-2	84-Lead Plastic Pin Grid Array (cavity up)	•	49
PG68-2	68-Lead Plastic Pin Grid Array (cavity up)		49
PG84-2	84-Lead Plastic Pin Grid Array (cavity up)		49
1 G04-2	04-Load Flastic Fill Gild Allay (Cavity up)		73
G68-1	68-Lead Pin Grid Array (cavity up)		21
			22
G84-1	84-Lead Pin Grid Array (cavity up)		~~

	SECTION	PAGE
	(ATE DIAGRAM OUTLINES (Continued) 4.3	
PKG.	DESCRIPTION	
G84-3	84-Lead Pin Grid Array (cavity up)	23
G108-1	108-Lead Pin Grid Array (cavity up)	24
G144-2	144-Lead Pin Grid Array (cavity up)	25
G208-1	208-Lead Pin Grid Array (cavity up)	26
GU68-2	68-Lead Pin Grid Array (cavity down)	27
G84-2	84-Lead Pin Grid Array (cavity down)	28
G84-4	84-Lead Pin Grid Array (cavity down)	
G144-1	144-Lead Pin Grid Array (cavity down)	
G144-3	144-Lead Pin Grid Array (cavity down)	
G175-1	175-Lead Pin Grid Array (cavity down)	
G208-2	208-Lead Pin Grid Array (cavity down)	
SO16-1	16-Pin Small Outline IC (gull wing)	37
SO18-1	18-Pin Small Outline IC (gull wing)	
SO20-2	20-Pin Small Outline IC (gull wing)	
SO24-2	24-Pin Small Outline IC (gull wing)	
SO28-2	28-Pin Small Outline IC (gull wing)	
SO28-3	28-Pin Small Outline IC (gull wing)	
SO16-6	16-Pin Small Outline IC (EIAJ — .050 pitch)	
SO20-6	20-Pin Small Outline IC (EIAJ — .050 pitch)	
SO24-6	24-Pin Small Outline IC (EIAJ — .050 pitch)	
SO16-2	16-Pin Small Outline IC (J-bend)	
SO20-1	20-Pin Small Outline IC (J-bend)	
SO24-4	24-Pin Small Outline IC (J-bend)	
SO24-8	24-Pin Small Outline IC (J-bend)	
SO28-5	28-Pin Small Outline IC (J-bend — 300 mil)	
SO28-4.	28-Pin Small Outline IC (J-bend — 350 mil)	
SO32-2		
SO32-3	28-Pin Small Outline IC (J-bend — 300 mil)	
	32-Pin Small Outline IC (J-bend — 400 mil)	
SO48-1	48-Pin Small Outline IC (SSOP — JEDEC)	
SO56-1	56-Pin Small Outline IC (SSOP — JEDEC)	42
SO20-7	20-Pin Small Outline IC (SSOP — EIAJ)	
SO24-7	24-Pin Small Outlien IC (SSOP — EIAJ)	43
J20-1	20-Pin Plastic Leaded Chip Carrier (square)	
J28-1	28-Pin Plastic Leaded Chip Carrier (square)	
J44-1	44-Pin Plastic Leaded Chip Carrier (square)	
J52-1	52-Pin Plastic Leaded Chip Carrier (square)	
J68-1	68-Pin Plastic Leaded Chip Carrier (square)	
J84-1	84-Pin Plastic Leaded Chip Carrier (square)	
J18-1 J32-1	18-Pin Plastic Leaded Chip Carrier (rectangular)	
1.00.0		
L20-2	20-Pin Leadless Chip Carrier (square)	18
L28-1	28-Pin Leadless Chip Carrier (square)	18
L44-1	44-Pin Leadless Chip Carrier (square)	18
L48-1	48-Pin Leadless Chip Carrier (square)	
L52-1	52-Pin Leadless Chip Carrier (square)	
L52-2	52-Pin Leadless Chip Carrier (square)	19
L68-2	68-Pin Leadless Chip Carrier (square)	19
L68-1	68-Pin Leadless Chip Carrier (square)	19
L20-1	20-Pin Leadless Chip Carrier (rectangular)	20
L22-1	22-Pin Leadless Chip Carrier (rectangular)	20
L24-1	24-Pin Leadless Chip Carrier (rectangular)	20

MONOLITHIC PAC	CKATE DIAGRAM OUTLINES (Continued)	SECTION PA
PKG.	DESCRIPTION	
L28-2	28-Pin Leadless Chip Carrier (rectangular)	2
L32-1	32-Pin Leadless Chip Carrier (rectangular)	
E16-1	16-Lead CERPACK	1
E20-1	20-Lead CERPACK	
E24-1	24-Lead CERPACK	
E28-1	28-Lead CERPACK	
E28-2	28-Lead CERPACK	1
CQ84-1	84-Lead CERQUAD (J-bend)	
F20-1	20-Lead Flatpack	8
F20-2	20-Lead Flatpack (.295 body)	8
F24-1	24-Lead Flatpack	
F28-1	28-Lead Flatpack	
F28-2	28-Lead Flatpack	
F48-1	48-Lead Flatpack	
F64-1	64-Lead Flatpack	
F68-1	68-Lead Flatpack	-
F68-2	68-Lead Flatpack	
F84-1	84-Lead Flatpack	
F84-2	84-Lead Flatpack	
F172-1	172-Lead Quad Flatpack (cavity up)	
F172-2	172-Lead Quad Flatpack (cavity dp)	
11/22	172-Lead Guad Flatpack (cavity down)	
PQ80-2	80-Lead Plastic Quad Flatpack (EIAJ)	4
PQ100-1	100-Lead Plastic Quad Flatpack (JEDEC)	
PQ100-2	100-Lead Plastic Quad Flatpack (EIAJ)	
PQ120-2	120-Lead Plastic Quad Flatpack (EIAJ)	
PQ128-2	128-Lead Plastic Quad Flatpack (EIAJ)	4
PQ132-1	132-Lead Plastic Quad Flatpack (JEDEC)	
PQ144-2	144-Lead Plastic Quad Flatpack (EIAJ)	
PQ160-2	160-Lead Plastic Quad Flatpack (EIAJ)	
PQ184-2	184-Lead Plastic Quad Flatpack (EIAJ)	
PQ208-2	208-Lead Plastic Quad Flatpack (EIAJ)	
PG208-2	208-Lead Plastic Pin Grid Array (cavity up)	
		SECTION PA
MODULE PACKA	TE DIAGRAM OUTLINES	4.4
PKG.	DESCRIPTION PA	ART NUMBER
DIP (DUAL IN-LINE PA	ACKAGES)	
M1	32-Pin 0.400mil x 0.820mil LCC71N	M024 71M025
•••		
	32-Pin 400mil Sidehraze DIP 71N	M024 71M025
M2	32-Pin 400mil Sidebraze DIP71N	
M2 M3	32-Pin 600mil Sidebraze DIP71M	ио24, 71Мо25
M2 M3 M4	32-Pin 600mil Sidebraze DIP71N 28-Pin Ceramic Sidebraze DIP7Mi	M024, 71M025 205, 7M206, 7M207
M2 M3 M4 M5	32-Pin 600mil Sidebraze DIP	M024, 71M025 205, 7M206, 7M207 4042
M2 M3 M4 M5 M6	32-Pin 600mil Sidebraze DIP	M024, 71M025 205, 7M206, 7M207 4042 4048 "C"
M2 M3 M4 M5 M6 M7	32-Pin 600mil Sidebraze DIP	M024, 71M025 205, 7M206, 7M207 4042 4048 "C" 4048 "N"
M2 M3 M4 M5 M6 M7	32-Pin 600mil Sidebraze DIP	M024, 71M025 205, 7M206, 7M207 4042 4048 "C" 4048 "N"
M2 M3 M4 M5 M6 M7 M8	32-Pin 600mil Sidebraze DIP	M024, 71M025
M2 M3 M4 M5 M6 M7 M8 M9 M10	32-Pin 600mil Sidebraze DIP	M024, 71M025

MODULE PACKATE	DIAGRAM OUTLINES (Continued)	SECTION 4.4	PAGE
PKG.	DESCRIPTION	PART NUMBER	
DIP (DUAL IN-LINE PAC	KAGES) (Continued)		
M12	32-Pin FR-4 Plastic DIP	7MR4048	7
M13	32-Pin FR-4 Plastic DIP		7
M14	40-Pin Ceramic Sidebraze DIP		8
M15	40-Pin Ceramic Sidebraze DIP		8
M16	40-Pin Ceramic Sidebraze DIP		9
M17	40-Pin Ceramic Sidebraze DIP		9
M18	40-Pin Ceramic Sidebraze DIP		10
M19	40-Pin FR-4 Plastic DIP	7MB4064	10
M20	44-Pin FR-4 Plastic DIP		11
M21	44-Pin FR-4 Plastic DIP		11
M22	48-Pin Ceramic Sidebraze DIP		12
M23	48-Pin FR-4 Plastic DIP	7MB4065	12
M24	48-Pin FR-4 Plastic DIP		13
M25	58-Pin Ceramic Sidebraze DIP		
	7M145, 7M137		13
M26	60-Pin Ceramic Sidebraze DIP	7M1004	14
M27	60-Pin Ceramic Sidebraze DIP	7M1005	14
M28	60-Pin Ceramic Sidebraze DIP	7M4017	15
M29	60-Pin FR-4 Plastic DIP	7MB4067	15
M30	64-Pin Ceramic Sidebraze DIP	7M1001	16
M31	64-Pin Ceramic Sidebraze DIP	7M1003	16
M32	64-Pin Ceramic Sidebraze DIP	7M6032	17
QIP (QUAD IN-LINE PAC			
M33	100-Pin FR-4 Plastic QIP		18
M34	100-Pin FR-4 Plastic QIP		19
M35	100-Pin FR-4 Plastic QIP		20
M36	104-Pin FR-4 Plastic QIP		21
M37	104-Pin FR-4 Plastic QIP		22
M38	104-Pin FR-4 Plastic QIP		23
M39	120-Pin FR-4 Plastic QIP		24
M40	120-Pin FR-4 Plastic QIP		25
M41	128-Pin FR-4 Plastic QIP		26
M42	128-Pin FR-4 Plastic QIP		27
M43	128-Pin FR-4 Plastic QIP		28
M44	132-Pin FR-4 Plastic QIP		29
M45	132-Pin FR-4 Plastic QIP		30
M46	132-Pin FR-4 Plastic QIP		31
M47	164-Pin FR-4 Plastic QIP	7MB6042	32
HIP (HEX IN-LINE PACK	AGES)		
M48	66-Pin Ceramic Sidebraze HIP7M7005		33
M49	66-Pin Ceramic Sidebraze HIP	7M4013 "C"	34
M50	66-Pin Ceramic Sidebraze HIP	7M4013 "N"	35
M51	66-Pin Ceramic Sidebraze HIP	7M7014	36
PGA (PIN GRID ARRAY			
M52	121-Pin Ceramic Sidebraze PGA	7M1002	37
M53	121-Pin Ceramic Sidebraze PGA	7M1011, 7M1012	38

		SECTION	PAGE
MODULE PAC	KATE DIAGRAM OUTLINES (Continued)	4.4	
PKG.	DESCRIPTION	PART NUMBER	
SIP (SINGLE IN-	LINE PACKAGES)		
M54	30-Pin Ceramic Sidebraze SIP	7MC4001	39
M55	30-Pin FR-4 Plastic SIP	8MP824	40
M56	36-Pin FR-4 Plastic SIP	7MP4008	41
M57	36-Pin FR-4 Plastic SIP		42
M58	40-Pin FR-4 Plastic SIP		42
M59	40-Pin FR-4 Plastic SIP	8MP624	43
M60	45-Pin FR-4 Plastic SIP	7MP4046	43
M61	45-Pin FR-4 Plastic SIP	7MP4047	44
DSIP (DUAL SIN	GLE IN-LINE PACKAGES)		
M62 `	28-Pin FR-4 Plastic DSIP	7MP2005, 7MP2011	45
M63	36-Pin Ceramic Sidebraze DSIP		45
M64	88-Pin Ceramic Sidebraze DSIP		46
ZIP (ZIG-ZAG IN-	LINE PACKAGES)		
M65	42-Pin FR-4 Plastic ZIP	7MP4034	47
M66	52-Pin FR-4 Plastic ZIP	7MP2009, 7MP2010	47
M67	64-Pin FR-4 Plastic ZIP	7MP4031, 7MP4036	48
M68	64-Pin FR-4 Plastic ZIP	7MP4045	48
M69	75-Pin FR-4 Plastic ZIP	7MP9244, 7MP9245	49
SIMM (SINGLE II	N-LINE MEMORY MODULE)		
M70	64-Pin FR-4 Plastic SIMM	7MP1021, 7MP1023	50
M71	64-Pin FR-4 Plastic SIMM	7MP4036	50
M72	64-Pin FR-4 Plastic SIMM	7MP4045	51
M73	72-Pin FR-4 Plastic SIMM		
M74	80-Pin FR-4 Plastic SIMM		
	7MP6094	······································	52
M75	80-Pin FR-4 Plastic SIMM		
M76	80-Pin FR-4 Plastic SIMM		


UPDATE 1 4.2

5



#### PACKAGE DIAGRAM OUTLINES

#### DUAL IN-LINE PACKAGES



#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. THE MINIMUM LIMIT FOR DIMENSION 61 MAY BE .023 FOR CORNER LEADS.

## 16-28 LEAD CERDIP (300 MIL)

DWG #	D1	6-1	. D1	8-1	D2	0-1	D2	2-1	D2	4-1	D2	8-3
# OF LDS (N)	1	6	1	8	2	.0	2	.2	2	.4	2	.8
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200
b	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021
b1	.038	.060	.038	.060	.038	.060	.045	.060	.045	.065	.045	.065
С	.009	.012	.009	.012	.009	.012	.009	.012	.009	.014	.009	.014
D	.750	.830	.880	.930	.935	1.060	1.050	1.080	1.240	1.280	1.440	1.485
Е	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310
E1	.290	.320	.290	.320	.290	.320	.300	.320	.300	.320	.300	.320
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC
L	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175
L1	.150	· —	.150	_	.150	_	.150	_	.150	_	.150	_
Q	.015	.055	.015	.055	.015	.060	.015	.060	.015	.060	.015	.060
S	.020	.080	.020	.080	.020	.080	.020	.080	.030	.080	.030	.080
S1	.005		.005	_	.005	-	.005	_	.005	_	.005	_
α	0.	15°	0.	15°	0,	15°	0.	15°	0.	15°	0.	15*


## 24-40 LEAD CERDIP (400 & 600 MIL)

DWG #	D2	4-3	D2	4-2	D28	3-1	D4	0-1
# OF LDS (N)	2	24	24		2	8	40	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.130	.175	.090	.190	.090	.200	.160	.220
b	.015	.021	.014	.023	.014	.023	.014	.023
b1	.045	.065	.038	.060	.038	.065	.038	.065
С	.009	.014	.008	.012	.008	.014	.008	.014
D	1.180	1.250	1.230	1.290	1.440	1.490	2.020	2.070
Е	.350	.410	.500	.610	.510	.545	.510	.545
E1	.380	.420	.590	.620	.590	.620	.590	.620
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC
L	.125	.175	.125	.200	.125	.200	.125	.200
L1	.150	_	.150	_	.150	_	.150	_
Q	.015	.060	.015	.060	.020	.060	.020	.060
S	.030	.070	.030	.080	.030	.080	.030	.080
S1	.005		.005	_	.005	_	.005	_
α	0.	15°	0,	15*	0.	15°	0,	15 <b>°</b>

## 28-40 LEAD CERDIP (WIDE BODY)

DWG #	D2	8-2	D32	2-1	D4	0-2	
# OF LDS (N)	28		3	2	40		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.090	.200	.120	.210	.160	.220	
b	.014	.023	.014	.023	.014	.023	
b1	.038	.065	.038	.065	.038	.065	
С	.008	.014	.008	.014	.008	.014	
D	1.440	1.490	1.625	1.675	2.020	2.070	
E	.570	.600	.570	.600	.570	.600	
E1	.590	.620	.590	.620	.590	.620	
е	.100	BSC	.100	BSC	.100 BSC		
L	.125	.200	.125	.200	.125	.200	
L1	.150	_	.150	_	.150	. –	
Q	.020	.060	.020	.060	.020	.060	
S	.030	.080	.030	.080	.030	.080	
S1	.005	_	.005	_	.005	_	
α	0.	15 <b>°</b>	0.	15 <b>°</b>	0.	15°	


### 20-32 LEAD SIDE BRAZE (300 MIL)



- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C20	0-1	C22	2-1	. C24	1-1	C28	3-1	C32	2-3
# OF LDS (N)	2	0	2	2	2	4	2	8	3	2
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.090	.200	.100	.200	.090	.200	.090	.200	.090	.200
b	.014	.023	.014	.023	.015	.023	.014	.023	.014	.023
b1	.040	.060	.038	.060	.040	.060	.040	.060	.040	.060
С	.008	.015	.008	.015	.008	.015	.008	.015	.008	.014
D	.970	1.060	1.040	1.120	1.180	1.230	1.380	1.420	1.580	1.640
E	.260	.310	.260	.310	.220	.310	.220	.310	.280	.310
E1	.290	.320	.290	.320	.290	.320	.290	.320	.290	.320
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC
<u> </u>	.125	.200	.125	.200	.125	.200	.125	.200	.100	.175
L1	.150	_	.150	_	.150	_	.150	-	.150	
Q	.015	.060	.015	.060	.015	.060	.015	.060	.030	.060
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005	_	.005	_	.005	_	.005		.005	_
S2	.005		.005		.005	L –	.005		.005	


### 28-48 LEAD SIDE BRAZE (400 MIL)



- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C28	3-2	C32	2-2	C48	3-1	
# OF LDS (N)	2	8	3	2	48		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
. <b>A</b>	.090	.200	.090	.200	.085	.190	
b	.014	.023	.014	.023	.014	.023	
b1	.040	.060	.040	.060	.040	.060	
С	.008	.014	.008	.014	.008	.014	
D	1.380	1.420	1.580	1.640	1.690	1.730	
Е	.380	.420	.380	.410	.380	.410	
E1	.390	.420	.390	.420	.390	.420	
е	.100	BSC	.100	BSC	.070 BSC		
L	.100	.175	.100	.175	.125	.175	
L1	.150	1	.150	_	.150	_	
Q	.030	.060	.030	.060	.020	.070	
S	.030	.065	.030	.065	.030	.065	
S1 -	.005	_	.005	_	.005	_	
S2	.005	_	.005	_	.005	-	


### 24-68 LEAD SIDE BRAZE (600 MIL)




- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C24	2	C28	3–3	C32	2-1	C40	)-1	C48	3-2	C68	3-1
# OF LDS (N)	2	4	2	8	3	2	4	0	4	8	6	8
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.090	.190	.085	.190	.100	.190	.085	.190	.100	.190	.085	.190
b	.015	.023	.015	.022	.015	.023	.015	.023	.015	.023	.015	.023
b1	.040	.060	.038	.060	.040	.060	.038	.060	.040	.060	.040	.060
С	.008	.012	.008	.012	.008	.014	.008	.012	.008	.012	.008	.012
D	1.180	1.220	1.380	1.430	1.580	1.640	1.980	2.030	2.370	2.430	2.380	2.440
E	.575	.610	.580	.610	.580	.610	.580	.610	.550	.610	.580	.610
E1	.595	.620	.595	.620	.590	.620	.595	.620	.595	.620	.590	.620
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.070	BSC
L.	.125	.175	.125	.175	.100	<i>.</i> 175	.125	.175	.125	.175	.125	.175
L1	.150	_	.150	_	.150	· -	.150		.150		.150	
Q	.020	.060	.020	.060	.020	.060	.020	.060	.020	.060	.020	.070
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005		.005	_	.005	_	.005	_	.005	-	.005	
S2	.005	_	.005		.005	_	.005	_	.005	_	.005	-

## 64 LEAD SIDE BRAZE (900 MIL)






- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWO #	C64-1				
DWG #	064	4-1			
# OF LDS (N)	64				
SYMBOL	MIN	MAX			
Α	.110	.190			
b	.014	.023			
b1	.040	.060			
С	.008	.015			
D	3.160	3.240			
Ε	.884	.915			
<u>E</u> 1	.890	.920			
е	.100 BSC				
L	.125	.200			
L1	.150	1			
Q	.015	.070			
S	.030	.065			
S1	.005	_			
S2	.005	_			

### 64 LEAD TOP BRAZE (900 MIL)





- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C64	-2			
# OF LDS (N)	64				
SYMBOL	MIN	MAX			
Α	.120	.180			
b	.015	.021			
b1	.040	.060			
С	.009	.012			
D	3.170	3.240			
E	.790	.810			
E1	.880	.915			
E2	.640	.660			
е	.100	BSC			
L	.125	.160			
L1	.150				
Q	.020	.100			
S	.030	.065			
S1	.005	_			
S2	.005	_			

#### **FLATPACKS**

#### 20-28 LEAD FLATPACK







- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F20	0-1	F20	)-2	F24	1-1	F28	3-1	F28	3-2
# OF LDS (N)	2	0	20 (.29	5 BODY)	2	4	2	8	2	8
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.045	.092	.045	.092	.045	.090	.045	.090	.045	.115
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
С	.003	.006	.003	.006	.003	.006	.004	.007	.003	.007
D		.540	_	.540	-	.640	.710	.740	.710	.740
E	.340	.360	.245	.303	.360	.420	.480	.520	.480	.520
E2	.130	_	.130	_	.180	_	.180	-	.180	
E3	.030	_	.030	_	.030		.040	_	.040	_
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
K	.006	.015	.008	.015			_	_	_	-
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.010	.040	.010	.040	.010	.040	.010	.045	.026	.045
S	_	.045	_	.045	_	.045	.—	.045	_	.045
S1	.000	_	.005	_	.005	_	.005	-	.005	_

## FLATPACKS (Continued)

### 48-64 LEAD QUAD FLATPACK






- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F48-1		F.64	1-1
# OF LDS (N)	4	8	6	4
SYMBOL	MIN	MAX	MIN	MAX
A	.089	.108	.070	.090
A1.	.079	.096	.060	.078
A2	.058	.073	.030	.045
b	.018	.022	.016	.020
C	.008	.010	.009	.012
D/E	-	.750	.885	.915
D1/E1	.100	REF	.075	REF
D2/E2	.550	BSC	.750	BSC
e. p	.050 BSC		.050	BSC
L	.350 .450		.350	.450
ND/NE	1	2	1	6 .

### FLATPACKS (Continued)

#### 68 LEAD QUAD FLATPACK






- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F68-1				
# OF LDS (N)	68				
SYMBOL	MIN	MAX			
Α	.080	.145			
A1	.070	.090			
b	.014	.021			
С	.008	.012			
D/E	1.640	1.870			
D1/E1	.926	.970			
D2/E2	.800	BSC			
е	.050	BSC			
L	.350	.450			
ND/NE	1	7			


# 68 LEAD QUAD FLATPACK (FINE PITCH)



- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.


DWG #	F68	3-2	
# OF LDS (N)	6	8	
SYMBOL	MIN	MAX	
Α	.064	.084	
A1	.054	.070	
b	.008	.013	
C	.0045	.008	
D/E	.860	1.100	
D1/E1	.460	.500	
D2/E2	.400	REF	
е	.025 BSC		
L	.200 .300		
ND/NE	1	7	

# 84 LEAD QUAD FLATPACK (CAVITY DOWN)




DWG #	F84-1		
# OF LDS (N)	84		
SYMBOL	MIN	MAX	
Α	_	.140	
A1	_	.105	
b	.014	.020	
С	.007	.013	
D/E	1.485	1.615	
D1/E1	1.130	1.170	
D2/E2	1.000	BSC	
D3/E3	.500	BSC	
е	.050 BSC		
L	.350 .450		
ND/NE	21		

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. CROSS HATCHED AREA INDICATES INTEGRAL METALLIC HEAT SINK.



# 84 LEAD QUAD FLATPACK (CAVITY UP)



DWG #	F84-2			
# OF LDS (N)	84			
SYMBOL	MIN	MAX		
Α	_	.140		
A1	_	.105		
b	.014	.020		
С	.007	.013		
D/E	1.485	1.615		
D1/E1	1.130   1.170			
D2/E2	1.000	BSC		
D3/E3	.500 BSC			
е	.050	BSC		
<u> </u>	.350	.450		
ND/NE	2	21		


#### NOTES

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

.012 MAX AT BRAZE PADS


DETAIL "A"

# 172 LEAD QUAD FLATPACK (CAVITY UP - R3001)




DWG #	F17	'2-1	
# OF LDS (N)	172		
SYMBOL	MIN	MAX	
Α	_	.130	
A1		.105	
b	.006	.010	
С	.004	.008	
D/E	1.580	1.620	
D1/E1	1.135	1.165	
D2/E2	1.050	BSC	
D3/E3	.525	BSC	
е	.025 BSC		
L	.220 .230		
ND/NE	43		

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.




## 172 LEAD QUAD FLATPACK (CAVITY DOWN - R3000A)




DWG #	F172-2			
# OF LDS (N)	1	72		
SYMBOL	MIN	MAX		
Α	-	.140		
A1	_	.105		
b	.006	.010		
С	.004	.008		
D/E	1.580	1.620		
D1/E1	1.135	1.165		
D2/E2	1.050	BSC		
D3/E3	.525 BSC			
е	.025 BSC			
L	.220 .230			
ND/NE	43			

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. CROSS HATCHED AREA INDICATES METALLIC HEAT SINK.



## CERPACKS

### 16-28 LEAD CERPACK




- 1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	E16	3-1	E20	0-1	E2	4-1	E28	8–1	E28	3-2
# OF LDS (N)	1	6	2	0	2	4	2	.8	2	8
SYMBOL	MIN	MAX								
Α	.055	.085	.045	.092	.045	.090	.045	.115	.045	.090
Ь	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
С	.0045	.006	.0045	.006	.0045	.006	.0045	.006	.0045	.006
D	.370	.430	_	.540	_	.640		.740		.740
E	.245	.285	.245	.300	.300	.420	.460	.520	.340	.380
E1	_	.305	_	.305	-	.440	_	.550	- :	.400
е	.050	BSC								
K	.008	.015	.008	.015	.008	.015	.008	.015	.008	.015
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.026	.040	.026	.040	.026	.040	.026	.045	.026	.045
S	-	.045	_	.045	_	.045	_	.045		.045
S1	.005	_	.005		.005		.000	-	.005	_

# **CERQUADS**


# 84 LEAD CERQUAD (J-BEND)



AX .
00
20
32
23
13
90
62
150
C
С


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

### LEADLESS CHIP CARRIERS



### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.



# 20-48 LEAD LCC (SQUARE)


DWG #	L20	0-2	L28-1		L4	4-1	L4	8-1	
# OF LDS (N)	2	20	2	28		44		48	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
A	.064	.100	.064	.100	.064	.120	.055	.120	
A1	.054	.066	.050	.088	.054	.088	.045	.090	
B1	.022	.028	.022	.028	.022	.028	.017	.023	
B2	.072	REF	.072	REF	.072	REF	.072	REF	
В3	.006	.022	.006	.022	.006	.022	.006	.022	
D/E	.342	.358	.442	.460	.640	.660	.554	.572	
D1/E1	.200	BSC	.300	BSC	.500 BSC		.440 BSC		
D2/E2	.100	BSC	.150	BSC	.250	BSC	.220	BSC	
D3/E3	_	.358	_	.460		.560	.500	.535	
е	.050	BSC	.050	BSC	.050	BSC	.040	BSC	
e1	.015	_	.015	_	.015	_	.015	_	
h	.040	REF	.040	REF	.040	REF	.012 F	RADIUS	
J	.020	REF	.020	REF	REF .020 REF		.020 REF		
L	.045	.055	.045	.055	.045	.055	.033	.047	
L1	.045	.055	.045	.055	.045	.055	.033	.047	
L2	.077	.093	.077	.093	.077	.093	.077	.093	
L3	.003	.015	.003	.015	.003	.015	.003	.015	
ND/NE		5		7		1	1	2	

# LEADLESS CHIP CARRIERS (Continued)

# 52-68 LEAD LCC (SQUARE)


DWG #	L5	2-1	L52-2		L6	L68-2		L68-1	
# OF LDS (N)	<u>.</u>	52	Ę	52		68		68	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.061	.087	.082	.120	.082	.120	.065	.120	
A1	.051	.077	.072	.088	.072	.088	.055	.075	
B1	.022	.028	.022	.028	.022	.028	.008	.014	
B2	.072	REF	.072	REF	.072	REF	.072	REF	
В3	.006	.022	.006	.022	.006	.022	.006	.022	
D/E	.739	.761	.739	.761	.938	.962	.554	.566	
D1/E1	.600	BSC	.600	BSC	.800	BSC	.400	BSC	
D2/E2	.300	BSC	.300	BSC	.400	BSC	.200	BSC	
D3/E3	_	.661	_	.661	_	.862	_	.535	
е е	.050	BSC	.050	BSC	.050	BSC	.025	BSC	
e1	.015	_	.015	_	.015		.015	_	
h	.040	REF	.040	REF	.040	REF	.040	REF	
J	.020	REF	.020	REF	.020	.020 REF		.020 REF	
L	.045	.055	.045	.055	.045	.055	.045	.055	
L1	.045	.055	.045	.055	.045	.055	.045	.055	
L2	.077	.093	.075	.093	.075	.095	.077	.093	
L3	.003	.015	.003	.015	.003	.015	.003	.015	
ND/NE	1	3	1	3	1	7	1	7	

# LEADLESS CHIP CARRIERS (Continued)





- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.



DWG #	L2	0-1	L2	2-1	L2	4-1	L2	8-2	L3	2-1
# OF LDS (N)	2	20	2	22		24	28		32	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.060	.075	.064	.100	.064	.120	.060	.120	.060	.120
A1	.050	.065	.054	.063	.054	.066	.050	.088	.050	.088
B1	.022	.028	.022	.028	.022	.028	.022	.028	.022	.028
B2	.072	REF	.072	REF	.072	REF	.072	REF	.072	REF
B3	.006	.022	.006	.022	.006	.022	.006	.022	.006	.022
D	.284	.296	.284	.296	.292	.308	.342	.358	.442	.458
D1	.150	BSC	.150	BSC	.200	BSC	.200	BSC	.300	BSC
D2	.075	BSC	.075	BSC	.100	BSC	.100	BSC	.150	BSC
D3	-	.280	_	.280	_	.308	_	.358	_	.458
Ε	.420	.435	.480	.496	.392	.408	.540	.560	.540	.560
E1	.250	BSC	.300	BSC	.300	BSC	.400	BSC	.400	BSC
E2	.125	BSC	.150	BSC	.150	BSC	.200	BSC	.200	BSC
E3	_	.410	1	.480	-	.408	_	.558	_	.558
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
e1	.015	_	.015	_	.015	_	.015	_	.015	_
h	.040	REF	.012 F	RADIUS	.025	REF	.040	REF	.040	REF
J	.020	REF	.012 F	RADIUS	.015	REF	.020	REF	.020	REF
L	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L1	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L2	.080	.095	.083	.097	.077	.093	.077	.093	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015	.003	.015
ND	-	4		4		5		5		7
NE	(	3		7		7		9		9




- L3

B3 **→** 

### PIN GRID ARRAYS


## 68 PIN PGA (CAVITY UP)



DWG #	G68-1			
# OF PINS (N)	68			
SYMBOL	MIN	MAX		
Α	.070	.145		
ØΒ	.016	.020		
øB1	_	.080		
øB2	.040	.060		
D/E	1.140	1.180		
D1/E1	1.000	BSC		
е	.100	BSC		
L	.120 .140			
М	11			
Q	.040	.060		

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- CHAMFERED CORNERS ARE IDT'S OPTION.


## 84 PIN PGA (CAVITY UP - 12 X 12 GRID)



DWG #	G84	4-1	
# OF PINS (N)	8	4	
SYMBOL	MIN	MAX	
Α	.077	.145	
ØΒ	.016	.020	
øB1	.060	.080	
øB2	.040	.060	
D/E	1.180	1.235	
D1/E1	1.100	BSC	
е	.100	BSC	
L	.120	.140	
М	12		
Q	.025	.060	

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
   SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.


# 84 PIN PGA (CAVITY UP - 11 X 11 GRID)



DWG #	G84-3			
# OF PINS (N)	84			
SYMBOL	MIN	MAX		
Α	.070	.145		
ØΒ	.016	.020		
øB1	080			
øB2	.040 .060			
D/E	1.080 1.12			
D1/E1	1.000	BSC		
е	.100 BSC			
L	.120 .140			
M	11			
Q	.040 .060			

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- CHAMFERED CORNERS ARE IDT'S OPTION.


### 108 PIN PGA (CAVITY UP)



DWG #	G108-1		
# OF PINS (N)	108		
! SYMBOL	MIN	MAX	
Α	.070	.145	
øΒ	.016	.020	
øB1	-	.080	
øB2	.040	.060	
D/E	1.188	1.212	
D1/E1	1.100	BSC	
e	.100	BSC	
L	.120	.140	
, M	12.		
Q	.040 .060		

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
- 4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.

### 144 PIN PGA (CAVITY UP - R3001)



øB2 -

DWG #	G144-2		
# OF PINS (N)	145		
SYMBOL	MIN	MAX	
Α	.082	.125	
ØΒ	.016	.020	
øB1	.060	.080	
øB2	.040	.060	
D/E	1.559 1.59		
D1/E1	1.400 BSC		
е	.100 BSC		
L.	.120 .140		
М	15		

.040

.060


Q

#### NOTES:

SEATING PLANE

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
- 4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.
- 6. EXTRA PIN (D-4) ELECTRICALLY CONNECTED TO D-3.


# 208 PIN PGA (CAVITY UP)



DWG #	G208-1		
# OF PINS (N)	208		
SYMBOL	MIN	MAX	
Α	.070	.145	
ØΒ	.016	.020	
øB1	1	.080	
øB2	.040	.060	
D/E	1.732	1.780	
D1/E1	1.600	BSC	
е	.100	BSC	
L	.125 .140		
М	17		
Q	.040 .060		

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
- 4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.


### 68 PIN PGA (CAVITY DOWN)



DWG #	GU68-2		
# OF PINS (N)	68		
SYMBOL	MIN	MAX	
A	.077	.095	
ØΒ	.016	.020	
øB1	.060	.080	
øB2	.040	.060	
D/E	1.098	1.122	
D1/E1	1.000	BSC	
е	.100 BSC		
L	.120 .140		
M	11		
Q1	.025	.060	

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
   SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.


### 84 PIN PGA (CAVITY DOWN)



DWG #	G84-2			
# OF PINS (N)	84			
SYMBOL	MIN	MAX		
Α	.077	.145		
ØΒ	.016	.020		
øB1	.060	.080		
øB2	.040	.060		
D/E	1.180	1.235		
D1/E1	1.100	BSC		
е	.100	BSC		
L	.100 .120			
М	12			
Q1	.025 .060			

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.


# 84 PIN PGA (CAVITY DOWN - R3010A)



DWG #	G84-4		
# OF PINS (N)	84		
SYMBOL	MIN	MAX	
Α	.077	.145	
ØΒ	.016	.020	
øB1	.060	.080	
øB2	.040	.060	
D/E	1.180	1.235	
D1/E1	1.100	BSC	
е	.100	BSC	
L	.120 .140		
М	12		
Q1	.025 .060		

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
- SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.
- 6. CROSS HATCHED AREA INDICATES INTEGRAL METALLIC HEAT SINK.


### 144 PIN PGA (CAVITY DOWN)



DWG #	G144-1		
# OF PINS (N)	144		
SYMBOL	MIN	MAX	
Α	.082	.100	
ØΒ	.016	.020	
øB1	.060	.080	
øB2	.040	.060	
D/E	1.559	1.590	
D1/E1	1.400	BSC	
е	.100	BSC	
L	.120 .140		
М	15		
Q1	.025 .060		

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- CHAMFERED CORNERS ARE IDT'S OPTION.

### 144 PIN PGA (CAVITY DOWN - R3000A)




øB2 -

DWG #	G144-3		
# OF PINS (N)	145		
SYMBOL	MIN	MAX	
A	.082	.130	
ØΒ	.016	.020	
øB1	.060	.080	
øB2	.040	.060	
D/E	1.559	1.590	
D1/E1	1.400	BSC	
е	.100	BSC	
L	.120 .140		
М	15		
Q1	.025 .060		

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
  - . SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
- 4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.
- 6. EXTRA PIN (D-4) ELECTRICALLY CONNECTED TO D-3.
- CROSS HATCHED AREA INDICATES INTEGRAL METALLIC HEAT SINK.


### 175 PIN PGA (CAVITY DOWN - R3000A)



DWG #	G175-1			
# OF PINS (N)	175			
SYMBOL	MIN	MAX		
Α	.082	.130		
øΒ	.016 .020			
øB1	.060 .080			
øB2	.040 .060			
D/E	1.559 1.590			
D1/E1	1.400	BSC		
e	.100	BSC		
L	.120 .140			
M	15			
Q1	.025 .060			

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- CHAMFERED CORNERS ARE IDT'S OPTION. 5.
- CROSS HATCHED AREA INDICATES INTEGRAL METALLIC HEAT SINK.

### 208 PIN PGA (CAVITY DOWN)




DWG #	G208-2				
# OF PINS (N)	208				
SYMBOL	MIN MAX				
А	.070	.145			
ØΒ	.016	.020			
øB1	_	.080			
øB2	.040 .060				
D/E	1.732 1.78				
D1/E1	1.600	BSC			
е	.100 BSC				
L	.120 .140				
М	17				
Q1	.025 .060				

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
- 4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.

### PLASTIC DUAL IN-LINE PACKAGES


## 16-32 LEAD PLASTIC DIP (300 MIL)



- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P16	6-1	P2	2-1	P28	3-2	P32-	-2
# OF LDS (N)	1	6	2	22	2	.8	3	2
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.140	.165	.145_	.165	.145	.180	.145	.180
A1	.015	.035	.015	.035	.015	.030	.015	.030
b	.015	.022	.015	.022	.015	.022	.016	.022
b1	.050	.070	.050	.065	.045	.065	.045	.060
С	.008	.012	.008	.012	.008	.015	.008	.015
D	.745	.760	1.050	1.060	1.345	1.375	1.545	1.585
E	.300	.325	.300	.320	.300	.325	.300	.325
E1	.247	.260	.240	.270	.270	.295	.275	.295
е	.090	.110	.090	.110	.090	.110	.090	.110
eA	.310	.370	.310	.370	.310	.400	.310	.400
L	.120	.150	.120	.150	.120	.150	.120	.150
α	0.	15°	0°	15°	0.	15°	0.	15 <b>°</b>
S	.015	.035	.020	.040	.020	.042	.020	.060
Q1	.050	.070	.055	.075	.055	.065	.055	.065

# PLASTIC DUAL IN-LINE PACKAGES (Continued)



### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

# 18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)

DWG #	P1	8-1	P20	-1	P24	1-1
# OF LDS (N)	18		20		24	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX
Α	.140	.165	.145	.165	.145	.165
A1	.015	.035	.015	.035	.015	.035
b	.015	.020	.015	.020	.015	.020
b1	.050	.070	.050	.070	.050	.065
С	.008	.012	.008	.012	.008	.012
D	.885	.910	1.022	1.040	1.240	1.255
E	.300	.325	.300	.325	.300	.320
E1	.247	.260	.240	.280	.250	.275
е	.090	.110	.090	.110	.090	.110
eA	.310	.370	.310	.370	.310	.370
L	.120	.150	.120	.150	.120	.150
α	0,	15°	0.	15°	0.	15°
S	.040	.060	.025	.070	.055	.075
Q1	.050	.070	.055	.075	.055	.070

# PLASTIC DUAL IN-LINE PACKAGES (Continued)


# 24-48 LEAD PLASTIC DIP (600 MIL)

DWG #	P2	4-2	P28	3-1	P3	2-1	P4	0-1	P48	3-1
# OF LEADS (N)	2	:4	28	3	3	2	4	0	4	8
SYMBOLS	MIN	MAX								
A	.160	.185	.160	.185	.170	.190	.160	.185	.170	.200
A1	.015	.035	.015	.035	.015	.050	.015	.035	.015	.035
b	.015	.020	.015	.020	.016	.020	.015	.020	.015	.020
b1	.050	.065	.050	.065	.045	.055	.050	.065	.050	.065
С	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	1.240	1.260	1.420	1.460	1.645	1.655	2.050	2.070	2.420	2.450
E	.600	.620	.600	.620	.600	.625	.600	.620	.600	.620
E1	.530	.550	.530	.550	.530	.550	.530	.550	.530	.560
е	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110
eA	.610	.670	.610	.670	.610	.670	.610	.670	.610	.670
L	.120	.150	.120	.150	.125	.135	.120	.150	.120	.150
α	0.	15°	0.	15°	0.	15°	0.	15°	0.	15 <b>°</b>
S	.060	.080	.055	.080	.070	.080	.070	.085	.060	.075
Q1	.060	.080	.060	.080	.065	.075	.060	.080	.060	.080

# 64 LEAD PLASTIC DIP (900 MIL)


DWG #	P6	4-1		
# OF LEADS (N)	64			
SYMBOLS	MIN	MAX		
A	.180	.230		
A1	.015	.040		
b	.015	.020		
b1	.050	.065		
С	.008	.012		
D	3.200	3.220		
Ε	.900	.925		
E1	.790	.810		
е	.090	.110		
eA	.910	1.000		
L	.120	.150		
α	0.	15 <b>°</b>		
S	.045	.065		
Q1	.080	.090		

## SMALL OUTLINE IC



#### NOTES:


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.



16-24 LEAD SMALL OUTLINE (GULL WING)


SEATING PLANE


DWG #	S01	6-1	S018-1		S020-2		S024-2		
# OF LDS (N)	16 (.	300)	18 (.	18 (.300)		20 (.300")		24 (.300")	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
A	.095	.1043	.095	.1043	.095	.1043	.095	.1043	
A1	.005	.0118	.005	.0118	.005	.0118	.005	.0118	
В	.014	.020	.014	.020	.014	.020	.014	.020	
С	.0091	.0125	.0091	.0125	.0091	0125	.0091	.0125	
D	.403	.413	.447	.462	.497	.511	.600	.614	
е	.050	BSC	.050 BSC		.050 BSC		.050 BSC		
E	.292	.2992	.292	.2992	.292	.2992	.292	.2992	
h	.010	.020	.010	.020	.010	.020	.010	.020	
Н	.400	.419	.400	.419	.400	.419	.400	.419	
L	.018	.045	.018	.045	.018	.045	.018	.045	
α	0.	8*	0.	8*	0°	8*	0.	8°	
S	.023	.035	.023	.035	.023	.035	.023	.035	



#### NOTES:


- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.





# 28 LEAD SMALL OUTLINE (GULL WING)

DWG #	S02	28-2	S02	28-3	
# OF LDS (N)	28 (.300")		28 (.	330")	
SYMBOL	MIN	MAX	MIN	MAX	
Α	.095	.1043	.110	.120	
A1	.005	.0118	.005	.014	
В	.014	.020	.014	.019	
С	.0091	.0125	.006	.010	
D	.700	.712	.718	.728	
е	.050	BSC	.050 BSC		
E	.292	.2992	.340	.350	
h	.010	.020	.012	.020	
Н	.400	.419	.462	.478	
L	.018	.045	.028	.045	
α	0.	8*	0	8°	
S	.023	.035	.023	.035	




#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.


## 16-28 LEAD SMALL OUTLINE (EIAJ - .050 PITCH)

DWG #	S01	6 6	503	0-6	502	1 6	
DWG #	301	0-0	302	0-6	S024-6		
# OF LDS (N)	16		2	20		24	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.067	.083	.069	.083	.069	.083	
A1	.003	_	.002 TYP		.002	TYP	
В	.014	.018	.012	.020	.012	.020	
С	.005	.007	.006	.010	.006	.010	
D	.398	.406	.480	.504	.580	.603	
Ε	.197	.220	.205	.220	.205	.220	
е	.050	BSC	.050	BSC	.050 BSC		
Н	.299	.315	.300	.319	.300	.319	
L	.026	.034	.010	_	.010	_	
α	12°	REF	0.	8°	0,	8°	



.025 MIN


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS
- D1 & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSION AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE



# 16-24 LEAD SMALL OUTLINE (J-BEND)

-B1


DWG #	SO1	6-2	500	20 .1	502	11	502	1 0
			S020-1		S024-4		S024-8	
# OF LDS (N)	16 LD (	(.300")	20 LD	(.300")	24 LD	(.300")	24 LD	(.300")
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.120	.140	.120	.140	.130	.148	.120	.140
A1	.078	.095	.078	.095	.082	.095	.078	.091
В	.020	.024	.020	.024	.026	.032	.026	.032
B1	.014	.020	.014	.020	.015	.020	.014	.019
С	.008	.013	.008	.013	.007	.011	.0091	.0125
D1	.400	.412	.500	.512	.620	.630	.602	.612
E	.335	.347	.335	.347	.335	.345	.335	.347
E1	.292	.300	.292	.300	.295	.305	.292	.299
E2	.262	.272	.262	.272	.260	.280	.262	.272
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC
h	.010	.020	.010	.020	.010	.020	.010	.016
S	.023	.035	.023	.035	.032	.043	.032	.043




# 28-32 LEAD SMALL OUTLINE (J-BEND)


DWG #	S02	8-5	S02	8-4	S03	2-2	S03	2-3
# OF LDS (N)	28 LD	(.300")	28 LD	(.350")	32 LD	(.300")	32 LD	(.400")
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.120	.140	.130	.148	.130	.148	.131	.145
A1	.078	.095	.082	.095	.082	.095	.045	.055
В	.020	.024	.026	.032	.026	.032	.026	.032
B1	.014	.020	.016	.020	.016	.020	.015	.020
С	.008	.013	.007	.011	.008	.013	.006	.0125
D1	.700	.712	.720	.730	.820	.830	.820	.830
E	.335	.347	.380	.390	.330	.340	.435	.445
E1	.292	.300	.345	.355	.295	.305	.395	.405
E2	.262	.272	.310	.330	.260	.275	.360	.380
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC
h	.012	.020	.012	.020	.012	.020		
S	.023	.035	.023	.035	.032	.043	.032	.043

# 48 & 56 LEAD SMALL OUTLINE (SSOP - JEDEC)




- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.





DWG #	S04	8-1	S056-1		
# OF LDS (N)	48 (.	300")	56 (.300")		
SYMBOL	MIN	MAX	MIN	MAX	
Α	.095	.110	.095	.110	
A1	.008	.016	.008	.016	
b	.008	.012	.008	.012	
С	.005	.009	.005	.009	
D	.620	.630	.720	.730	
E	.291	.299	.291	.299	
е	.025	BSC	.025	BSC	
Н	.395	.420	.395	.420	
h	.015	.025	.015	.025	
Ľ	.020	.040	.020	.040	
α	0.	8*	0,	8 <b>°</b>	



#### NOTES:


- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.

# 20 & 24 LEAD SMALL OUTLINE (SSOP - EIAJ)

DWG #	S02	0-7	S02	4-7
# OF LDS (N)	2	0	24	
SYMBOLS	MIN	MAX	MIN	MAX
Α	.068	.078	.068	.078
A1	.002	.008	.002	.008
В	.010	.015	.010	.015
С	.005	.009	.005	.009
D	.278	.289	.318	.328
E	.205	.212	.205	.212
е	.025	BSC	.025	BSC
Н	.301	.311	.301	.311
L	.022	.037	.022	.037
α	0.	8*	0.	8°

### PLASTIC QUAD FLATPACKS

## 100-132 LEAD PLASTIC QUAD FLATPACK (JEDEC)



#### NOTES:

SEATING PLANE


- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- PIN 1 IDENTIFIER CAN BE POSITIONED AT EITHER ONE OF THESE TWO LOCATIONS.
- 4. DIMENSIONS D1, D2, E1, AND E2 DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE MOLD PROTRUSIONS ARE AS FOLLOWS: D1 & E1 = .010 MAX. D2 & E2 = .007 MAX.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

DWC #	00 1	DO1	70 1		
DWG #		00-1		32-1	
# OF LDS (N)		00	132		
SYMBOLS	MIN	MAX	MIN	MAX	
Α	.160	.180	.160	.180	
A1	.020	.040	.020	.040	
В	.008	.016	.008	.016	
b1	.008	.012	.008	.012	
С	.0055	.008	.0055	.008	
D	.875	.885	1.075	1.085	
D1	.747	.753	.947	.953	
D2	.897	.903	1.097	1.103	
D3	.600	REF	.800 REF		
е	.025	BSC	.025	BSC	
E	.875	.885	1.075	1.085	
E1	.747	.753	.947	.953	
E2	.897	.903	1.097	1.103	
E3	.600 REF		.800	REF	
L	.020	.030	.020	.030	
α	0.	8*	0.	8*	
ND/NE	25/	/25	33,	/33	

.025 MIN (OPTIONAL)

## PLASTIC QUAD FLATPACKS (Continued)

### 80-128 LEAD PLASTIC QUAD FLATPACK (EIAJ)



DWG #	PQ80-2		PQ100-2		PQ120-2		PQ128-2	
# OF LDS (N)	8			100		20	12	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.110	.124	.110	.124	.136	.156	.136	.156
A1	.010	-	.010	-	.010	1	.010	
A2	.100	.120	.100	.120	.125	.144	.125	.144
С	.005	.008	.005	.008	.005	.008	.005	.008
D	.937	.945	.937	.945	1.252	1.260	1.252	1.260
D1	.783	.791	.783	.791	1.098	1.106	1.098	1.106
D3	.724	REF	.742 REF		.913 REF		.976 REF	
E	.701	.709	.701	.709	1.252	1.260	1.252	1.260
E1	.547	.555	.547	.555	1.098	1.106	1.098	1.106
E3	.472	REF	.486	REF	.913	.913 REF		REF
L	.026	.037	.026	.037	.026	.037	.026	.037
ND/NE	16,	/24	20	/30	30	/30	32	/32
P	.0315	5 BSC	.026	BSC	.026	BSC	.031	5 BSC
W	.012	.018	.012	.018	.012	.018	.012	.018
ZD	.0	32	.0	23	.0	94	.0	63
ZE	.0	39	.0	32	.0	94	.0	63


# PLASTIC QUAD FLATPACKS (Continued)

# 144-208 LEAD PLASTIC QUAD FLATPACK (EIAJ)

DWG #	PQ144-2		PQ160-2		PQ184-2		PQ208-2	
# OF LDS (N)	144		160		184		208	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.136	.156	.136	.156	.136	.156	.136	.156
A1	.010	1	.010	-	.010	-	.010	_
A2	.125	.144	.125	.144	.125	.144	.125	.144
С	.005	.008	.005	.008	.005	.008	.005	.008
D	1.252	1.260	1.252	1.260	1.252	1.260	1.252	1.260
D1	1.098	1.106	1.098	1.106	1.098	1.106	1.098	1.106
D3	.896 RF		.998 REF		.886 REF		1.004 REF	
E	1.252	1.260	1.252	1.260	1.252	1.260	1.252	1.260
E1	1.098	1.106	1.098	1.106	1.098	1.106	1.098	1.106
E3	.896 REF		.998 REF		.886 REF		1.004 REF	
L	.026	.037	.026	.037	.026	.037	.026	.037
ND/NE	36/36		40/40		46/46		52/52	
Р	.026 BSC		.026 BSC		.020 BSC		.020 BSC	
W	.009	.014	.009	.014	.009	.014	.009	.014
ZD	.103		.052		.108		.049	
ZE	.103		.052		.108		.049	

## PLASTIC LEADED CHIP CARRIERS

## 20-84 LEAD PLCC (SQUARE)





- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- 5. ND & NE REPRESENT NUMBER OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

DWG #	J20-1		J28-1		J44-1		J52-1		J68-1		J84-1	
# OF LDS	20		28		44		52		68		84	
SYMBOL	MIN	MAX										
Α	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180
- A1	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115
В	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032
b1	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021
С	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040
C1	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
D1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
D2/E2	.290	.330	.390	.430	.590	.630	.690	.730	.890	.930	1.090	1.130
D3/E3	.200	REF	.300	REF	.500	REF	.600	REF	.800	REF	1.000	REF
E	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
E1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
е	.050	BSC										
ND/NE		5		7	1	1	1	3	1	7		21

## PLASTIC LEADED CHIP CARRIERS (Continued)

## 18-32 LEAD PLCC (RECTANGULAR)






DWG #	J18	3—1	J32-1		
# OF LDS	1	8	32		
SYMBOL	MIN	MAX	MIN	MAX	
Α	.120	.140	.120	.140	
A1	.075	.095	.075	.095	
В	.026	.032	.026	.032	
b1	.013	.021	.013	.021	
С	.015	.040	.015	.040	
C1	.008	.012	.008	.012	
C2	-	_	.005	.015	
D	.320	.335	.485	.495	
D1	.289	.293	.449	.453	
D2	.225	.265	.390	.430	
D3	.150 REF		.300 REF		
E	.520	.535	.585	.595	
E1	.489	.493	.549	.553	
E2	.422	.465	.490	.530	
E3	.200	REF	.400 REF		
е	.050	BSC	.050 BSC		
ND /NE	1	/ 5	7 / 0		

#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PACKAGE.

## PLASTIC PIN GRID ARRAYS

## 68-208 PIN PGA (CAVITY UP)



### NOTES:


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC PIN SPACING BETWEEN CENTERS.

- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
   SYMBOL "N" REPRESENTS THE NUMBER OF PINS.
   DIM. "A" INCLUDES BOTH THE PKG BODY & THE LID. IT DOES NOT INCLUDE HEATSINK OR OTHER ATTACHED FEATURES.
- PIN DIAMETER "C" EXCLUDES SOLDER DIP OR OTHER LEAD FINISH.
- 7. PIN TIPS MAY HAVE RADIUS OR CHAMFER.

DWG No.	PG	68-2	PG	84-2	PG 208-2		
# OF PINS (N)	68	PIN	84	PIN	208 PIN		
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	
*A , , ,	.115	.160	.115	.160	.115	.160	
С	.016	.020	.016	.020	.016	.020	
D	1.140	1.180	1.140	1.180	1.740	1.780	
D1	1.000	O BSC	1.00	0 BSC	1.600 BSC		
E	1.140	1.180	1.140	1.180	1.740	1.780	
E1	1.000	0 BSC	1.00	0 BSC	1.600 BSC		
е	.100 BSC		.100	BSC	.100 BSC		
L	.100	.160	.100	.160	.100	.160	
M	11		1	1	17		
Q	.040	.070	.040	.070	.040	.070	


## **LEADLESS CHIP CARRIER PACKAGES**

#### 32Pin 0.400mil x 0.820mil LCC - M1




## **DUAL IN-LINE PACKAGES**

#### 32-Pin 400mil Ceramic Sidebraze DIP - M2





### 32-Pin 600mil Ceramic Sidebraze DIP - M3




### **DUAL IN-LINE PACKAGES**


#### 28-Pin Ceramic Sidebraze DIP - M4







#### 32-Pin Ceramic Sidebraze DIP - M6







### 32-Pin Ceramic Sidebraze DIP - M8





#### 32-Pin Ceramic Sidebraze DIP - M10







# 4


## **DUAL IN-LINE PACKAGES (Continued)**


#### 32-Pin FR-4 Plastic DIP - M12







#### 40-Pin Ceramic Sidebraze DIP - M14







#### 40-Pin Ceramic Sidebraze DIP - M16







### 40-Pin Ceramic Sidebraze DIP - M18







#### 44-Pin FR-4 Plastic DIP - M20







#### 48-Pin Ceramic Sidebraze DIP - M22







#### 48-Pin FR-4 Plastic DIP - M24







### 60-Pin Ceramic Sidebraze DIP - M26







#### 60-Pin Ceramic Sidebraze DIP - M28







#### 64-Pin Ceramic Sidebraze DIP - M30











### **QUAD IN-LINE PACKAGES**





















#### 120-Pin FR-4 Plastic QIP - M40







UPDATE 1 4.4









**BOTTOM VIEW** 




**BOTTOM VIEW** 




**BOTTOM VIEW** 



#### 132-Pin FR-4 Plastic QIP - M46




**BOTTOM VIEW** 




**BOTTOM VIEW** 

### **HEX IN-LINE PACKAGES**




## **HEX IN-LINE PACKAGES (Continued)**

#### 66-Pin Ceramic Sidebraze HIP - M49




### **HEX IN-LINE PACKAGES (Continued)**

## 66-Pin Ceramic Sidebraze HIP - M50




## **HEX IN-LINE PACKAGES (Continued)**

#### 66-Pin Ceramic Sidebraze HIP - M51




### **PIN GRID ARRAY PACKAGES**

#### 121-Pin Ceramic Sidebraze PGA - M52




### **PIN GRID ARRAY PACKAGES (Continued)**

#### 121-Pin Ceramic Sidebraze PGA - M53




### SINGLE IN-LINE PACKAGES

#### 30-Pin Ceramic Sidebraze SIP - M54





UPDATE 1 4.4

### **SINGLE IN-LINE PACKAGES (CONTINUED)**




### **SINGLE IN-LINE PACKAGES (Continued)**






### **SINGLE IN-LINE PACKAGES (Continued)**

#### 36-Pin FR-4 Plastic SIP - M57







## Z


### **SINGLE IN-LINE PACKAGES (Continued)**

### 40-Pin FR-4 Plastic SIP - M59






## **SINGLE IN-LINE PACKAGES (Continued)**




#### **DUAL SINGLE IN-LINE PACKAGES**


#### 28-Pin FR-4 Plastic DSIP - M62




FRONT VIEW




#### 36-Pin Ceramic Sidebraze DSIP - M63





### **DUAL SINGLE IN-LINE PACKAGES (Continued)**


#### 88-Pin Ceramic Sidebraze DSIP - M64




## 4

#### **ZIG-ZAG IN-LINE PACKAGES**


#### 42-Pin FR-4 Plastic ZIP - M65








### **ZIG-ZAG IN-LINE PACKAGES (Continued)**

#### 64-Pin FR-4 Plastic ZIP - M67











### **ZIG-ZAG IN-LINE PACKAGES (Continued)**




#### SINGLE IN-LINE MEMORY MODULES

64-Pin FR-4 Plastic SIMM - M70


Module Dimensions for Package M70 are not yet finalized. Please consult the factory for further details.



### **SINGLE IN-LINE MEMORY MODULES (Continued)**





72-Pin FR-4 Plastic SIMM - M73




### **SINGLE IN-LINE MEMORY MODULES (Continued)**


#### 80-Pin FR-4 Plastic SIMM - M74





## **SINGLE IN-LINE MEMORY MODULES (Continued)**





GENERAL INFORMATION	1
TECHNOLOGY AND CAPABILITIES	2
QUALITY AND RELIABILITY	3
PACKAGE DIAGRAM OUTLINES	4
1990/1991 LOGIC DATA BOOK	A
1990/1991 SPECIALIZED MEMORIES DATA BOOK	В
1991 RISC DATA BOOK	C

1991 SRAM DATA BOOK

# 1991 DATA BOOK UPDATE 1 TABLE OF CONTENTS

LAST BK. UPDATE PG. 1990/91 LOGIC DATA BOOK UPDATES PARTIALLY UPDATED DATA SHEETS Inverting Octal Buffer/Line Driver ...... A - 2 IDT54/74FCT240T IDT54/74FCT241T IDT54/74FCT244T IDT54/74FCT540T Inverting Octal Buffer/Line Driver ...... A - 2 IDT54/74FCT541T IDT54/74FCT299T 8-Input Universal Shift Register w/Common Parallel I/O Pins .......... A6.13 ......... A - 3 IDT54/74FCT399T Quad Dual-Port Register...... A - 5 IDT54/74FCT543T IDT49FCT804 IDT54/74FCT240 IDT54/74FCT241 IDT54/74FCT244 IDT54/74FCT540 IDT54/74FCT541 IDT54/74FCT299 8-Input Universal Shift Register w/Common Parallel I/O Pins .......... A6.43 ......... A - 8 IDT54/74FCT399 Quad Dual-Port Register...... A - 10 IDT54/74FCT543 **UPDATED FULL DATA SHEETS** IDT73210 Fast Octal Register Transceiver w/Parity ...... A5.9 ...... A5.9 ...... A - 14 IDT73211 Fast Octal Register Transceiver w/Parity ....... A5.9 ...... A5.9 ...... A - 14 IDT49C466 64-Bit CMOS Flow-ThruEDC Unit...... A - 30 IDT49FCT805A IDT49FCT805 Buffer/Clock Driver w/Guaranteed Skew ...... A6.30 ....... A - 54 IDT49FCT806A IDT49FCT806 IDT54/74FBT2240A IDT54/74FBT2240 IDT54/74FBT2244A IDT54/74FBT2244 IDT54/74FBT2373A IDT54/74FBT2373 IDT54/74FBT2841A IDT54/74FBT2841 **NEW DATA SHEETS AND APPLICATION NOTES** 8-Bit Inverting Register w/Multiple Enable ...... A - 88 IDT54/74FCT826T AN-82 Clock Distribution Simplified w/IDT Guaranteed Skew Clock Drivers ....... A - 95 IDT49FCT804 Tri-Port Bus Multiplexer ...... A - 106 AN-84

Δ

The following section contains partial data sheets that appeared in the 1991 LOGIC Data Book. These data sheets had changes to less than 50% of the overall contents. Refer to the bars above changes to see where that section can be found in the 1991 LOGIC Data Book.

### IDT54/74FCT240T/AT/CT, IDT54/74FCT241T/AT/CT IDT54/74FCT244T/AT/CT, IDT54/74FCT540T/AT/CT IDT54/74FCT541T/AT/CT

Data Book A, Section 6.10, Page 2

#### PIN CONFIGURATIONS IDT54/74FCT240T IDT54/74FCT241T/244T IDT54/74FCT540T/541T OE<sub>A</sub> OEA I 1 20 OFA I Vcc Vcc □ Vcc 19 19 19 2 DA<sub>0</sub> [ 2 **OE**B 2 DA<sub>0</sub> □ <del>OE</del>в\* DoΓ **OE**<sub>B</sub> 18 18 OB<sub>0</sub> [ 3 18 3 3 $\overline{OA}$ 0 OB<sub>0</sub> F OΑo D<sub>1</sub>Γ On\* DA<sub>1</sub> 17 17 17 DB<sub>0</sub> DA<sub>1</sub> [ 4 D<sub>2</sub>[ 4 O<sub>1</sub>\* P20-1 P20-1 DB₀ P20-1 OB<sub>1</sub> I 5 D20-1 OA<sub>1</sub> 16 16 16 OB<sub>1</sub> F D20-1 OA<sub>1</sub> D<sub>3</sub>[ D20-1 O2\* SO20-2 SO20-2 SO20-2 15 DB<sub>1</sub> 15 6 15 DA<sub>2</sub> [ DA<sub>2</sub> [ DB<sub>1</sub> D<sub>4</sub>Γ O3\* 7 SO20-6 SO20-6 SO20-6 OB<sub>2</sub> □ 17 14 14 7 14 OA<sub>2</sub> OB<sub>2</sub> $\Gamma$ D<sub>5</sub> $\Gamma$ O<sub>4</sub>\* OA<sub>2</sub> ጲ 8 13 DA3 13 DB<sub>2</sub> 13 8 O5\* E20-1 DA<sub>3</sub> [ 8 □ DB2 D<sub>6</sub> $\Gamma$ E20-1 E20-1 OB₃ ┌ 9 12 $\overline{OA}_3$ 12 9 12 O6\* ОВ3 9 D7[ OA<sub>3</sub> GND F 11 11 10 11 DB<sub>3</sub> GND 10 GNDF 10 DB<sub>3</sub> 07\* DIP/SOIC/EIAJ/CERPACK DIP/SOIC/EIAJ/CERPACK DIP/SOIC/EIAJ/CERPACK **TOP VIEW TOP VIEW TOP VIEW**

IDT54/74FCT240T/AT/CT, IDT54/74FCT241T/AT/CT IDT54/74FCT244T/AT/CT, IDT54/74FCT540T/AT/CT IDT54/74FCT541T/AT/CT

Data Book A, Section 6.10, Page 6


#### SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT240T

				4/74F	CT240	г	54/74FCT240AT				54				
	i.		Co	m'l.	М	ii.	Coi	m'l.	м	11	Co	m'l.	М	III.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Unit
tPLH tPHL	Propagation Delay Dn to On	CL = 50pF RL = 500Ω	1.5	8.0	1.5	9.0	1.5	4.8	1.5	5.1	1.5	4.3	1.5	4.7	ns
tPZH tPZL	Output Enable Time		1.5	10.0	1.5	10.5	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6,5	ns
tPHZ tPLZ	Output Disable Time		1.5	9.5	1.5	10.0	1.5	5.6	1.5	5.9	1.5	5.2	1.5	5.7	ns

IDT54/74FCT240T/AT/CT, IDT54/74FCT241T/AT/CT IDT54/74FCT244T/AT/CT, IDT54/74FCT540T/AT/CT IDT54/74FCT541T/AT/CT

Data Book A, Section 6.10, Page 8

#### ORDERING INFORMATION



#### **FEATURES:**

- IDT54/74FCT299T equivalent to FAST™ speed
- IDT54/74FCT299AT 25% faster than FAST™
- IDT54/74FCT299CT 35% faster than FAST™


#### DESCRIPTION:

The IDT54/74FCT299T and IDT54/74FCT299AT/CT are built using advanced CEMOS $^{\text{TM}}$ , a dual-metal CMOS technology.

### IDT54/74FCT299T/AT/CT

Data Book A, Section 6.13, Page 2

#### **PIN CONFIGURATIONS**



DIP/SOIC/EIAJ/CERPACK TOP VIEW

A


#### **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

			ID.	Γ54/74	FCT29	9T	ID	Г54/74	FCT29	PAT .	IDTS	4/74F	CT299	СТ	
	4	a Nachal	Co	m'i.	М		Co	m'l.	N	lil.	Cor	n'I.	M	ii.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPLH tPHL	Propagation Delay CP to Q0 or Q7	CL = 50pF RL = 500Ω	2.0	10.0	2.0	14.0	2.0	7.2	2.0	9.5	2.0	6.5	2.0	7.5	ns
tPLH tPHL	Propagation Delay CP to I/On		2.0	12.0	2.0	12.0	2.0	7.2	2.0	9.5	2.0	6.5	2.0	7.5	ns
tPHL	Propagation Delay MR to Q0 or Q7		2.0	10.0	2.0	10.5	2.0	7.2	2.0	9.5	2.0	6.5	2.0	7.5	ns
tPHL	Propagation Delay MR to I/On		2.0	15.0	2.0	15.0	2.0	8.7	2.0	11.5	2.0	6.5	2.0	7.5	ns
tPZH tPZL	Output Enable Time OEn to I/On		1.5	11.0	1.5	15.0	1.5	6.5	1.5	7.5	1,5	6.5	1.5	7.5	ns
tPHZ tPLZ	Output Disable Time OEn to I/On		1.5	7.0	1.5	9.0	1.5	6.0	1.5	6.5	1,5	6.0	1.5	6.5	ns
tsu	Set-up Time HIGH or LOW S0 or S1 to CP		7.5	_	7.5	_	3.5	_	4.0	_	3.5	1	4.0	-	ns
tsu	Set-up Time HIGH or LOW I/On, DS0 or DS7 to CP		5.5	_	5.5	_	4.0	-	4.5	-	4.0	1	4.5		ns
tH	Hold Time HIGH or LOW S0 or S1 to CP		1.0	_	1.0	_	1.0		1.0		1.0	1	1.0		ns
tH	Hold Time HIGH or LOW I/On, DS0 or DS7 to CP		1.5	_	1.5	_	1.5	-	1.5	_	1.5	-	1.5		ns
tw	CP Pulse Width HIGH or LOW		7.0	_	7.0	_	5.0		6.0	_	5.0	-	6.0		ns
tw	MR Pulse Width LOW		7.0		7.0	_	5.0	1	6.0	1	5.0	-	6.0	-	ns
trem	Recovery Time MR to I/On		7.0	_	7.0	_	5.0	_	6.0	-	5.0		6.0	-	ns

#### IDT54/74FCT299T/AT/CT


Data Book A, Section 6.13, Page 7

#### **ORDERING INFORMATION**



# A


#### **PIN CONFIGURATION**



#### IDT54/74FCT399T/AT/CT

Data Book A, Section 6.17, Page 7

#### ORDERING INFORMATION




#### IDT54/74FCT543T/AT/CT

Data Book A, Section 6.19, Page 1

#### **FEATURES:**

- IDT54/74FCT543T equivalent to FAST™ speed
- IDT54/74FCT543AT 25% faster than FAST™
- \* IDT54/74FCT543CT 40% faster than FAST\*\*

#### PIN CONFIGURATIONS



### IDT54/74FCT543T/AT/CT

Data Book A, Section 6.19, Page 5

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			IDT	54/74	FCT54	3T	IDT5	4/74F	CT543	BAT	IDT:	54/74	FCT54	зст	
			Co	m'l.	M	il.	Cor	η'Ι.	M	il.	Co	m'l.		VIII.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2	Мах	Min.(2	Max.	Unit
tPLH tPHL	Propagation Delay Transparent Mode	CL = 50pF RL = 500Ω	2.5	8.5	2.5	10.0		6.5	2.5	7.5		5.3			ns
tPLH tPHL	An to Bn or Bn to An  Propagation Delay  LEBA to An, LEAB to Bn		2.5	12.5	2.5	14.0	2.5	8.0	2.5	9.0	2.5	7.0	2.5	8.0	ns
tPZH tPZL	Output Enable Time OEBA or OEAB to Anor Bn CEBA or CEAB to Anor Bn		2.0	12.0	2.0	14.0	2.0	9.0	2.0	10.0	2.0	8.0	2.0	9.0	ns
tPHZ tPLZ	Output Disable Time OEBA or OEAB to Anor Bn CEBA or CEAB to Anor Bn		2.0	9.0	2.0	13.0	2.0	7.5	2.0	8.5	2.0	6.5	2.0	7.5	ns
tsu	Set-up Time, HIGH or LOW An or Bn to LEBA or LEAB	` .	3.0	-	3.0	-	2.0	_	2.0	_	2.0	-	2.0	-	ns
tH	Hold Time, HIGH or LOW An or Bn to LEBA or LEAB		2.0	_	2.0	-	2.0	_	2.0	_	2.0	-	2.0	-	ns
tw	LEBA or LEAB Pulse Width LOW		5.0	_	5.0	_	5.0	_	5.0	-	5.0	-	5.0	-	ns

IDT49FCT804/A/C


Data Book A, Section 6.29, Page 1

#### **FEATURES:**

· Available in plastic and sidebraze DIPs, and PLCC

# A

### PIN CONFIGURATION



DIP TOP VIEW


IDT49FCT804/A/C

Data Book A, Section 6.29, Page 6

### **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

			IDT49FCT804					DT49F	CT804	1	Ī	DT49F	CT8040	;	
			Coi	m'l.	М	il.	Co	m'l.	М	il.	Co	m'i.	M	il.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPHL tPLH	Propagation Delay Port to Port	CL = 50pF RL = 500Ω	1.5	10.8	1.5	11.8	1.5	9.0	1.5	10.0	1.5	7.2	1.5	8.2	ns
tPHL tPLH	Propagation Delay LEx to Port		1.5	14.4	1.5	15.8	1.5	12.0	1.5	13.0	1.5	8.7	1.5	10.2	ns
tPHL tPLH	Propagation Delay So or S1 to port		1.5	13.2	1.5	14.8	1.5	11.0	1.5	12.0	1.5	8.2	1.5	9.2	ns
tPHL tPLH	Propagation Delay So or S1 to RAM OE		1.5	14.4	1.5	15.8	1.5	12.0	1.5	13.0	1.5	9.2	1.5	10.2	ns
tPHL tPLH	Propagation Delay Dxx to RAM OE		1.5	10.8	1.5	11.8	1.5	9.0	1.5	10.0	1.5	7.2	1.5	8.2	ns
tPZL tPZH	Output Enable Time Dxx or OEx to Port <sup>(3)</sup>		1.5	13.0	1.5	14.0	1.5	11.5	1.5	12.5	1.5	8.0	1.5	9.5	ns
tPLZ tPHZ	Output Disable Time Dxx or OEx to Port <sup>(3)</sup>		1.5	10.0	1.5	11.0	1.5	9.0	1.5	10.0	1.5	7.7	1.5	9.2	ns

#### ORDERING INFORMATION



IDT54/74FCT240/A/C, IDT54/74FCT241/A/C IDT54/74FCT244/A/C, IDT54/74FCT540/A/C IDT54/74FCT541/A/C

Data Book A, Section 6.40, Page 6

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT240(1,2)

		1		54/74F	CT240	)	54/74FCT24			T240A		54/74FCT240C			
			Co	m'l.	M	il.	Co	m'l.	М	lil.	Co	m'l.	М	lil.	
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tPLH tPHL	Propagation Delay Dn to On	CL = 50pF RL = 500Ω	1.5	8.0	1.5	9.0	1.5	4.8	1.5	5.1	1.5	4.3	1.5	4.7	ns
tPZH tPZL	Output Enable Time		1.5	10.0	1.5	10.5	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6,5	ns
tPHZ tPLZ	Output Disable Time		1.5	9.5	1.5	10.0	1.5	5.6	1.5	5.9	1.5	5.2	1.5	5.7	ns

### IDT54/74FCT299/A/C

### Data Book A, Section 6.43, Page 1

#### **FEATURES:**

- IDT54/74FCT299 equivalent to FAST™ speed
- IDT54/74FCT299A 25% faster than FAST™
- IDT54/74FCT299C 35% faster than FAST™

### **DESCRIPTION:**

The IDT54/74FCT299 and IDT54/74FCT299A/C are built using advanced CEMOS™, a dual-metal CMOS technology. The IDT54/74FCT299 and IDT54/74FCT299A/C are 8-input universal shift/storage registers with 3-state outputs.

### **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

		1	IDT	54/74F	CT299		IDT:	54/74F	-CT299	A	HD	T54/7	4FCT29	9C	
			Cor		М		Com			lil.	Com'	L	M	II.	
Symbol		Condition <sup>(1)</sup>	Min. <sup>(2)</sup>		Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	_	Min. <sup>(2)</sup>			Max.	Min. <sup>(2)</sup>		Unit
tPLH tPHL	Propagation Delay CP to Qo or Q7	CL = 50pF RL = 500Ω	2.0	10.0	2.0	14.0	2.0	7.2	2.0	9.5	2.0	6.5	2.0	7.5	ns
tPLH tPHL	Propagation Delay CP to I/On		2.0	12.0	2.0	12.0	2.0	7.2	2.0	9.5	2.0	6.5	2.0	7.5	ns
t PHL.	Propagation Delay MR to Qo or Q7		2.0	10.0	2.0	10.5	2.0	7.2	2.0	9.5	2.0	6.5	2.0	7.5	ns
tPHL	Propagation Delay MR to I/On		2.0	15.0	2.0	15.0	2.0	8.7	2.0	11.5	2.0	6.5	2.0	7,5	ns
tPZH tPZL	Output Enable Time OEn to I/On		1.5	11.0	1.5	15.0	1.5	6.5	1.5	7.5	1.5	6.5	1.5	7.5	ns
tPHZ tPLZ	Output Disable Time OEn to I/On		1.5	7.0	1.5	9.0	1.5	6.0	1.5	6.5	1.5	6.0	1.5	6.5	ns
tsu	Set-up Time HIGH or LOW So or S1 to CP		7.5	_	7.5		3.5	1	4.0	_	3.5	-	4.0	-	ä
tH	Hold Time HIGH or LOW So or S1 to CP		1.0	_	1.0	-	1.0	· —	1.0	_	1.0	-	1.0	-	Пŝ
tsu	Set-up Time HIGH or LOW I/On, DS0 or DS7 to CP		5.5	_	5.5	_	4.0	_	4.5		4.0	-	4.5	1	S
tH	Hold Time HIGH or LOW I/On, DSo or DS7 to CP		1.5	_	1.5	_	1.5	_	1.5	_	1.5		1.5	-	пз
tw	CP Pulse width HIGH or LOW		7.0	_	7.0	_	5.0	_	6.0	-	5.0	_	6.0	-	ns
tw	MR Pulse Width LOW		7.0	_	7.0	_	5.0	_	6.0	_	5.0		6.0	-	пз
trem	Recovery Time MR to CP		7.0	_	7.0	_	5.0	_	6.0	_	5.0	-	6.0	-	ns

### IDT54/74FCT299/A/C

Data Book A, Section 6.43, Page 7

### **ORDERING INFORMATION**



299

8-Input Universal Shift Register 299A Fast 8-Input Universal Shift Register 299C Super Fast 8-Input Universal Shift Register

#### IDT54/74FCT399/A/C

### Data Book A, Section 6.47, Page 1

#### **FEATURES:**

- IDT54/74FCT399 equivalent to FAST™ speed
- IDT54/74FCT399A 30% faster than FAST™
- IDT54/74FCT399C 45% faster than FAST™

#### **DESCRIPTION:**

The IDT54/74FCT399/A/C are high-speed quad dual-port registers.

### IDT54/74FCT399/A/C

### Data Book A, Section 6.47, Page 5


### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			IDT	54/74	FCT399		IDT	54/74F	CT399	Α	IDT	54/74	FCT399	C	
			Con	n'l.	M	il.	Cor	n'l.	M	iil.	Cor	n'l.	N	lil.	
Symbo I	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min.(2)	Max.	Min (2)	Max.	Unit
tPLH tPHL	Propagation Delay CP to Qn	CL = 50pF RL = 500Ω	3.0	10.0	3.0	11.5	2.5	7.0	2.5	7.5	2.5	6.1	2.5	6.6	ns
tsu	Set-up Time HIGH or LOW In to CP	·	4.0	-	4.5		3.5	_	4.0	_	3.5	-	4.0		ns
tH	Hold Time HIGH or LOW Into CP		1.0	_	1.5		1.0	-	1.0	_	1.0		1.0		ns
tsu	Set-up Time HIGH or LOW S to CP		9.0		9.5	_	8.5	-	9.0	_	8.5	1	9.0		ns
tH	Hold Time HIGH or LOW S to CP		0	,— <u>.</u>	0	_	. 0	-	0		0	1	0	-	ns
tw	CP Pulse Width HIGH or LOW		5.0		7.0	-	5.0	_	6.0	_	5.0		6.0		ns

IDT54/74FCT399/A/C

Data Book A, Section 6.47, Page 7

#### **ORDERING INFORMATION**



#### **FEATURES:**

- IDT54/74FCT543 equivalent to FAST™ speed
- IDT54/74FCT543A 25% faster than FAST™
- IDT54/74FCT543C 40% faster than FAST™


#### **DESCRIPTION:**

The IDT54/74FCT543/A/C is a non-inverting octal transceiver built using advanced CEMOS™, a dual metal CMOS technology.

#### IDT54/74FCT543/A/C

Data Book A, Section 6.49, Page 2

#### PIN CONFIGURATIONS



#### IDT54/74FCT543/A/C

Data Book A, Section 6.49, Page 3

#### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V, VHC = VCC - 0.2V

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 5\%$ ; Military: TA = -55°C to +125°C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Condi	tions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 3V, Vin = VLc or VHc,	, Юн = -32μA	VHC	Vcc	_	V
		Vcc = Min.	IOH = -300μA	VHC <sup>(4)</sup>	Vcc	_	Ĺ
	* -	VIN = VIH or VIL	IOH = -12mA MIL.	2.4	4.3		
			IOH = -15mA COM'L.	2.4	4.3	_	

11 UPDATE 1 A


#### **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

			IDT	54/74	FCT54	13	IDT5	4/74	FCT54	3A	IDT	54/74	FCT5	43C	
1			Co	m'l.	М	jl	Cor	η'Ι.	М	ii.	Co	nil.		All).	
Symbol	Parameter	Condition <sup>(1)</sup>	Min.(2)	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min.(2)	Max.	Min.(2	Max.	Unit
tPLH tPHL	Propagation Delay Transparent Mode	CL = 50pF RL = 500Ω	2.5	8.5	2.5	10.0	2.5	6.5	2.5	7.5	2.5	5.3	2.5	6.1	ns
	An to Bn or Bn to An							1							
tPLH tPHL	Propagation Delay LEBA to An, LEAB to Bn		2.5	12.5	2.5	14.0	2.5	8.0	2.5	9.0	2.5	7.0	2.5	8.0	ns
tPZH tPZL	Output Enable Time OEBA or OEAB to Anor Bn CEBA or CEAB to Anor Bn		2.0	12.0	2.0	14.0	2.0	9.0	2.0	10.0	2.0	8.0	2.0	9.0	ns
tPHZ tPLZ	Output Disable Time OEBA or OEAB to Anor Bn CEBA or CEAB to Anor Bn		2.0	9.0	2.0	13.0	2.0	7.5	2.0	8.5	2.0	6.5	2.0	7.5	ns
tsu	Set-up Time, HIGH or LOW An or Bn to LEBA or LEAB		3.0	-	3.0	_	2.0	_	2.0	_	2.0	-	2.0	-	ns
tH	Hold Time, HIGH or LOW An or Bn to LEBA or LEAB		2.0	_	2.0	_	2.0	_	2.0	-	2.0	-	2.0	-	ns
tw	LEBA or LEAB Pulse Width LOW		5.0	_	5.0		5.0	_	5.0	_	5.0	-	5.0	-	ns

### IDT54/74FCT543/A/C

Data Book A, Section 6.49, Page 7

#### **ORDERING INFORMATION**



A

The following section contains full data sheets that appeared in the 1991 LOGIC Data Book. These data sheets had changes to 50% or more of the overall contents and are now considered new. Refer to the bar at the top of each page to see where that page can be found in the 1991 LOGIC Data Book.




### FAST CMOS OCTAL REGISTER TRANSCEIVER WITH PARITY

PRELIMINARY IDT73210/A IDT73211/A

#### **FEATURES**

- · Two bidirectional interfacing ports
- Single-level pipeline register for one port and one-level (73211) or two-level (73210) pipeline register for the other port
- · 8-bit wide interface ports plus parity bit
- Even parity checking in both directions
- Even/odd parity generation from Port A to Port B

- Even parity generation from Port B to Port A
- · Parity polarity control
- High output drive capability: 64/48mA (commercial/ military)
- Available in 32-pin sidebraze DIP and surface mount 32-pin SOJ packages
- High-speed, low-power, CEMOS™ process technology
- · Military product compliant to MIL-STD-883, Class B




MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1991** 

## Δ

### **IDT73211 FUNCTIONAL BLOCK DIAGRAM**



#### **APPLICATIONS**

- · Cache memory bus interface
- · Read and write buffers for RISC microprocessor system
- · Registered transceiver with parity

#### **FUNCTIONAL DESCRIPTION**

The IDT73210/1 Octal Register Transceivers are highspeed, low-power data interface with data integrity checking capability.

They are designed for high-performance systems requiring bidirectional data transfer between two buses and maintaining error checking via parity.

In any RISC or CISC microprocessor system, the IDT73210/1 can be used to interface cache memory with main memory. Data integrity is ensured through parity checking. Control features allow dynamic reconfiguration of check/generate and odd/even parity options.

#### **DETAILED FUNCTIONAL DESCRIPTION**

Port A to Port B Path (IDT73210 and IDT73211) is comprised of a register (X), an even/odd parity generator and an even parity checker. The input data is on the Ao-8 lines. When AEN is low, Ao-8 is latched into Register X on the low-to-high CP transition. Even parity of the latched data is checked. If PERRA goes high, a parity error has occurred. A new parity bit, Bs, is generated. The output data bus is Bo-8 and is enabled when BOE is low.

Port B to Port A Path (IDT73210) is comprised of a latch (W), two registers (Y and Z), an even parity generator/checker and a parity bit latch complementor. The input data bus is on the Bo-8 lines.

When SEL is high, the incoming data is latched into Latch W. When LE is high, Latch W is transparent; when LE is low, Latch W is closed. The parity bit, Bs, can be complemented by the POLARITY pin. If POLARITY is low, the parity sense remains the same. If POLARITY is high, the parity sense is complemented. Parity is not generated in this path. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. When BEN is low, Wo-s is latched into Register Z on the low-to-high CP transition. The previous contents are held in Register Z if BEN is high or if there is no

low-to-high CP transition. The output data bus is Ao-8 and is enabled when  $\overline{\mathsf{AOE}}$  is low. When SEL is high, there is only a one clock cycle latency.

When SEL is low, the incoming data is latched into Register Y on the low-to-high CP transition, when  $\overline{BEN}$  is low. Even parity of the registered data is checked. If PERRB goes high, a parity error has occurred. Even parity (QYs) is generated on the contents in Register Y. When  $\overline{BEN}$  is low, the contents of register Y are transferred to Register Z on the low-to-high CP transition. When  $\overline{BOE}$  is low, the content of Register Z is made available at output Port A. When SEL is low, there is a two clock cycle latency.

Port B to Port A Path (IDT73211) is comprised of latch (W), latch (Y), register (Z), an even parity generator/checker and a parity bit latch complementor. The input data bus is on the Bo-8 lines.


When SEL is high, the incoming data is latched into Latch W. When LE is high, Latch W is transparent; when LE is low, Latch W is closed. The parity bit, Bs, can be complemented by the POLARITY pin. If POLARITY is low, the parity sense remains the same. If POLARITY is high, the parity sense is complemented. Parity is not generated in this path. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. When  $\overline{\rm BEN}$  is low, Wo-s is latched into Register Z on the low-to-high CP transition. The previous contents are held in Register Z if  $\overline{\rm BEN}$  is high or if there is no low-to-high CP transition. The output data bus is Ao-s and is enabled when  $\overline{\rm AOE}$  is low. When SEL is high, there is only a one clock cycle latency.

When SEL is low, the incoming data is latched into Latch Y when LE is high. Latch Y is closed when LE is low. Even parity of latched data is checked. If PERRB goes high, a parity error has occurred. Even parity (Y8) is generated on the contents in Latch Y. When  $\overline{\text{BEN}}$  is low, the contents of Latch Y are transferred to Register Z on the low-to-high CP transition. When  $\overline{\text{BOE}}$  is low, the content of Register Z is made available at output Port A. When SEL is low, there is a one clock cycle latency.

The power pins are Vcc and GNDo-2. GNDo is internal quiet ground, GND1 is Port B ground and GND2 is Port A ground.

## A

### PIN CONFIGURATIONS<sup>(1)</sup>



DIP/SOJ TOP VIEW

#### NOTE:

 GNDo is internal quiet ground GND1 is B Port ground GND2 is A Port ground

### **PIN DESCRIPTIONS**

Pin Name	1/0	Description
A0-8	1/0	Data Port A.
AEN		Clock enable (active low) for the register X.
AOE	1.1	3-state output enable for Port A.
Bo-8 BEN BOE LE	5	Data Port B.  Clock enable (active low) for the registers Y and Z.  3-state output enable for Port B.  Latch enable input for Latch Y/Latch W of Port B. The Latch Y/Latch W is open when LE is high. Data is latched on the high-to-low transition of LE.
SEL	1	Input selection for Port B.  SEL = 0 Register Y (73210); SEL = 1 Latch W  SEL = 0 Latch Y (73211);
POLARITY		Polarity selection input.
		Polarity A to B Direction B to A Direction  0 EVEN Pass Parity 1 ODD Complement Parity
PERRA PERRB	00	Parity output error for Port A. Parity output error for Port B.
CP	1	Input clock.
Vcc GND <sub>0-2</sub>		+5 volts. Ground.

### **OPERATING MODES SUMMARY**

### IDT73210/1 A TO B DIRECTION

			Output				
Input	Reg. X	PERRA	(B <sub>8</sub> )	B0-8			
A0-8	$A_0-8 \rightarrow QX_0-8$ (CP = Lo to Hi) $(\overline{AEN} = 0)$		Even/odd parity bit B8 = POLARITY XOR Even parity generate from QXo-7	$\begin{array}{c} QX0-8 \rightarrow B0-8 \\ (\overline{BOE} = 0) \end{array}$			

### IDT73210/1 B TO A DIRECTION WHEN SEL = 1

2594 tbl 02

			Re	g. Z	Out	put
Input	Latch W	PERRB	(QZ <sub>8</sub> )	QZ0-8	( <b>A</b> 8)	<b>A</b> 0-8
B0-8	B0-8 → W0-8 (LE = 1)	Result of even parity check	Bit complemented by POLARITY (Even/odd parity translation)	$W_{0-8} \rightarrow QZ_{0-8}$ $(CP = Lo to Hi)$ $(\overline{BEN} = 0)$	A8 = POLARITY XOR W8	QZ0-8 → A0-8 (AOE = 0)

2594 tbl 03

### IDT73210 B TO A DIRECTION WHEN SEL = 0

IDT73211 B TO A DIRECTION WHEN SEL = 0

			Reg. Z Output				
Input	Reg. Y	PERRB	(QZ8)	QZ0-8	(A8)	<b>A</b> 0–8	
Bo-8	$B0-8 \rightarrow QY0-8$ $(CP = Lo \text{ to Hi})$ $(\overline{BEN} = 0)$	Result of even parity check	Even parity generated bit	$QY0-8 \rightarrow QZ0-8$ $(CP = Lo to Hi)$ $(\overline{BEN} = 0)$	A8 = Even parity generated from QYo-7	$\frac{\text{QZ0-8} \rightarrow \text{A0-8}}{(\overline{\text{BOE}} = 0)}$	

2594 tbl 04

			Reg	. Z	Out	put
Input	Latch Y	PERRB	(QZ8)	QZ0-8	(A8)	<b>A</b> 0–8
Bo-8	Bo-8 → Yo-8 (LE = 1)	Result of even parity check	Even parity generated bit	$Y_{0-8} \rightarrow QZ_{0-8}$ (CP = Lo  to Hi) $(\overline{BEN} = 0)$	A8 = Even parity generated from Y0-7	$QZ0-8 \rightarrow A0-8$ $(\overline{BOE} = 0)$




Figure 1. R3000 System with No Parity Support in Main Memory

2594 drw 04




Figure 2. R3000 System with Parity Support in Main Memory

2594 drw 05




Figure 3. Read and Write Buffers Using Eight IDT73210/1

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to Vcc + 0.5	-0.5 to Vcc + 0.5	V
Vcc	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	" 0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.2	1.5	W
lout	Total Output Current	200	250	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Unit
Cin	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF
Ci/O	Input – Output Capacitance	Vout = 0V	7	pF

#### NOTE:

1. This parameter is sampled and not 100% tested.

#### 2594 tol 07

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:

Commercial: TA =  $0^{\circ}$ C to  $+70^{\circ}$ C, Vcc =  $5.0V \pm 5\%$ ; Military: TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter		Test Cond	litions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic	: HIGH Lev	el	2.0	_	_	٧
VIL	Input LOW Level	Guaranteed Logic	: LOW Leve	el	_	_	0.8	٧
lін	Input HIGH Current	Vcc = Max.		Except I/O		_	10	μΑ
		VI = 2.7V		I/O pins		_	20	
lıL	Input LOW Current	Vcc = Max.		Except I/O	_	_	-10	μΑ
		VI = 0.5V		I/O pins		_	-20	İ
Vik	Clamp Diode Voltage	Vcc = Min., In = -18mA			-0.7	-1.2	٧	
los	Short Circuit Current	Vcc = Max. (3), Vo = GND		PERRA, PERRB	-30	_	-150	mA
				Ao-8, Bo-8	-20		-75	
Vон	Output HIGH Voltage	Vcc = Min.		IOH = -12mA MIL.	2.4	3.3	_	٧
		VIN = VIH or VIL		IOH = -15mA COM'L.				
Vol	Output LOW Voltage	Vcc = Min.	A0-8	IOL = 48mA MIL.		0.3	0.5	V
		VIN = VIH or VIL	B0-8	IOL = 64mA COM'L.				ĺ
		Vcc = Min.	PERRA	IOL = 20mA MIL.	1			1
		VIN = VIH or VIL	PERRB	IOL = 24mA COM'L.				
VH	Input Hysteresis for CP only	Vcc = 5V			_	200	_	mV

#### NOTES

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient, not production tested.

3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed 100 millisecond.

### POWER SUPPLY CHARACTERISTICS

Commercial: TA =  $0^{\circ}$ C to +70 $^{\circ}$ C, Vcc =  $5.0V \pm 5^{\circ}$ ; Military: TA =  $-55^{\circ}$ C to +125 $^{\circ}$ C, Vcc =  $5.0V \pm 10^{\circ}$ 

Symbol	Parameter	Test Conditio	ns <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Iccac	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vc	c	_	0.001	2.0	mA
Іссот	Quiescent Power Supply Current	Vcc = Max.	COM'L.		0.3	1.0	mA/
	TTL Inputs HIGH	$VIN = 3.4^{(3)}$	MIL.		0.3	1.5	Input
ICCD1	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Disabled fcP = 10MHz 50% Duty Cycle fi = 5MHz	Vin = Vccor GND	_	6.0	15	mA
ICCD2	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Disabled fcP = 40MHz 50% Duty Cycle fi = 20MHz	Vin = Vccor GND		24	60	mA

NOTES:

2594 tbl 08

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading, not production tested.
- 3. This parameter is not directly testable but is derived for use in the total power supply calculation.
- 4. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICCQC + ICCQT DHNT + ICCD

Iccoc = Quiescent Current

ICCOT = Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

All currents are in milliamps and all frequencies are in megahertz.

### IDT73210A, IDT73211A AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) TA =  $0^{\circ}$ C to  $+70^{\circ}$ C; Vcc = 5V  $\pm$  5%

CL = 50pF;  $RL = 500\Omega$ 

L = 5UPF; HL				· · · · · · · · · · · · · · · · · · ·	
Parameter	Description	Min.	Typ. <sup>(1)</sup>	Max.	Unit
tPHL tPLH	Propagation Delay Clock to Ao-8 (AOE = Low)	in <del>i d</del> e la casa. La desta de la casa de		7.2	ns
tPHL tPLH	Propagation Delay Clock to Bo-8 (BOE = Low)	1		9.0	ns
tPHL tPLH	Propagation Delay CP to PERRA, PERRB	<del></del>	<del></del> .	9.0	ns
tPHL tPLH	Propagation Delay POLARITY to B8			8.5	ns
tPHL tPLH	Propagation Delay Bo-e to PERRB LE = High	14 17 1		9	ns
ts"	Set-up Time Ao-s, Bo-s (Reg Y-73210 only), POLARITY, SEL to CP	3.0		ing state of the s	ns
tH	Hold Time to CP Ao-8, Bo-8 (Reg Y-73210 only) POLARITY, SEL	1.0 1.5		enga ( <u>–</u> 1911). Paga ( <del>m</del> aga)	ns ns
ts	Set-up Time AEN, BEN to CP	3.0			ns
tH	Hold Time AEN, BEN to CP	1.5	— Gust tusk kal		ns
ts	Set-up Time B0-8 to LE	3.0	<del></del>	<u> </u>	ns
tн	Hold Time B0-8 to LE	1.5	<del>-</del>	, <del>-</del> ·	ns
ts	Set-up Time Bo-8 to CP (Reg Z); LE = High	3.5		, <del>-</del>	ns
tH	Hold Time Bo-s to CP (Reg Z); LE = High	1.5	<del></del> .		ns
tPZH tPZL	Output Enable Time AOE to Ao-8, BOE to Bo-8	_	_	7.0	ns
tPHZ tPLZ	Output Disable Time AOE to Ao-8, BOE to Bo-8		<u>-</u>	6.0	ns
tPWH	Clock Pulse Width High	7.0	5.0		ns
<b>tPW</b> L	Clock Pulse Width Low	7.0	5.0	<u> </u>	ns

### NOTE:

<sup>1.</sup> Typical values are at Vcc = 5.0V and +25°C ambient, not production tested.

### **IDT73210A, IDT73211A AC ELECTRICAL CHARACTERISTICS**

(Guaranteed Military Range Performance) TA = -55°C to +125°C; VCC =  $5V \pm 10\%$ 

CL = 50pF:  $RL = 500\Omega$ 

Parameter	Description	Min.	Typ. <sup>(1)</sup>	Max.	Unit
tPHL tPLH	Propagation Delay Clock to A0-8 (AOE = Low)	<del>_</del> :		9	ns
tPHL tPLH	Propagation Delay Clock to Bo-s (BOE = Low)	_	<del>-</del>	10.5	ns
tPHL tPLH	Propagation Delay CP to PERRA, PERRB	_	-	10.5	ns
tPHL tPLH	Propagation Delay POLARITY to B8	<del>_</del>	-	9.5	ns
tPHL tPLH	Propagation Delay Bo-s to PERRB LE = High	<del>-</del>		10	ns
ts	Set-up Time Ao-s, Bo-s (Reg Y-73210 only), POLARITY, SEL to CP	3.5		<del>-</del>	ns
tH	Hold Time Ao-8, Bo-8 (Reg Y-73210 only)	1.5	_	_	ns
	to CP POLARITY, SEL	2.0			ns
ts	Set-up Time AEN, BEN to CP	3.5		<del>-</del> ."	ns
tH	Hold Time AEN, BEN to CP	1.5	<del>-</del>		ns
ts	Set-up Time Bo-s to LE	3.5	_	<u> </u>	ns
tH	Hold Time Bo-8 to LE	1.5	_	-	ns
ts	Set-up Time Bo-e to CP (Reg Z); LE = High	4.5	-	<del>-</del>	ns
tH	Hold Time Bo-s to CP (Reg Z); LE = High	2.5	-	· · · · · · · · · · · · · · · · · · ·	ns
tPZH tPZL	Output Enable Time AOE to Ao-8, BOE to Bo-8		<u>-</u> ::	8.0	ns
tPHZ tPLZ	Output Disable Time AOE to Ao-8, BOE to Bo-8		-	7.5	ns
tPWH	Clock Pulse Width High	8	6	<u> </u>	ns
tPWL	Clock Pulse Width Low	8	6	<u>-</u>	ns

### NOTE:

1. Typical values are at Vcc = 5.0V and +25°C ambient, not production tested.

### IDT73210, IDT73211 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Commercial Range Performance) TA = 0°C to +70°C; Vcc =  $5V \pm 5\%$ 

CL = 50pF;  $RL = 500\Omega$ 

Parameter	Description	Min.	Typ. <sup>(1)</sup>	Max.	Unit
tPHL tPLH	Propagation Delay Clock to A0-8 (AOE = Low)			9	ns
tPHL tPLH	Propagation Delay Clock to Bo-s (BOE = Low)			10.5	ns
tPHL tPLH	Propagation Delay CP to PERRA, PERRB	<del>-</del>		10.5	ns
tPHL tPLH	Propagation Delay POLARITY to B8	<del>-</del>	-	9.5	ns
tPHL tPLH	Propagation Delay Bo-a to PERRB LE = High	<del>-</del> .		10	ns
ts	Set-up Time Ao-a, Bo-a (Reg Y-73210 only), POLARITY, SEL to CP	3.5	<u> </u>		ns
tH	Hold Time Ao-s, Bo-s (Reg Y-73210 only)	1.0	_	_	ns
·	to CP POLARITY, SEL	1.5			· · ns
ts	Set-up Time AEN, BEN to CP	3.5		<u>-</u>	ns
tH	Hold Time AEN, BEN to CP	1.5			ns
ts	Set-up Time Bo-s to LE	3.5	<u></u>		ns
tH	Hold Time Bo-s to LE	1.5			ns
ts	Set-up Time Bo-s to CP (Reg Z); LE = High	4.5	-	<u></u>	ns
tH	Hold Time Bo-s to CP (Reg Z); LE = High	1.5		_	ns
tPZH tPZL	Output Enable Time AOE to Ao-8, BOE to Bo-8			8.0	ns
tPHZ tPLZ	Output Disable Time AOE to Ao-8, BOE to Bo-8			7.5	ns
tPWH	Clock Pulse Width High	7.0	5.0		ns
tPWL	Clock Pulse Width Low	7.0	5.0		ns

NOTE

2504 thi 12

<sup>1.</sup> Typical values are at Vcc = 5.0V and +25°C ambient, not production tested.

### IDT73210, IDT73211 AC ELECTRICAL CHARACTERISTICS

(Guaranteed Military Range Performance) TA = -55°C to +125°C; Vcc =  $5V \pm 10\%$ 

CL = 50pF:  $RL = 500\Omega$ 

Parameter	Description	Min.	Typ. <sup>(1)</sup>	Max.	Unit
tPHL tPLH	Propagation Delay Clock to Ao-8 (AOE = Low)	<del>-</del>	_	11	ns
tPHL tPLH	Propagation Delay Clock to Bo-a (BOE = Low)	_	<del>-</del>	12	ns
tPHL tPLH	Propagation Delay CP to PERRA, PERRB	_	<del>-</del>	12	ns
tPHL tPLH	Propagation Delay POLARITY to Bs	<del>-</del>	en en skallen	11	ns
tPHL tPLH	Propagation Delay Bo–s to PERRB LE = High	_	· <u>-</u>	11.5	ns
ts	Set-up Time Ao-a, Bo-a (Reg Y-73210 only), POLARITY, SEL to CP	3.5	. <del></del>	_	ns
tH	Hold Time Ao-8, Bo-8 (Reg Y-73210 only)	1.5		_	ns
	to CP POLARITY, SEL	2.0	<u> </u>		ns
ts	Set-up Time AEN, BEN to CP	3.5		_	ns
tH	Hold Time AEN, BEN to CP	2		<u> </u>	ns
ts	Set-up Time Bo-s to LE	3.5	_		ns
tĤ	Hold Time Bo-s to LE	2	<del>-</del>	<del></del>	ns
ts	Set-up Time Bo-s to CP (Reg Z); LE = High	<b>. 5</b> %	_	_	ns
tH	Hold Time Bo-s to CP (Reg Z); LE = High	3	al jaka	in de <u>roe</u> n in de pêrên Light in de pêrên	ns
tPZH tPZL	Output Enable Time AOE to Ao-8, BOE to Bo-8			10	ns
tPHZ tPLZ	Output Disable Time AOE to Ao-8, BOE to Bo-8	_		9	ns
tpwH	Clock Pulse Width High	8	6		ns
tPWL	Clock Pulse Width Low	8	6		ns

NOTE:

1. Typical values are at Vcc = 5.0V and +25°C ambient, not production tested.




Figure 4. Input Interface Circuit





Figure 5. Output Interface Circuit



### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance
RL = Termination resistance: should be equal to ZouT of the Pulse Generator


Figure 6. AC Test Load Circuit

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 6
	2594 tbl 12

Switch
Closed
*
Open

### **ORDERING INFORMATION**



2594 drw 10



### 64-BIT FLOW-THRU **ERROR DETECTION** AND CORRECTION UNIT

**PRELIMINARY** IDT49C466

### **FEATURES:**

- 64-bit wide Flow-thruEDC™
- Separate System and Memory Data Input/Output Buses
- Error Detect Time: 15ns
  - Error Correct Time: 20ns
- Corrects all single bit errors; Detects all double bit errors and some multiple bit errors
- Configurable 16-deep system bus read/write buffer with flag indicators
- Simultaneous check bit generation and data correction of memory data
- Supports partial word writes on byte boundaries
- Low noise output
- Sophisticated error diagnostics and error logging
- Parity generation on system data bus
- 208-pin Pin Grid Array and Plastic Quad Flatpack

#### DESCRIPTION:


The IDT49C466 64-bit Flow-thruEDC™ is a high-speed error detection and correction unit to ensure data integrity in high reliability memory systems. The flow-thru architecture, with separate system and memory data buses, is ideally suited for pipelined memory systems.

Implementing a Hamming code in the 8-bit wide check bit bus, the IDT49C466 corrects all single bit hard and soft errors. and detects all double bit errors. The read/write buffers can store up to sixteen 64/72-bit words until the system bus is ready (during reads) or until the system bus is released (during writes). Full and empty flags indicate whether additional data can be written to the EDC.


The simultaneous check bit generation and data correction of memory data eliminates the separate correction and generation modes found on other EDC units. Check bit generation for partial word writes on byte boundaries is supported on the IDT49C466.

Diagnostics features include a syndrome latch from which the error bit can be located, a four bit error counter which loas up to 15 errors, and an error data latch which stores the complete error data word. Parity can be generated and checked on the system bus by the IDT49C466.

### SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM



Flow-thruEDC is a trademark of Integrated Device Technology Inc.




### **PIN CONFIGURATION**

	Α.	В	С	D	E	F	G	н	J	к	L	М	N	Р	R	T	U -	
17	MD_10	MD_8	MD_2	MD_1	MERR	CBI_6	CBI_1	RBEN	RBSEL	RBHF	SD_2	SD_3	BE0	SD_9	SD_10	SD_12	SD_15	17
16	MD_13	MD_9	MD_6	MD_3	ERR	CBI_3	CBI_2	RBREN	RBEF	RBFF	SD_1	SD_4	SD_6	SD_8	SD_13	SD_16	SD_17	16
15	MD_17	MD_12	MD_11	MD_5	MD_4	CBI_7	CBI_4	CBI_0	GND	SD_0	P0	SD_7	P1	BE1	SD_14	SD_19	SD_21	15
14	MD_18	MD_19	MD_15	GND	MD_7	MD_0	CBI_5	GND	Vcc	GND	SD_5	SD_11	GND	GND	P2	BE2	SD_20	14
13	MD_23	MD_20	MD_14	Vcc		1								SD_18	SD_22	SD_24	SD_25	13
12	MD_25	MD_22	MD_21	MD_16										SD_23	SD_26	SD_28	SD_27	12
11	MD_27	MD_28	MD_24	GND									:	P3	BE3	SD_30	SD_29	11
10	MD_31	MD_30	MD_29	MD_26			1. <sub>8</sub>							SD_31	SOE	SDILE	SCLK	10
9	SDOLE	MOE	MDILE	GND					G208-1			· · · · · · · · · · · · · · · · · · ·		MDOLE	GND	MEN	RS_0	9
8	MD_33	MD_32	MD_34	MD_35										GND	SD_33	MCLK	RS_1	8
7	MD_37	MD_36	MD_39	MD_40										SD_37	SD_34	SD_32	PERR	7
6	MD_41	MD_38	MD_42	MD_45						1				SD_42	SD_38	P4	SD_35	6
5	MD_43	MD_44	MD_46	MD_52										GND	P5	BE4	SD_36	5
4	MD_48	MD_49	MD_50	GND	GND	MD_61	CBSYN4	Vcc	GND	SD_61	GND	SD_54	SD_49	vcc	SD_43	SD_39	SD_40	4
3	MD_47	MD_51	MD_56	MD_60	MD-59	CBSYN6	GND	GND	WBEN	SD_62	SD_59	.SD_57	SD_53	SD_51	SD_45	SD_44	SD_41	3
2	MD_53	MD_54	MD_57	CBSYN7	CBSYN5	CBSYN2	CBSYN0	WBREN	SYNCLK	WBEF	SD_60	BE7	SD_55	BE6	SD_50	SD_47	BE5	2
1	MD_55	MD_58	MD_62	MD_63	CBSYN3	CBSYN1	WBSEL	CBSEL	WBFF	SD_63	P7	SD_58	SD_56	P6	SD_52	SD_48	SD_46	1
1	Α	В	С	D	E	F	G	Н	J	К	L	М	N	Р	R	T	U	
· / <sub>P</sub>	in 1 refere	ence										artini.	erike je				2617 d	nu 02

208-pin PGA Package Top View

# A

### PIN CONFIGURATION



2617 drw 04

### **PIN DESCRIPTION**

Pin Name	I/O	Description
Data Buses		
SDo-63	VO ,	System Data Bus: is a bidirectional 64-bit bus interfacing to the system or CPU. When System Output Enable, \$\overline{SOE}\$, is high or Byte Enable, BEo-7, is low, data is input. The data is latched into the system data (SD) latch when the System Data Input Latch Enable (SDILE) is low. The System Data Bustoutputs corrected memory data during a read operation. Corrected data can come from the memory data (MD) output latch or the content of the read buffer. When the Read Buffer Select (RBSEL) piles low, the MD latch is selected. When RBSEL is high, the read buffer content is selected. When System Output Enable, \$\overline{SOE}\$, is low and Byte Enable, \$\overline{BE0-7}\$, is high, the SD bus output drivers are enabled.
MD0-63	1/0	Memory Data Bus: is a bidirectional 64-bit bus interfacing to the memory. During a read cycle memory data is input for error detection and correction. Data is latched in the memory data (MD) inpulatch when Memory Data Input Latch Enable (MDILE) is low. During a memory write cycle, data from the SD output latch (WBSEL=0)or the write buffer (WBSEL=1)is output on the Memory Data Bus.
CBI0-7	1	Check Bit Inputs: interface to the check bit memory.
CBSYN0-7	0	Check Bit or Syndrome Output:. When CBSEL is low and MOE is low the generated check bits are selected. When CBSEL is high and MOE is high, the syndrome bits are selected.
Po-7	1/0	Parity Input/output for bytes 0 to 7: These pins are parity inputs when the corresponding Byte Enable (BE) is low, and are used to generate the parity error signal (PERR). These pins are outputs when the corresponding Byte Enable (BE) is high. The internal parity select bit (PSEL) of the mode register selects odd or even parity.
Control Inputs		
SOE	I	System Output Enable: enables system data output drivers if the corresponding Byte Enable (BEo-7) is high.
BE0-7	l	Byte Enable: is used along with SOE, to enable the System Data outputs for a particular byte. For example, if BE1 is high, the System data outputs for byte 1 (SD8-15) are enabled. The BE0-7 pins also control the data byte mux. If a particular BE is high during a memory read cycle, data is fed back to the memory data bus and used for check bit generation of that byte. This is used during partial work write operations and rewriting corrected data to the memory. If a particular BE is low, data from the system data latch and write buffer is directed to the memory data bus and used for check bit generation of that byte, used in writing new data during a partial word write operation. BE is buffered with the data in the write buffer.
MOE	ſ	Memory Output Enable: when low, enables the output buffers of the memory data bus (MD). It also controls the check bit output buffer enable.
MDILE	1	Memory Data Input Latch Enable: on the high to low transition latches data at the MD inputs and the checkbits at the CBI inputs. The latch is transparent when MDILE is high.
MDOLE	ı	Memory Data Output Latch Enable: latches data into the MD output latch during the low to high transition of MDOLE. When MDOLE is low, the MD output latch is transparent.
SDOLE	· I	System Data Output Latch Enable: latches data in the SD output latch and the SD checkbit latch on the low to high transition of SDOLE. The latch is transparent when SDOLE is low.
SDILE	. 1	System Data Input Latch Enable: latches in the SD input latch on the high to low transition. When SDILE is high, the SD input latch is transparent.
WBSEL		Write Buffer Select: when high, the output of the write buffer is selected. When the WBSEL is low output from the SD input latch is selected.
WBEN	1.	Write Buffer Enable: allows system data (SD) input to be written to the write buffer on the SCLK rising edge.
WBREN	1	Write Buffer Read Enable: when low, allows data to be read from the the write buffer on MCLK rising edge.
RS0-1	I	Reset and Select pins (read and write buffer FIFOs)  RS1 RS0 Function 0 0 Reset 16-deep FIFO or first 8-deep FIFO 0 1 Reset second 8-deep FIFO 1 0 Select 16-deep FIFO or first 8-deep FIFO 1 1 Select second 8-deep FIFO

## A

### PIN DESCRIPTION (Continued)

Pin Name	1/0	Description
RBSEL	1	Read Buffer Select: when high the output of the read buffer is selected. When low, data from the MD output latch is selected.
RBEN	ı	Read Buffer Enable: when low allows data to be written into the read buffer on the low to high transition of the memory clock.
RBREN	1	Read Buffer Enable: when low, allows data to be read from the read buffer on the low-to-high transition of SCLK
CBSEL	ı	Checkbit Select: when high, selects the syndrome bits at the CBSYNo-7 output. When CBSEL is low, the checkbits are selected.
MEN	ı	<b>Mode Enable Input:</b> When low, data on the SD bus is loaded into the EDC mode register on the low-to-high transition of the SCLK. The mode register is used to determine the modes of the EDC.
Clock Inputs		
MCLK	l l	Memory Clock: On the low to high transition of MCLK, memory data is written to the read buffer when RBEN is low. Data is read from the write buffer when WBREN is low on the low to high transition of MCLK.
SCLK		System Clock: On the low to high transition of the SYSCLK, data is read from the read buffer when RBREN is low. Data on the system data bus is written into the write buffer when WBEN is low on the low to high transition of SCLK.
SYNCLK		SYNdrome CLock: If ERR is high, and the Error Counter indicates zero errors, syndrome bits are
		clocked into the Syndrome Register and data from the outputs of the Memory Data input latch are clocked into the Error-Data Register on the low-to-high edge of SYNCLK. If ERR is low, the Error
		Counter will increment on the low-to-high edge of SYNCLK, unless the Error Counter indicates fifteen errors.
Status Outputs		
WBEF	0	Write Buffer Empty Flag: when low, indicates that the last data word in the write buffer has just been output. Further read operations are then inhibited. At reset, the WBEF is low.
WBFF	0	Write Buffer Full Flag: when low, inhibits further write operations to the buffer and indicates that the write buffer is full. After a reset, WBFF goes high.
RBEF	0	Read Buffer Empty Flag: when low, indicates that the last data word in the read buffer has just been output. Further read operations are then inhibited. At reset, the RBEF is low.
RBHF	0	Read Buffer Half-full Flag: when low, indicates that there are eight or more data words (in the 16-
		deep configuration) or four or more data words (in the dual 8-deep configuration) in the read buffer. The flag will return high when less than eight (or four) data words are in the buffer.
RBFF	0	Read Buffer Full Flag: when low, inhibits further write operations to the buffer and indicates that the read buffer is full. After a reset, RBFF goes high.
ERR	0	Error Flag: In normal mode (Mode 3), when ERR is low, a data error is indicated. The ERR is not latched internally.
MERR	0	Multiple Error Flag: In normal mode (Mode 3), when MERR is low, a multiple data error is indicated. The MERR is not latched internally.
PERR	0	Parity Error Flag: when low, indicates a parity error on the system data bus input.
Power Supply		
Vcc	Р	Power Supply Voltage, +5 volts.
GND	Р	Ground.

### **DETAILED DESCRIPTION** —

	and the second second					/4 0\
64-BIT MODIFIED	HAMMING	CODE -	CHEC	KRIT ENCO	DING	CHADT(1, 4)

Generated								Partic	cipatir	g Dat	ta Bits	;					
Checkbits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	Even (XOR)		Х	Х	Х	1500	Х		S 1 14	X	Х		Х			X	4.1
CB1	Even (XOR)	Х	Х	Х		Х		Х		X		Х		Х		1.0	
CB2	Odd (XNOR)	Х			Х	X			Χ		Х	Х			Х		Х
CB3	Odd (XNOR)	Х	Х				Х	Х	Х	-			Х	Х	Х		
CB4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
CB5	Even (XOR)									X	Х	Х	Х	Х	Х	Х	Х
CB6	Even (XOR)	X	X	Х	Х	Х	Х	Х	Х								
CB7	Even (XOR)	Х	Х	Х	Х	X	Х	Х	Х								

						a Bits	g Dat	ipatin	Partic						-		Generated
3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Parity	Checkbits
	Х			Х		Х	X			X		X	Х	Х	**	Even (XOR)	CB0
			Х		Х		Х	-	X		Х		Х	Х	Х	Even (XOR)	CB1
X		Х			Х	Х		Х			Х	Х			Х	Odd (XNOR)	CB2
		Х	Х	Х				Х	Х	Х		1		Х	Х	Odd (XNOR)	CB3
×	Х				·			Х	Х	Х	Х	Х	Х			Even (XOR)	CB4
×	Х	Х	X	Х	Х	Х	Х									Even (XOR)	CB5
×	Х	Х	Х	Х	Х	X	Х									Even (XOR)	CB6
7	Х	Х	X.	X	Х	Х	Х									Even (XOR)	CB7

	* * * * * * * * * * * * * * * * * * * *															2	317 KOIL
Generated					1.1			Partic	ipatir	ng Dat	a Bits	,					4.4
Checkbits	Parity	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
CB0	Even (XOR)	Х				Х		Х	X			Х		X	Х		Х
CB1	Even (XOR)	X	Х	X		Х		Х		Х		X		Х			
CB2	Odd (XNOR)	X			Х	X.			X	- 1	Х	X			X		Х
CB3	Odd (XNOR)	X	Х				Х	Х	Х				Х	X.	Х		
CB4	Even (XOR)			X	, X	Х	Х	Х	Х							Х	Х
CB5	Even (XOR)									Х	Х	X	Х	Х	X	X	Х
CB6	Even (XOR)	Х	Х	Х	Х	X	X	Х	X								
CB7	Even (XOR)									Х	Х	Х	Х	X	Х	Х	Х

Generated								Partic	cipatir	ng Dai	a Bits					\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Checkbits	Parity	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
CB0	Even (XOR)	X.				Х		Х	Х			X		Х	X		Х
CB1	Even (XOR)	Х	Х	Х		Х		Х		X		X		Х			
CB2	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		X
CB3	Odd (XNOR)	Х	X				Х	Х	Х				X	Х	Х		
CB4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
CB5	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
CB6	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	X
CB7	Even (XOR)	X	Х	Х	Х	Х	Х	Х	Х								

### NOTES:

<sup>2617</sup> tbl 06 1. The table indicates the data bits participating in the checkbit generation. For example, checkbit CB0 is the Exclusive-OR function of the 64 data input bits marked with an X.

2. The checkbit is generated as either an XOR or an XNOR of the 64 data bits noted by an "X" in the table.

#### **DETAILED DESCRIPTION** —

### 64-BIT SYNDROME DECODE TO BIT-IN-ERROR<sup>(1)</sup>

					HEX	0	1	2	3	4.	5	6	7	8	9	Α	В	С	D	Е	F
					S7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	)				S6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
		Synd	rome		S5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
		Bi	ts		S4	0	1	0	1	0	.1	0	1	0	1	0	1	0	1	0	1
HEX	S3	S2	S1	S0																	Ш
0	0	0	0	0		*	C4	C5	Т	C6	T	Т	62	C7	Т	Т	46	T	М	М	T
1	0	0	0	_1_		C0	Т	Т	14	Т	M	М	Т	Т	М	М	Т	М	Т	Т	30
2	0	0	1	0		C1	Т	Т	М	Т	34	56	Т	Т	50	40	Т	М	Т	Т	М
3	0	0	1	1		Т	18	8	Т	М	Т	Т	M	М	Т	Т	М	Т	2	24	Т
4	0	1_	0	0		C2	Т	Т	15	Т	35	57	Т	T	51	41	Т	М	Т	Т	31
5	0	1	0	1		Т	19	9	Т	М	Т	Т	63	М	Т	T	47	T	3	25	Т
6	0	1	1	0		Т	20	10	Т	М	Т	T	М	М	Т	T	M	Т	4	26	T
7	0	1	1	1		М	Т	Т	М	Т	36	58	Т	Т	52	42	Т	М	Т	Т	М
8	1	0 .	0	0		СЗ	T	Т	М	Т	37	59	Т	T	53	43	_ T	М	Т	Т	М
. 9	1	0	0	1		Т	21	11	Т	М	Т	Т	М	М	Т	Т	М	Т	5	27	Т
Α	1	0	1	0		Т	22	12	Т	33	Т	Т	М	49	Т	Т	М	Т	6	28	T
В	1	0	1	1		17	Т	Т	М	Т	38	60	Т	Т	54	44	Т	1	Т	T	М
С	1	1	0	0		Т	23	13	Т	М	Т	Т	М	М	T	Т	М	T	7	29	Т
D	1	1	0	. 1		М	Т	Т	М	Т	39	61	Т	T	55	45	Т	М	Т	Т	М
E	1	1	1	0		16	T	T	М	Т	М	М	T	Т	М	М	Т	0	Т	T	М
F	1	1	1	1		Т	М	М	Τ	32	Т	T	М	48	Т	Т	М	Ť	М	М	Т

#### NOTES:

2617 tbl 07

- The table indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single-bit error, or whether a double or triple-bit error was
  detected. The all-zero case indicates no error detected.
  - \* = No errors detected
  - # = The number of the single data bit-in-error
  - T = Two errors detected
  - M = Three or more detected
  - C# = The number of the single checkbits in error

### **49C466 OPERATION**

The EDC is concerned with two types of operation — memory reads and memory writes. In the 466 both these can be accomplished by utilizing either of two possible data paths — one incorporating the buffer and the other without the buffer. These operations are treated separately below.

#### **Memory Write**

The interference of the EDC in this type of operation is relatively minimal since it does not involve any error checking. The only overhead introduced by the EDC into the write cycle is that of generating the check bits associated with each 64-bit wide data word.

While a write operation is performed, it must be insured that the output buffer (enabled by SOE and BEo-7) is disabled so that no attempt is made to simultaneously transfer read data onto the System Data (SD) Bus at the same time. This can be done by pulling SOE high.

When the write buffer is bypassed (WBSEL low), data passes through the SD Latch In. To latch data, the SDILE

signal should be asserted. The special case of a partial word write or byte merge is discussed later. Hence, here it is assumed that all 64 bits are being written. Consequently, BEo-7 must all be low.

The data is fed to the SD Checkbit generator where appropriate checkbits are generated. Both system data and the generated checkbits can be latched before they are output by asserting the SDOLE signal. Asserting MOE enables the output buffer and data is output onto the Memory Data (MD) bus. CBSEL and MOE need to be asserted to enable the generated checkbit output buffer and output the checkbits onto CBSYNo-7.

When the write buffer is incorporated into the write cycle, instead of asserting SDILE, WBEN is asserted and data is clocked into the write buffer on the rising edge of SCLK. The WBFF is asserted when the buffer is full and a write undertaken under this condition will fail. When WBREN is asserted, data can be clocked out of the write buffer on the rising edge of MCLK. Again, an attempt to read data from an empty write buffer (when empty, WBEF is asserted) will fail.




Figure 1. Byte Merge

2617 drw 05

38

#### **Memory Read**

During a memory read, data and the corresponding input checkbits are read from the MD bus and CBIo-7, respectively. The memory data and CBI may both be latched as they come in (MD Latch In and MD Checkbit latch) by the MDILE signal. Memory data is sent to the MD checkbit generator (where checkbits corresponding to the input data are generated) and to the error correct circuitry. The generated checkbits are X-ORed with the input checkbits to produce the syndrome word. This is sent to the error correction circuitry which generates the corrected data (normal mode). The corrected data is output to the SD bus via either of two data paths. If the user chooses not to use the read buffer (RBSEL low), data flows through MD Latch Out. Asserting MDOLE latches this data. The output buffer is enabled by asserting SOE and BEo-7. In order to also write this corrected data back to memory, the output buffer needs to be disabled by pulling SOE high, followed by the usual write procedure.

If the read buffer is selected (RBSEL high), data is clocked into the buffer (Read-Buffer Write) when RBEN is low, on the rising edge of MCLK. Data is clocked out of the buffer (Read\_Buffer Read) when RBREN is low on the rising edge of SCLK. An appropriate skew between the buffer read and write clocks (MCLK and SCLK) is essential to avoid any flag contention on read/write boundaries (simultaneous read and write when buffer is either empty or full).

### Partial Word Write/Byte Merge

Writing a word shorter than 64 bits to memory is treated as a special case. The checkbits generated for a data word

shorter than 64 bits and written to a particular memory location differ from the checkbit word that would be generated by the entire 64-bit data word at the same location. Hence, the byte merge operation is required to carry out the following tasks: read the contents of the memory location to be written to, merge the byte/bytes being written (from SD side) with the other component bytes previously at that memory location (from MD side), generate a checkbit word for this composite word and write both the generated checkbits and the composite data word to memory. The BEn bits supplied by the user determine the bytes that come from SD and those that come from MD, as illustrated in Figure 1.

#### **EDC Modes**

The IDT49C466 has 5 modes of operation (very similar to those of the IDT49C465 32-bit Flow-Thru EDC) which are described in the Operating Mode section. The Error Data Output mode is useful for memory initialization. On issuing a clear, the Error Data register becomes an 'all-zero-data' source. All diagnostic registers can be cleared in this manner. In Checkbit Injection mode, the MD Checkbit Latch is loaded with data from the System Bus. This serves to verify the functioning of the EDC. Any discrepancy between the injected checkbits and generated checkbits should result in assertion of the ERR or MERR signals. These modes, and certain other features such as clear, buffer configuration, etc., can be controlled by appropriately loading the Mode Register. The Mode Register can be written to by asserting MEN. Then SDo-15 is clocked into the register on the rising edge of SCLK.

### **Diagnostics**

The diagnostic ability of the 466 rests on a set of 6 registers that provide error logging information. They include the checkbit register, error count register, error type register, 2 syndrome registers and the error data register. Data is clocked into each of these registers on the rising edge of SYNCLK. The checkbit register, error count register, error type register and one of the syndrome registers are reloaded only in the case of an error. The other syndrome register and the error data register are reloaded on every new read cycle. The contents of the Error Data register can be read only in Error Data mode. The contents of the other diagnostic registers can be read in Diagnostic mode.

#### **Parity**

The 466 provides a parity check & generation facility. On a memory read the EDC generates parity bits for each data word and outputs the parity byte on the parity bus, P0-7. During a memory write, parity is checked by comparing the parity bits input on P0-7 and the parity bits generated from the input data word. A discrepancy between these two would cause the PERR pin to be asserted.

### **OPERATING MODE CHARTS**

15 7	' 6	5	4	3	2	0
UNUSED	RMODE	PSEL	RWBD	CLEAR	EDCM0-2	

EDCM2	EDCM1	EDCM0	OPERATION
0 0 0			ERRO-DATA OUTPUT MODE
0	0	1	DIAGNOSTIC-OUTPUT MODE
0 1 0 0 1 1			GENERATE-DETECT MODE
			NORMAL MODE (DEFAULT)
1 -	Х	x	CHECKBIT-INJECTION MODE

RMODE	OPERATION
0	NOP
1	READ MODE REGISTER ON SD BUS


RWBD	OPERATION
0	DUAL BUFFERS (8), DEFAULT
1	SINGLE BUFFER (16)

CLEAR	OPERATION
0	NORMAL
1	CLEAR ALL DIAG. REGISTERS

the state of the s	· · · · · · · · · · · · · · · · · · ·
PSEL	OPERATION
0	EVEN
1	ODD

2617 drw 06

### **DIAGNOSTIC OUTPUT DATA FORMAT**



2617 drw 07

### **OPERATING MODE DESCRIPTION**

MODE	DESCRIPTION
MODE 0	Error-Data Output Mode: This mode allows the uncorrected data captured from an error event by the Error-Data Register to be read by the system for diagnostic purposes. The Error-Data Register is cleared by setting the mode register 'clear-bit'.
MODE 1	<b>Diagnostic-Output Mode:</b> In this mode, one external source and four internal registers are read by the system bus for diagnostic and error logging purpose. Internal data paths allow output from the CBI <sub>0.7</sub> LATCH to be read directly by the system bus for diagnostic purpose. The contents of the internal diagnostic checkbit register, syndrome register, error count register and error-type register are also output on the SD bus.
MODE 2	Generate-Detect Mode: (Detect-Only) The EDC performs checkbit generation during a memory write, and performs error detection only during memory reads.
MODE 3	Normal Mode: The EDC performs checkbit generation during memory writes and error detection and correction during memory reads.
MODE 4	Checkbit-Injection Mode: In this mode, the checkbit latch is loaded with a desired 8-bit data from the SD bus when MDILE is strobed. By inserting various checkbit values, correct functioning of the EDC can be verified "on-board". The rest of the operation is similar to regular memory read. The EDC compares the injected checkbits against the internally generated checkbits. Any discrepancy in the injected checkbit and the internally generated checkbit will cause the ERR or MERR to go low.

2617 tbl 08

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Com'l.	Unit
Vcc	Power Supply Voltage	minal Voltage with -0.5 to	
VTERM	Terminal Voltage with Respect to Ground		
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg Storage Temperature		-55 to +125	°C
lout	DC Output Current	30	mA

### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Ratings for extended periods of time may affect reliability.

### CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	ol Parameter <sup>(1)</sup> Conditions		Тур.	Unit	
CIN	Input	Vin = 0V	PGA	5	pF
-	Capacitance		PQFP	_	
COUT	Output	Vout = 0V	PGA	7	рF
	Capacitance	ļ	PQFP	_	

NOTE:

2617 tbl 10

UPDATE 1 A 40

<sup>1.</sup> This parameter is sampled and not 100% tested.

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

The following conditions apply unless otherwise specified:

Commercial: TA =  $0^{\circ}$ C to +70°C, Vcc = 5.0V  $\pm 5\%$ :

Symbol	Parameter	Test (	Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input High Level <sup>(4)</sup>	Guaranteed Logic Hig	h Level	2.0	_	_	٧
VIL	Input Low Level <sup>(4)</sup>	Guaranteed Logic Lov	v Level	<u> </u>		0.8	٧
lıн	Input High Current	VCC = Max., VIN = 2.7V		_	0.1	5.0	μА
İIL	Input Low Current	Vcc = Max., Vin = 0.5	<b>v</b>	_	-0.1	-5.0	μА
loz	Off State (Hi-Z)	Vcc = Max.	Vo = 0V		-0.1	-10	μА
	Output Current	**	Vo = Vcc (Max.)		0.1	10	
los	Short Circuit Current	Vcc = Max. <sup>(3)</sup> , Vout=	oV	_	_		mA
Vон	Output HIGH Voltage	Vcc = Min., Vin = ViH or Vil	IOH = -2mA	2.4	_	-	٧
Vol	Output LOW Voltage	Vcc = Min. Vin = ViH or Vil	IOL = 8mA	_	0.3	0.5	٧
VH	Input Hysteresis on input o	ontrol lines		_	200		mV

#### NOTES:

- 1. For conditions shown as min. or max., use appropriate value specified above for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient temperature and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. These input levels provide zero noise immunity and should only be static tested in a noise-free environment.

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Con't)

The following conditions apply unless otherwise specified:

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 5\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Iccoc	Quiescent Power Supply Current	VIN = VCC, or VIN = GND VCC = Max.	_	3.0	5	mA
ICCQT	Quiescent Power Supply Current TTL Input Levels	VIN = 3.4V VCC = Max.	-	0.3	1	mA/ Input
ICCD	Dynamic Power Supply Current	VIN = Vcc, or VIN = GND Vcc = Max. f = 10MHz Correct Mode	_	_	_	mA

#### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified above for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient temperature, and maximum loading.



2617 tbl 11

2617 tbl 12

UPDATE 1 A 41

### **AC PARAMETERS** PROPAGATION DELAY TIMES (PRELIMINARY)

		Des	scription		Unit	Refer to Timing Diagram Figure	
Number	Parameter	From Input	To Output	Max.			
GENERATE	(WRITE) PARAM	ETERS					
Without Wr	ite Buffer:			1.			
1	tBC	BEn	CBSYN (chkbit)	20	ns	:	
2	tBM	BEn	MDOUT	20	ns		
3	tPPE	Pxin	PERR	9	ns		
4	tsc	SDin	CBSYN (chkbit)	15	ns		
5	tsm	SDin	MDout	15	ns		
6	tspe	SDin	PERR	13	ns		
With Write	Buffer:						
7	tMCb	MCLK (Lo-Hi)	CBSYN (chkbit)	25	ns		
8	tMMD	MCLK (Lo-Hi)	MDout	20	ns		
9	twbsel	WBSEL	MDout	17	ns		
DETECT (R	EAD) PARAMETE	RS					
Without Rea	ad Buffer:						
10	twyc	SYNCLK (Lo-Hi)	CBSYN (syndr)	15	ns		
11	tME	MDin	ERR	15	ns		
12	tmme	MDin	MERR	20	ns		
13	tCE	CBI	ERR	15	ns		
14	tcme	СВІ	MERR	20	ns		
With Read I	Buffer:						
15	tssp	SCLK (Lo-Hi)	SDout	22	ns		
16	trbsel	RBSEL	SDout	10	ns		
CORRECT	(READ) PARAMET	ERS			No. of the second		
Without Re	ad Buffer:	e de la companya de l				. 4	
17	tcs	СВІ	SDout	20	ns		
18	tMP	MDin	Pxout	24	ns		
19	tms	MDin	SDout	23	ns		
With Read I	Buffer:					•	
20	tSPb	SCLK (Lo-Hi)	Pxout	25	ns	T	

Bold indicates critical system parameters.
 (Lo-Hi) indicates Low-to-High transition and vice versa.

## A

## PROPAGATION DELAY TIMES FROM LATCH ENABLES (PRELIMINARY)

		Des	scription			Refer to Timing Diagram
Number	Parameter	From Input	To Output	Max.	Unit	Figure
21	tMLE	MDILE (Lo-Hi)	ERR	18	ns	
22	tmlme	MDILE (Lo-Hi)	MERR	21	ns	
23	tMLP	MDILE (Lo-Hi)	Px	25	ns	
24	tMLS	MDILE (Lo-Hi)	SDout	22	ns	
25	tMOLS	MDOLE (Hi-Lo)	SDout	15	ns	6.0
26	tMOLP	MDOLE (Hi-Lo)	Px	18	ns	
27	tslc	SDILE (Lo-Hi)	CBSYN (chkbit)	20	ns	
28	tslm	SDILE (Lo-Hi)	MDout	16	ns	
29	tsolc	SDOLE (Hi-Lo)	CBSYN (chkbit)	12	ns	
30	tsolm	SDOLE (Hi-Lo)	MDout	12	ns	

NOTE:

2617 tbl 14

### **R/W BUFFER TIMES (PRELIMINARY)**

		Description					Refer to Timing Diagram
Number	Parameter	From Input	To Output	Min.	Max.	Unit	Figure
31	trsf	RS1 (Hi-Lo)	EF (Hi-Lo)/FF (Lo-Hi)	-	15	ns	7
32	tskew1	RCLK (Lo-Hi) (SCLK or MCLK)	WCLK (Lo-Hi) (SCLK or MCLK)	20	_	ns	3, 5
33	tskew2	WCLK (Lo-Hi) (SCLK or MCLK)	RCLK (Lo-Hi) (SCLK or MCLK)	20	_	ns	4, 6
34	tef	R/WCLK (Lo-Hi) (SCLK or MCLK)	ĒF	_	16	ns	4, 6
35	tFF	R/WCLK (Lo-Hi) (SCLK or MCLK)	FF	_	16	ns	3, 5

NOTE:

 <sup>(</sup>Lo-Hi) indicates Low-to-High transition and vice versa.

<sup>1. (</sup>Lo-Hi) indicates Low-to-High transition and vice versa.

### **BYTE MERGE TIMES (PRELIMINARY)**

		Description				Refer to Timing Diagram
Number	Parameter	From	То	Max.	Unit	Figure
36	tscm	SCLK (Lo-Hi)	MDout	22	ns	
37	tMDM	MDOLE (Hi-Lo)	MDout	18	ns	
38	trbm	RBSEL	MDout	18	ns	
39	tsDM	SDILE (Lo-Hi))	MDout	16	ns	
40	tsoe	MDin	SOE (Hi-Lo)	TBD	ns	

NOTES:

2617 tbl 16

### **ENABLE AND DISABLE TIMES (PRELIMINARY)**

		Description		-				Refer to Timing Diagram	
Number	Parameter	From	Input	To C	utput	Min.	Max.	Unit	Figure
41	tBESZx	BEN =	High	SDout	*	_	15	ns	6
42	tBESxZ	:	Low		Hi-Z	_	15		
43	tBEPZx	BEN =	High	Pout	*	_	15	ns	6
44	tBEPxZ		Low		Hi-Z	_	15		
45	tCECZx	MOE =	Low	CBSYN	*	_	15	ns	4
46	tCECxZ	1	High		Hi-Z	_	15	7	
47	tMEMZx	MOE =	Low	MDout	*	_	. 18	ns	4, 9
48	tMEMxZ		High		Hi-Z	-	18		
49	tseszx	SOE =	Low	SDout	*		15	ns	6
50	tsesxz		High		Hi-Z		15		

### NOTES:

<sup>1. (</sup>Lo-Hi) indicates Low-to-High transition and vice versa.

<sup>1. (</sup>Z) indicates high impedence.

 <sup>(</sup>Lo-Hi) indicates Low-to-High transition and vice versa.
 \* indicates delay to both edges.

### **SET-UP AND HOLD TIMES (PRELIMINARY)**

		Descr			Refer to Timing Diagram		
Number	Parameter	From Input	To Input	(edge)	Min.	Unit	Figure
51	tCMLS	CBI Set-up	before MDILE =	Hi-Lo	2	ns	5
52	tCMLH	CBI Hold	after MDILE =	Hi-Lo	- 6	ns	5
53	tMMLS	MDIN Set-up	before MDILE =	Hi-Lo	2	ns	5
54	tmmlh	MDIN Hold	after MDILE =	Hi-Lo	6	ns	5
55	tCMOLS	CBI Set-up	before MDOLE =	Lo-Hi	10	ns	
56	tCMOLH	CBI Hold	after MDOLE =	Lo-Hi	2	ns	
57	tmmols	MDIN Set-up	before MDOLE =	Lo-Hi	10	ns.	
58	tmmolh	MDIN Hold	after MDOLE =	Lo-Hi	2	ns	1.
59	tMMCS	MDIN Set-up	before MCLK =	Lo-Hi	6	ns	
60	tMMCH	MDIN Hold	after MCLK =	Lo-Hi	6	ns	
61	tssls	SDIN Set-up	before SDILE =	Hi-Lo	4	ns	
62	tsslh	SDIN Hold	after SDILE =	Hi-Lo	4	ns	
63	tsscs	SDIN Set-up	before SCLK	Lo-Hi	4	ns	
64	tssch	SDIN Hold	after SCLK	Lo-Hi	4	ns	
65	tSDOLE	MCLK (Lo-Hi)	before SDOLE =	Lo-Hi	8	ns	
66	tens	R/W Buffer Enable Set-up	before S/M CLK =	Lo-Hi	4	ns	3, 4, 5, 6
67	tENH	R/W Buffer Enable Hold	after S/M CLK =	Lo-Hi	4	ns	3, 4, 5, 6
68	tDS	R/W Buffer Data In Set-up	before S/M CLK =	Lo-Hi	2	ns	3
69	tDH	R/W Buffer Data In Hold	after S/M CLK =	Lo-Hi	6	ns	3
70	trss	RS1 (Hi-Lo)	R/WBEN =	Hi-Lo	12	ns	7
71	tMODS	Mode Data Set-up	before SCLK =	Lo-Hi	5	ns	8
72	tMODH	Mode Data Hold	after SCLK =	Lo-Hi	1	ns	8
73	tmens	Mode Enable Set-up	before SCLK =	Lo-Hi	2	ns	8
74	tMENH	Mode Enable Hold	after SCLK =	Lo-Hi	6	ns	8
DIAGNO	STIC SET-UP	AND HOLD TIMES					
75	tcscs	CBI Set-up	before SYNCLK =	High	25	ns	
76	tmscs	MDIN Set-up		•	25	ns	
77	tMLSCS	MDILE Set-up = High			25	ns	

### NOTES:

2617 tbl 18

### **MINIMUM PULSE WIDTH (PRELIMINARY)**

		Description					Refer to Timing Diagram
Number	Parameter	From In	Condition	Min.	Unit	Figure	
78	trs	Min. RS1 low time	to reset buffers	_	6	ns	
79	tMLE	Min. MDILE high time	to strobe new data	MD, CBI = Valid	6	ns	
80	<b>t</b> MDOLE	Min. MDOLE low time	to strobe new data	SD = Valid	6	ns	
81	tsle	Min. SDILE high time	to strobe new data	SD = Valid	6	ns	
82	tCLK	Min. S/MCLK high time	to clock in new data	EN signal low	6	ns	
83	tsynclk	Min. SYNCLK high time	to clock in new data	_	6	ns	

UPDATE 1 A

<sup>1. (</sup>Lo-Hi) indicates L0w-to-=High transition and vice sersa.

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Out Load	See Figure 13




Figure 2. Diagnostic Timing




Figure 3. Write Buffer Write Timing (Write Cycle)

UPDATE 1 A




Figure 4. Write Buffer Read and Checkbit Generate Timing (Write Cycle)




Figure 5. Read Buffer Write and Syndrome Generate Timing (Read Cycle)





Figure 6. Read Buffer Read Timing (Read Cycle)




2617 drw 13

#### NOTES:

The clocks SCLK and MCLK can be free-running during reset.

Figure 7. Buffer Reset Timing




2617 drw 14

51

Figure 8. Mode Enable Timing

UPDATE 1 A



2617 drw 15

## INPUT/OUTPUT INTERFACE CIRCUITS




Figure 10. Input Structure (All Inputs)





Figure 11. Output Structure




#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance

RT = Termination resistance: should be equal to ZouT of the Pulse Generator

Figure 12. AC Test Circuit

#### ORDERING INFORMATION



2617 drw 19

53

A



## FAST CMOS BUFFER/CLOCK DRIVER

IDT49FCT805/A IDT49FCT806/A

#### **FEATURES:**


- Equivalent to FAST™ output drive over full temperature and voltage supply extremes
- IoL = 64mA (commercial) and 48mA (military)
- CMOS power levels (1mW typ. static)
- · TTL input and output level compatible
- · CMOS output level compatible
- Two independent groups of buffers with 3-state control 5:1 fanout (1 in - 5 out) per group
- · True and inverting options
- · 'Heartbeat' monitor output
- · Guaranteed low skew
- · Pinout designed for minimum skew and ground bounce
- · Clock busing with 3-state control
- · 20 pin DIP, SOIC, CERPACK and LCC
- Meets or exceeds JEDEC Standard 18 specifications
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT49FCT805/A and IDT49FCT806/A are clock drivers built using advanced CEMOS™, a dual metal CMOS technology. The IDT49FCT805A is a non-inverting clock driver and the IDT49FCT806A is an inverting clock driver. Each clock driver consists of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible CMOS input.

#### **FUNCTIONAL BLOCK DIAGRAMS**

#### IDT49FCT805




#### **IDT49FCT806**


CEMOS is a trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor Co.

#### **PIN CONFIGURATIONS**


#### IDT49FCT805




2574 drw 01



#### IDT49FCT806





2574 drw 05

#### PIN DESCRIPTION

Pin Names	Description
OEA, OEB	3-State Output Enable Inputs (Active LOW)
INA, INB	Clock Inputs
OAn, OBn	Clock Outputs
MON	Monitor Output

2574 tbl 05

## **FUNCTION TABLE<sup>(1)</sup>**

		Outputs									
Inp		49FCT805 49FCT			49FCT805 49FC		49FCT805 49F		49FCT805		T806
OEA, OEB	INA, INB	OAn, OBn	MON	OAn, OBn	MON						
L	L	L	L	Н	Н						
L	Н	Н	Н	L	L .						
Н	L	Z	L	Z	Н						
. Н	н .	Z	Н	Z	, L						

NOTE:

1. H = HIGH, L = LOW, Z = High Impedance

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	>
Та	Operating Temperature	0 to +70	-55 to +125	ပ္
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	င့
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	0.5	w
lout	DC Output	120	120	mA

#### NOTE:

2574tbl01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Input and Vcc terminals.
- 3. Output and I/O terminals.

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	рF
Соит	Output Capacitance	Vout = 0V	8	12	рF

#### NOTE:

2574 tbl 02

1. This parameter is measured at characterization but not tested.

#### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = VCC - 0.2V

Commercial: TA = 0°C to +70°C; VCC =  $5.0V \pm 5\%$ , Military: TA = -55°C to +125°C; VCC =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Cor	nditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	input HIGH Level	Guaranteed Logic HIGH Level					٧
VIL	Input LOW Level	Guaranteed Logic LOW	/ Level	I -	_	0.8	٧
LiiH	Input HIGH Current	Vcc = Max.	VI = VCC	_	j —	5	μА
l IL	Input LOW Current	Vcc = Max.	VI = GND		_	<b>-</b> 5	μА
lozн	Off State (HIGH Z)	Vcc = Max.	Vo = Vcc	_	_	. 10	μА
lozl	Output Current	*	Vo = GND	_	I —	-10	μА
Vik	Clamp Diode Voltage	Vcc = Min., IN= -18mA	-	-0.7	-1.2	٧	
los	Short Circuit Current	Vcc = Max. <sup>(3)</sup> , Vo = GN	-60	-120	-250	mA	
Vон	Output HIGH Voltage	VCC = 3V, VIN = VLC or	Vнс	Vcc	_	٧	
	·	Vcc = Min.	10H = -300μA	VHC <sup>(4)</sup>	Vcc	_	
		VIN = VIH or VIL	IOH = -12mA MIL.	3.6	4.3	_	
			IOH = -15mA COM'L.	ļ			
			IOH = -24mA MIL.	2.4	3.8	_	
Vol	Output LOW Voltage	VCC = 3V, VIN = VLC or	IOH = -24mA COM'L. VHC, IOL= 300μA		GND	VLC	V
		Vcc = Min.	IoL= 300μA	<del>  -</del>	GND	VLC <sup>(4)</sup>	
		VIN = VIH or VIL	IOL = 48mA MIL.		0.3	0.55	
			IOL = 64mA COM'L.				
VH	Input Hysteresis for all inputs		<u>4</u>	T —	200		mV

#### NOTES

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. This parameter is guaranteed but not tested.

2574 tbl 04

#### **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Con	ditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc			0.2	1.5	mA
ΔΙσο	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. Vin = 3.4V <sup>(3)</sup>		_	1.0	2.5	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open OEA = OEB = GND Per Output Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	0.15	0.25	mA/ MHz
lc	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fi = 10MHz	Vin = Vcc Vin = GND	_	1.7	4.0	mA
		50% Duty Cycle  OEA = OEB = GND  Mon. Output Toggling	VIN = 3.4V VIN = GND	_	2.2	5.3	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	-	4.3	8.4 <sup>(5)</sup>	
		50% Duty Cycle  OEA = OEB = GND  Eleven Outputs	VIN = 3.4V VIN = GND	_	5.3	10.9 <sup>(5)</sup>	
*		Toggling					

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - IC = ICC + AICC DHNT + ICCD (fCP/2 + fiNo)
  - Icc = Quiescent Current
  - Δlcc = Power Supply Current for a TTL High Input (Vin = 3.4V) DH = Duty Cycle for TTL Inputs High

  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Input Frequency
  - No = Number of Outputs at fi
  - All currents are in milliamps and all frequencies are in megahertz.

#### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

		1 4 1 1 1	ID	T49FC	T805/8	06	IDT4	19FCT	805A/8	06A	
			Co	m'l.	М	il.	Co	m'l.	М	II.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min.(2)	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min.(2)	Max.	Unit
tPLH tPHL	Propagation Delay INA to OAn, INB to OBn	CL = 50pF RL = 500Ω	1.5	6.5	1.5	7.5	1.5	5.8	1.5	6.8	ns
tPZL tPZH	Output Enable Time OEa to OAn, OEs to OBn		1.5	8.0	1.5	8.5	1.5	8.0	1.5	8.5	ns
tPLZ tPHZ	Output Disable Time OEA to OAn, OEB to OBn		1.5	7.0	1.5	7.5	1.5	7.0	1.5	7.5	ns
tsk(o) <sup>(3)</sup>	Skew between two outputs of same package (same transition)		_	0.7	_	0.9	_	0.7	_	0.9	ns
tsk(p)(3)	Skew between opposite transitions (tPHL-tPLH) of same output		_	1.0	_	1.1	_	1.0	_	1.1	ns
tsk(t)(3)	Skew between two outputs of different package at same power supply voltage and temperature (same transition)		_	1.5		1.5	_	1.5	_	1.5	ns

#### NOTES:

1. See test circuit and waveforms.


2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. Skew guaranteed across temperature range but measured at maximum temperature only. Skew parameters apply to propagation delays only.

58

# A

# TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



#### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open


**DEFINITIONS:** 

2574 tbl 09


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


#### SET-UP, HOLD AND RELEASE TIMES




#### **PULSE WIDTH**



#### PROPAGATION DELAY



#### **ENABLE AND DISABLE TIMES**



NOTES


2574 drw 05

59

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Zo ≤ 50Ω; tr ≤ 2.5ns; tr ≤ 2.5ns.

UPDATE 1 A

#### ORDERING INFORMATION







## HIGH-SPEED BICMOS MEMORY DRIVERS

ADVANCE INFORMATION IDT54/74FBT2240 IDT54/74FBT2240A

#### **FEATURES:**

- IDT54/74FBT2240 equivalent to the 54/74BCT2240
- IDT54/74FBT2240A 25% faster than the 2240
- 25 $\Omega$  output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- · TTL compatible input and output levels
- Higher static VOH for improved noise immunity and reduced system power dissipation
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- · Military product compliant to MIL-STD-883, Class B


#### **DESCRIPTION:**

The FBT series of BiCMOS Memory Drivers is built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.


The IDT54/74FBT2240 series are octal buffers/line drivers where each output is terminated with a  $25\Omega$  series resistor.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection. The output buffers are designed to guarantee a static VOH of 2.7V. This higher output level in the high state results in a significant reduction in overall system power dissipation and improved noise immunity when driving DRAMS and SRAMS.


#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATIONS



#### DIP/SOIC/CERPACK TOP VIEW



BiCEMOS is a trademark of Integrated Device Technology, Inc.

#### PIN DESCRIPTION

Pin Names	Description
OEA, OEB	3-State Output Enable Inputs (Active LOW)
Dxx	Inputs
Ōxx	Outputs

2642 tbi 01

## FUNCTION TABLE<sup>(1)</sup>

Inputs		Output
OEA, OEB	B Dxx Oxx	
L	L	Н
L	Н	L
Н	X	Z

NOTE:

1. H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
Рт	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mA

#### NOTE:

2642 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
  may cause permanent damage to the device. This is a stress rating only
  and functional operation of the device at these or any other conditions
  above those indicated in the operational sections of this specification is
  not implied. Exposure to absolute maximum rating conditions for
  extended periods may affect reliability. No terminal voltage may exceed
  Vcc by +0.5V unless otherwise noted.
- 2. Input and Vcc terminals only.
- 3. Outputs and I/O terminals only.

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Туре	Max.	Unit
CiN	Input Capacitance	VIN = 0V	6	10	рF
Соит	Output Capacitance	Vout = 0V	8	12	pF

#### NOTE:

2642 tbl 04

2642 tbl 02

1. This parameter is measured at characterization but not tested.

#### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 10\%$ ; Military: TA = -55°C to +125°C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Cond	litions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH Le	evel	2.0		_	V
VIL	Input LOW Level	Guaranteed Logic LOW Le	vel	_	_	0.8	V
lін	Input HIGH Current	Vcc = Max., VI = 2.7V		_		10	μА
liL	Input LOW Current	Vcc = Max., VI = 0.5V				-10	μА
lozн	High Impedance	Vcc = Max.	Vo = 2.7V		_	50	μΑ
lozl	Output Current		Vo = 0.5V			-50	l
lı .	Input HIGH Current	Vcc = Max., Vcc (Max.)		_		100	μА
Vik	Clamp Diode Voltage	Vcc = Min., IN = -18mA		_	-0.7	-1.2	٧
lodh	Output Drive Current	Vcc = Min., Vo = 2.25V	Vcc = Min., Vo = 2.25V		-	_	mA
IODL	Output Drive Current	Vcc = Min., Vo = 2.25V	Vcc = Min., Vo = 2.25V		_		mA
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-75	_	-225	.mA
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -1 mA	2.7	3.8	_	V
		VIN = VIH or VIL	Юн = - 8mA	2.4	3.3	<del></del>	
			loн = -12mA	2.0	3.2	_	
Vol	Output LOW Voltage		loL = 1mA	_	0.1	0.5	٧
			IOL = 12mA		0.35	0.8	
VH	Input Hysteresis	Vcc = 5V			200	_	mV
ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.2	1.5	mA
ICCL				<u> </u>	L	l	<u> </u>



2642 tbl 05

#### NOTES:

For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
 Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.

3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

#### POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
ΔΙCC	Quiescent Power Supply Current (Inputs TTL HIGH)	$VCC = Max.$ $VIN = 3.4V^{(3)}$			0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max., Outputs Open  OEA = OEB = GND  One Input Toggling  50% Duty Cycle	VIN = VCC VIN = GND		0.3	0.40	mA/ MHz
lc	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fi = 10MHz, 50% Duty Cycle	VIN = VCC VIN = GND	<del>-</del>	3.2	5.5	mA
		$\overline{OEA} = \overline{OEB} = GND$ One Bit Toggling	Vin = 3.4V Vin = GND	_	3.5	6.5	
		Vcc = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle	VIN = VCC VIN = GND		6.2	9.5 <sup>(5)</sup>	
. "		$\overline{OEA} = \overline{OEB} = GND$ Eight Bits Toggling	VIN = 3.4V VIN = GND		8.2	17.5 <sup>(5)</sup>	

NOTES:

2642 tbl 06

- 1. For conditions shown as Max, or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + ΔICC DHNT + ICCD (fCP/2 + fi Ni)

Icc = Quiescent Current

ΔIcc = Power Supply Current for a TTL High Input (ViN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Input Frequency

Ni = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz


#### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

-			ID	T54/74	BT2240		ID	T54/74I	BT2240	Α .	
			Con	n'l.	M	lil.	Con	n' <u>l.</u>	M	lil.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPLH tPHL	Propagation Delay Dxx to Oxx	CL = 50pF RL = 500Ω	1.5	5.7	1.5	6.3	1.5	4.8	1.5	5.1	ns
tPZH tPZL	Output Enable Time		1.5	8.0	1.5	8.5	1.5	6.2	1.5	6.5	ns
tPHZ tPLZ	Output Disable Time		1.5	7.0	1.5	7.5	1.5	5.6	1.5	5.9	ns

#### NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

# TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



#### SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

#### **DEFINITIONS:**


2642 tbl 08

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to Zout of the Pulse

Generator.

#### SET-UP, HOLD AND RELEASE TIMES




#### **PULSE WIDTH**




## A

#### PROPAGATION DELAY



#### **ENABLE AND DISABLE TIMES**




#### NOTES

2642 drw 05

65

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Zo ≤ 50Ω; tF ≤ 2.5ns; tR ≤ 2.5ns.

#### **ORDERING INFORMATION**





Integrated Device Technology, Inc.

## **HIGH-SPEED BICMOS MEMORY DRIVERS**

**PRELIMINARY** IDT54/74FBT2244 IDT54/74FBT2244A

#### **FEATURES:**

OF A

DA<sub>3</sub>

OB<sub>3</sub>

- IDT54/74FBT2244 equivalent to the 54/74BCT2244
- IDT54/74FBT2244A 25% faster than the 2244
- 25Ω output resistors reduce overshoot and undershoot when driving MOS RAMs
- · Significant reduction in ground bounce from standard **CMOS** devices
- TTL compatible input and output levels
- · Higher static VOH for improved noise immunity and reduced system power dissipation.
- ±10% power supply for both military and commercial
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The FBT series of BiCMOS Memory Drivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.


The IDT54/74FBT2244 series are octal buffers/line drivers where each output is terminated with a  $25\Omega$  series resistor.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection. The output buffers are designed to guarantee a static VOH of 2.7V. This higher output level in the high state results in a significant reduction in overall system power dissipation and in improved noise immunity when driving DRAMS and SRAMS.


#### **FUNCTIONAL BLOCK DIAGRAM**

## **Ō**E<sub>B</sub> DAo OAo OBo DBo DA<sub>1</sub> OA<sub>1</sub> OB<sub>1</sub> DB<sub>1</sub> DA2 OA<sub>2</sub> OB<sub>2</sub> DB<sub>2</sub>

#### PIN CONFIGURATIONS



#### DIP/SOIC/CERPACK TOP VIEW



2641 drw 02

LCC **TOP VIEW** 

BICEMOS is a trademark of Integrated Device Technology, Inc.

25 Ω

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**MAY 1991** 

ОАз

DВз

2641 drw 01

#### PIN DESCRIPTION

Pin Names	Description
OEA, OEB	3-State Output Enable Inputs
Dxx	Inputs
Oxx	Outputs

2641 tbl 01

## **FUNCTION TABLE<sup>(1)</sup>**

lnp	uts	Outputs
OEA, OEB Dxx		Охх
L	L	L
L	Н	Н
Н	Х	Z

NOTE:

H = HIGH Voltage Level
 L = LOW Voltage Level

X = Don't Care

Z = High Impedance

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mΑ

NOTES:

2641 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Input and Vcc terminals only.
- 3. Outputs and I/O terminals only.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Type	Мах.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	рF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

2641 tbl 04

2641 tbl 02

This parameter is measured at characterization but not tested.

#### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 10\%$ ; Military: TA = -55°C to +125°C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Condi	tions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Lev	/el	2.0	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Lev	el	_	_	0.8	V
lін	Input HIGH Current	Vcc = Max., VI = 2.7V		_	_	10	μА
lıı_	Input LOW Current	Vcc = Max., VI = 0.5V		<del></del>	_	-10	μΑ
lozh	High Impedance	Vcc = Max.	Vo = 2.7V	_		50	μΑ
lozl	Output Current		Vo = 0.5V	_	_	-50	
lı .	Input HIGH Current	Vcc = Max., Vcc (Max.)		_	_	100	μА
Vik	Clamp Diode Voltage	Vcc = Min., IN = -18mA			-0.7	-1.2	V
IODH	Output Drive Current	Vcc = Min., Vo = 2.25V	*	-35	_	_	mA
IODL	Output Drive Current	Vcc = Min., Vo = 2.25V		50	_	_	mA
los	Short Circuit Current	Vcc = Max., Vo = GND(3)		-75	_	-225	mA
Voн	Output HIGH Voltage	Vcc = Min.	IOH = -1mA	2.7	3.8		V
İ		VIN = VIH or VIL	IOH = - 8mA	2.4	3.3	_	
			IOH = -12mA	2.0	3.2	_	
Vol	Output LOW Voltage	at the second	IOL = 1mA		0.1	0.5	V
			IOL = 12mA	-	0.35	0.8	
VH	Input Hysteresis	Vcc = 5V		_	200	_	mV
ICCH ICCZ ICCL	Quiescent Power Supply Current	VCC = Max. VIN = GND or VCC		-	0.2	1.5	mA

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
 Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

#### **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Δlcc	Quiescent Power Supply Current (Inputs TTL HIGH)	VCC = Max. $VIN = 3.4V(3)$	* 11		0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max., Outputs Open  OEA = OEB = GND  One Input Toggling  50% Duty Cycle	VIN = VCC VIN = GND	<del>-</del>	0.3	0.40	mA/ MHz
lc	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fi = 10MHz, 50% Duty Cycle	VIN = VCC VIN = GND		3.2	5.5	mA
		OEA = OEB = GND One Bit Toggling	VIN = 3.4V VIN = GND		3.5	6.5	
		Vcc = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle	VIN = VCC VIN = GND	= 1	6.2	9.5 <sup>(5)</sup>	
		OEA = OEB = GND Eight Bits Toggling	VIN = 3.4V VIN = GND	-	8.2	17.5 <sup>(5)</sup>	al v

#### NOTES:

2641 tbl 06

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - IC = ICC + AICC DHNT + ICCD (fCP/2 + fi Ni)
  - Icc = Quiescent Current
  - ΔIcc = Power Supply Current for a TTL High Input (VIN = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Input Frequency
  - Ni = Number of Inputs at fi
  - All currents are in milliamps and all frequencies are in megahertz.

#### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			ID	T54/74F	BT2244		ID	T54/74I	BT2244	Α	
1			Cor	n'l.	М	11.	Con	n'l.	м	ii.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPLH tPHL	Propagation Delay Dxx to Oxx	CL = 50pF RL = 500Ω	1.5	6.5	1.5	7.0	1.5	4.8	1.5	5.1	ns
tPZH tPZL	Output Enable Time		1.5	8.0	1.5	8.5	1.5	6.2	1.5	6.5	ns
tPHZ tPLZ	Output Disable Time		1.5	7.0	1.5	7.5	1.5	5.6	1.5	5.9	ns


#### NOTES:

2641 tbl 07

70

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

# TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



#### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open


#### DEFINITIONS:

2641 tbl 08


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


### SET-UP, HOLD AND RELEASE TIMES




#### **PULSE WIDTH**



#### PROPAGATION DELAY



#### **ENABLE AND DISABLE TIMES**




#### NOTES

2641 drw 04

71

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz; Zo  $\leq$  50 $\Omega$ ; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

#### **ORDERING INFORMATION**







## HIGH-SPEED BICMOS OCTAL TRANSPARENT LATCH DRIVERS

ADVANCE INFORMATION IDT54/74FBT2373 IDT54/74FBT2373A

#### **FEATURES:**


- 25Ω output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- · TTL compatible input and output levels
- Higher static VOH for improved noise immunity and reduced power dissipation.
- Low power in all three states
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The FBT series of BiCMOS Latch Drivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT2373 series are 3-state, 8-bit latches where each output is terminated with a  $25\Omega$  series resistor. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the set-up times is latched. Data appears on the bus when the Output Enable ( $\overline{\rm OE}$ ) is LOW. When  $\overline{\rm OE}$  is HIGH, the bus output is in the high impedance state.

The FBT series of bus interface devices are ideal for driving large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection. The output buffers are designed to guarantee a static VOH of 2.7V. This higher output level in the high state will result in a significant reduction in overall system power dissipation and in improved noise immunity when driving DRAMS and SRAMS.



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**MAY 1991** 

## **PIN DESCRIPTION**

Pin Names	Description
Do D7	Data Inputs
LE	Latch Enables Input (Active HIGH)
ŌĒ	Output Enables Input (Active LOW)
Oo – O7	3-State Latch Outputs

2640 tbl 05

## **FUNCTION TABLE**(1)

	Inputs					
Dn	LE	ŌĒ	On			
Н	Н	L :	Н			
L	Н	L	L			
Х	L	L	NC			
Χ	Х	Н	Z			

#### NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High Impedance

NC = No Change

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mA

#### NOTES:

2640 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Outputs and I/O terminals only.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Type	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	рF
Соит	Output Capacitance	Vout = 0V	8	12	рF

#### NOTE:

1. This parameter is measured at characterization but not tested.

2640 tbl 06

#### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 10\%$ ; Military: TA = -55°C to +125°C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Cond	itions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH Lev	vel	2.0	_		٧
VIL	Input LOW Level	Guaranteed Logic LOW Lev	rel	_		0.8	٧
liн	Input HIGH Current	Vcc = Max., VI = 2.7V		_		10	μΑ
lıL	Input LOW Current	Vcc = Max., Vi = 0.5V		T	<b>—</b>	-10	μΑ
lozh	High Impedance	Vcc = Max.	Vo = 2.7V	_		50	μА
lozl	Output Current		Vo = 0.5V	_		-50	
lı	Input HIGH Current	Vcc = Max., Vcc (Max.)			_	100	μΑ
VIK	Clamp Diode Voltage	Vcc = Min., IN = -18mA		T -	-0.7	-1.2	٧
IODH	Output Drive Current	Vcc = Min., Vo = 2.25V		-35	_		mA
IODL	Output Drive Current	Vcc = Min., Vo = 2.25V		50		_	mA
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-75	_	-225	mA
Voн	Output HIGH Voltage	Vcc = Min.	IOH = -1mA	2.7	3.8	_	٧
		VIN = VIH or VIL	IOH = - 8mA	2.4	3.3		
			IOH = -12mA	2.0	3.2		
Vol	Output LOW Voltage		IOL = 1mA	-	0.1	0.5	V
			IOL = 12mA	T -	0.35	0.8	
VH	Input Hysteresis	Vcc = 5V		_	200	_	mV
ICCH ICCZ ICCL	Quiescent Power Supply Current	VCC = Max. VIN = GND or VCC		_	0.2	1.5	mA

#### NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
   Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

#### **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>	4.0	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ΔΙCC	Quiescent Power Supply Current (Inputs TTL HIGH)	Vcc = Max. Vin = 3.4V <sup>(3)</sup>		"	0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max., Outputs Open  OE = GND, LE = Vcc  One Input Toggling  50% Duty Cycle	VIN = VCC VIN = GND		0.3	0.4	mA/ MHz
lc	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fi = 10MHz, 50% Duty Cycle	VIN = VCC VIN = GND		3.2	5.5	mA
		OE = GND, LE = Vcc One Bit Toggling	VIN = 3.4V VIN = GND	- :	3.5	6.5	
		Vcc = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle	VIN = VCC VIN = GND	_	6.2	9.5 <sup>(5)</sup>	
		OE = GND, LE = Vcc Eight Bits Toggling	VIN = 3.4V VIN = GND	<b>—</b> , ·	8.2	17.5 <sup>(5)</sup>	

NOTES:

- 1. For conditions shown as Max, or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

Ic = Icc + ΔIcc DHNT + IccD (fcP/2 + fi Ni)

Icc = Quiescent Current

ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTLI inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Input Frequency

Ni = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE


			IDT54/74FBT2373				DT54/74	FBT237	3 <b>A</b>		
			Cor	n'l.	N	lil.	Co	om'l.	N	Ail.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPLH tPHL	Propagation Delay Dn to On	CL = 50pF RL = 500Ω	1.5	8.0	1.5	8.5	1.5	5.2	1.5	5.6	ns
tPLH tPHL	Propagation Delay LE to On		2.0	9.3	2.0	10.1	2.0	8.5	2.0	9.8	ns
tPZH tPZL	Output Enable Time		1.5	12.0	1.5	12.5	1.5	6.5	1.5	7.5	ns
tPHZ tPLZ	Output Disable Time		1.5	7.4	1.5	8.1	1.5	5.5	1.5	6.5	ns
tsu	Set-up Time HIGH or LOW Dn to LE		2.0	_	2.0	_	2.0	_	2.0	_	ns
tH	Hold Time HIGH or LOW Dn to LE		1.5		1.5		1.5	_	1.5	_	ns
tw	LE Pulse Width HIGH or LOW		6.0		6.0	_	5.0	_	6.0	_	ns

#### NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

## **TEST CIRCUITS AND WAVEFORMS** TEST CIRCUITS FOR ALL OUTPUTS



#### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open


#### **DEFINITIONS:**

2640 tbl 08


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


### SET-UP, HOLD AND RELEASE TIMES




#### **PULSE WIDTH**



#### PROPAGATION DELAY



#### **ENABLE AND DISABLE TIMES**




#### NOTES

2640 drw 04

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz; Zo  $\leq 50\Omega$ ; tF  $\leq 2.5$ ns; tR ≤ 2.5ns.

#### ORDERING INFORMATION



A



## HIGH-SPEED BICMOS 10-BIT MEMORY LATCHES

IDT54/74FBT2841A IDT54/74FBT2841B

#### **FEATURES:**

- 25Ω output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- · TTL compatible input and output levels
- · Low power in all three states
- ± 10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- · Military product compliant to MIL-STD-883, Class B


#### **DESCRIPTION:**

The FBT series of BiCMOS Memory Drivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.


The IDT54/74FBT2841 series are 3-state, 10-bit latches where each output is terminated with a  $25\Omega$  series resistor.

The FBT series of memory line drivers are ideal for use in designs needed to drive large capacitive loads with low static (DC) current loading. They are also designed for rail-to-rail output switching. This higher output level in the high state will result in a significant reduction in overall system power dissipation.


#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATIONS



DIP/SOIC/CERPACK TOP VIEW



BICEMOS is a trademark of Integrated Device Techology, Inc.

@1991 Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1991** 

#### PIN DESCRIPTION

Name	I/O	Description				
Do - D9	1	The latch data inputs.				
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.				
Y0 - Y9	0	The 3-state latch outputs.				
ŌĒ	1	The output enable control. When $\overline{\text{OE}}$ is LOW, the outputs are enabled. When $\overline{\text{OE}}$ is high, the outputs YI are in the high-impedance (off) state.				

2599 tbl 05

## FUNCTION TABLE(1)


	Inputs		Internal	Outputs		
ŌĒ	LE	Di	Qı	Υı	Function	
Н	X	х	х	Z	High Z	
Н	Н	L	·L	Z	High Z	
Н	Н	Н	Н	Z	High Z	
Н	L	Х	NC	Z	Latched (High Z)	
L	Н	L	L	L	Transparent	
L	Н	Н	Н	Н	Transparent	
L	L	Х	NC	NC	Latched	

NOTE:

2599 tbl 06

 H = HIGH, L = LOW, X = Don't Care, NC = No Change, Z = High Impedance

#### **LOGIC SYMBOL**



2599 drw 03

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<b>&gt;</b>
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	>
Та	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
PT ·	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mΑ

#### NOTES:

2599 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- Outputs and I/O terminals only.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Cout	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

2599 tbl 02

1. This parameter is measured at characterization but not tested.



#### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 10\%$ ; Military: TA = -55°C to +125°C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Cond	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
VIH	Input HIGH Level	Guaranteed Logic HIGH Le	2.0		_	٧	
VIL	Input LOW Level	Guaranteed Logic LOW Lev		_	0.8	V	
ltH:	Input HIGH Current	Vcc = Max., Vi = 2.7V				10	μА
In.	Input LOW Current	Vcc = Max., VI = 0.5V		_	_	-10	μА
lozн	High Impedance	Vcc = Max.	Vcc = Max. Vo = 2.7V		_	50	μА
lozl	Output Current		Vo = 0.5V	_		-50	
<u>l</u> i	Input HIGH Current	Vcc = Max., Vcc (Max.)	Vcc = Max., Vcc (Max.)				μА
Vik	Clamp Diode Voltage	Vcc = Min., IN = -18mA	-	-0.7	-1.2	٧	
IODH	Output Drive Current	Vcc = Min., Vo = 2.25V	-35	_	-	mA	
IODL	Output Drive Current	Vcc = Min., Vo = 2.25V	50		_	mA	
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>	-75	_	-225	mA	
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -1 mA	2.7	3.8	_	٧
4		VIN = VIH or VIL	IOH = - 8mA	2.4	3.3	_	
			IOH = -12mA	2.0	3.2	_	
Vol	Output LOW Voltage		IOL = 1mA	_	0.1	0.5	\ \
			IOL = 12mA	_	0.35	0.8	
VH	Input Hysteresis	Vcc = 5V			200	_	mV
ICCH ICCZ ICCL	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc			0.2	1.5	mA

#### NOTES:

2599 thl 03

- 1. For conditions shown as Max, or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
   Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

#### **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
ΔΙCC	Quiescent Power Supply Current (Inputs TTL HIGH)	Vcc = Max. Vin = 3.4V <sup>(3)</sup>		_	0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max., Outputs Open  OE = GND  One Input Toggling  LE = Vcc  50% Duty Cycle	VIN = VCC VIN = GND		0.3	0.4	mA/ MHz
lc	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fi = 10MHz, 50% Duty Cycle	VIN = VCC VIN = GND	_	3.2	5.5	mA
		OE = GND, LE = Vcc One Bit Toggling	VIN = 3.4V VIN = GND	_	3.5	6.5	
<b>x</b>		Vcc = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle	VIN = VCC VIN = GND	_	7.7	11.5 <sup>(5)</sup>	. 7
		OE = GND, LE = Vcc Ten Bits Toggling	VIN = 3.4V VIN = GND	_	10.2	21.5 <sup>(5)</sup>	

NOTES:

- 2599 tbl 04
- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICCDHNT + ICCD(fCP/2 + fiNi)$
  - Icc = Quiescent Current
  - ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Input Frequency
  - Ni = Number of Inputs at fi
  - All currents are in milliamps and all frequencies are in megahertz.

A


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

				54/74	FBT2841	Α		54/74FB	T2841B		
	The state of the s		Com'l.		M	Mil.		Com'l.		Mil.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPLH tPHL	Propagation Delay Dı to Yı (LE = HIGH)	CL = 50pF RL = 500Ω	-	9.0		10.0		6.5	_	7.5	ns
tsu	Data to LE Set-up Time		2.5		2.5		2.5	_	2.5	_	ns
tH	Data to LE Hold Time		2.5		3.0	_	2.5	_	2.5		ns
tPLH tPHL	Propagation Delay LE to Yı	ing sa kalangan dan sa kalangan dan sa kalangan dan sa kalangan dan sa kalangan dan sa kalangan dan sa kalanga Sa kalangan dan sa kalangan da	<del>-</del>	12.0		13.0	_	8.0	<del>-</del>	10.5	ns
tw	LE Pulse Width <sup>(3)</sup> HIGH		4.0	_	5.0	_	4.0	-	4.0	-	ns
tPZH tPZL	Output Enable Time OE to Yı		_	11.5	_	13.0	_	8.0	-	8.5	ns
tPHZ tPLZ	Output Disable Time OE to Yı		-	8.0	<u> </u>	10.0		7.0	_	7.5	ns

See test circuits and waveforms.

Minimum limits are guaranteed but not tested on Propagation Delays.
 These parameters are guaranteed, but not tested.

# TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



#### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open


#### **DEFINITIONS:**

2599 tbl 08


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator,


### SET-UP, HOLD AND RELEASE TIMES




#### **PULSE WIDTH**



#### PROPAGATION DELAY



#### **ENABLE AND DISABLE TIMES**




#### NOTES

2599 drw 04

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz; Zo  $\leq$  50 $\Omega$ ; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

A

### ORDERING INFORMATION



2599 drw 04

A

The following section contains important new data sheets and application notes that were not included in the 1991 LOGIC Data Book.



## HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS

PRELIMINARY IDT54/74FCT826AT IDT54/74FCT826BT IDT54/74FCT826CT

### **FEATURES:**

- IDT54/74FCT826AT equivalent to FAST™ speed and drive
- IDT54/74FCT826BT up to 30% faster than FAST™
- IDT54/74FCT826CT up to 50% faster than FAST™
- Equivalent to AMD's Am29826 bipolar registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel registers with positive edge-triggered D-type flip-flops
- Buffered common Clock Enable (EN) and asynchronous Clear input (CLR)
- IOL = 48mA (commercial) and 32mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- · True TTL input and output compatibility
  - VOH = 3.3V (typ.)
- VoL = 0.3V (typ.)
- Substantially lower input current levels (5μA max.) than AMD's bipolar Am29800 series
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883. Class B
- Meet or exceed JEDEC Standard 18 specifications


### **DESCRIPTION:**

The IDT54/74FCT800AT/BT/CT series is built using advanced CEMOS™, a dual metal CMOS technology.

The IDT54/74FCT826 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/74FCT826AT/BT/CT are 8-bit inverting buffered registers with all the '823 controls plus multiple enables ( $\overline{OE}_1$ ,  $\overline{OE}_2$ ,  $\overline{OE}_3$ ) to allow multiuser control of the interface, e.g.,  $\overline{CS}$ , DMA and RD/WR. They are ideal for use as an output port requiring high IOL/IOH.

All of the IDT54/74FCT8XX high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

### **FUNCTIONAL BLOCK DIAGRAM**




UPDATE 1 A

CEMOS is a trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor.


2522 drw 01

### **PIN CONFIGURATION**




2522 drw 02

DIP/SOIC/CERPACK TOP VIEW



2522 drw 03

### LOGIC SYMBOL



### PIN DESCRIPTION

Names	· I/O	Description
Dı	- 1	The D flip-flop data inputs.
CLR		When the clear input is LOW and OE is
* .		LOW, the QI outputs are LOW. When
		the clear input is HIGH, data can be
		entered into the register.
CP	. 1	Clock Pulse for the Register; enters
	100	data into the register on the LOW-to-
		HIGH transition.
Υı	0	The register three-state outputs.
EN	1	Clock Enable. When the clock enable is
	1	LOW, data on the DI input is transferred
		to the QI output on the LOW-to-HIGH
		clock transition. When the clock enable
		is HIGH, the QI outputs do not change
		state, regardless of the data or clock
		input transitions.
ŌĒn	1	Output Control. When any OEn input is
		HIGH, the YI outputs are in the high impedance state. When all OEn inputs
		are LOW, the TRUE register data is
		present at the YI outputs.

## FUNCTION TABLES(1)

	Inputs					rnal/ puts	
OE <sup>(2)</sup>	CLR	EN	Ď	СР	ā	Υı	Function
L	Η	L	L	<b>↑</b>	٠٠Н	Z	High Z
L	Н	L	Н	1	L	Z	
L	L	Х	Х	X	L	Z	Clear
Н	L	Х	Х	Х	L	L	
L	Н	Н	X	Х	NC	Z	Hold
Н	Н	H	Χ	Х	NC	NC	•
L	Н	L	L	1	Н	Z	Load
L	Н	L	Н	1	L	Z	
H	Н	L	Ĺ	↑	Н	Н	Mary Sales
H	Н	L	Η "	1	L	L	

2522 tbl 05

NOTE:

1. H=HIGH

L=LOW X=Don't Care

NC= No change

1= LOW-to-HIGH Transition

Z = High Impedance

2. OE is an Active-High internal signal produced as follows:

ŌE <sub>1</sub>	ŌĒ2	ŌE₃	OE
Н	X	X	L
Х	Н	X	L
Х	Х	н	L
L	L	L L	Н

2522 tbl 05a



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	>
Та	Operating Temperature	0 to +70	-55 to +125	ပ္
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mΑ

#### NOTE:

2522 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Input and Vcc terminals only.
- 3. Outputs and I/O terminals only.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	Ę.
COUT	Output Capacitance	Vout = 0V	8	12	рF

### NOTE:

2522 tbl 02

 This parameter is measured at characterization, but is not production tested.

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Vcc =  $5.0V \pm 5\%$ ; Military: TA = -55°C to +125°C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Cor	nditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH	l Level	2.0	_	-	٧
VIL	Input LOW Level	Guaranteed Logic LOW	Level	_	_	0.8	٧
Lin	Input HIGH Current	Vcc = Max.	VI = 2.7V		_	- 5	μА
l IL	Input LOW Current	Vcc = Max.	VI = 0.5V		_	<b>-</b> 5	μΑ
lozн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	-	10	μА
lozL			Vo = 0.5V	_	. —	-10	1
H	Input HIGH Current	Vcc = Max., Vi = Vcc (N	Max.)	_		20	μА
Vik	Clamp Diode Voltage	Vcc = Min., In = -18mA	_	-0.7	-1.2	V	
los	Short Circuit Current	Vcc = Max. <sup>(3)</sup> , Vo = GN	ID	-60	-120	-225	mA
Vон	Output HIGH Voltage	Vcc = Min. Vin = ViH or Vil	IOH = -6mA MIL. IOH = -8mA COM'L.	2.4	3.3	_	٧
			IOH = -12mA MIL. IOH = -15mA COM'L.	2.0	3.0	_	٧
Vol	Output LOW Voltage	VCC = Min.         IOL = 32mA MIL.           VIN = VIH or VIL         IOL = 48mA COM'L.		_	0.3	0.5	V .
VH	Input Hysteresis	war and a second			200	<del></del> -	mV
Icc	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.2	1.5	mA

### NOTES:

- 1. For conditions shown as Max. or Min. use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

### **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Con	ditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ΔΙCC	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. Vin = 3.4V <sup>(3)</sup>			0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open OE = EN = GND One Input Toggling 50% Duty Cycle	Vin = Vcc Vin = GND		0.15	0.25	mA/ MHz
lc	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fcP= 10MHz 50% Duty Cycle	VIN = Vcc VIN = GND	_	1.7	4.0	mA
		OE = EN = GND One Bit Toggling at fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	·	2.2	6.0	:
		Vcc = Max. Outputs Open fcP= 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	4.0	7.8 <sup>(5)</sup>	
		OE = EN= GND  Eight Bits Toggling  at fi = 2.5MHz  50% Duty Cycle	VIN = 3.4V VIN = GND	<u> </u>	6.2	16.8 <sup>(5)</sup>	

#### NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fiNi)$ 

Icc = Quiescent Current

△Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Input Frequency

Ni = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

### **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

			IDT	54/74F	CT82	6AT	IDT	54/74F	CT82	6BT	IDT	54/74F	CT82	6CT	
		Test	Co	m'l.	М	il.	Co	m'l.	М	ii.	Co	m'l.	М	il.	
Symbol	Parameter	Conditions <sup>(1)</sup>	Min.(2)	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min.(2)	Max.	Unit
tPLH tPHL	Propagation Delay CP to Y i (OE = LOW)	CL = 50pF $RL = 500\Omega$	_	10.0	_	11.5	1	7.5	_	8.5	1	6.0	_	7.0	ns
	,	$CL = 300pF^{(3)}$ $RL = 500\Omega$	_	20.0	_	20.0	_	15.0	1	16.0	_	12.5	-	13.5	
tsu	Set-up Time HIGH or LOW D i to CP	CL = 50pF RL = 500Ω	4.0	_	4.0	_	3.0	_	3.0		3.0	_	3.0	_	ns
tH	Hold Time HIGH or LOW D I to CP		2.0		2.0	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
tsu	Set-up Time HIGH or LOW EN to CP		4.0	_	4.0	_	3.0		3.0	_	3.0	_	3.0		ns
tH	Hold Time HIGH or LOW EN to CP		2.0	_	2.0	_	0	_	0	_	0	_	0	_	ns
tPHL	Propagation Delay, CLR to	15	_	14.0	_	15.0	_	9.0	_	9.5	_	8.0	_	8.5	ns
tREM	Recovery Time CLR to CP		6.0	_	7.0	1	6.0		6.0	1	6.0	1	6.0	1	ns
tw	Clock Pulse Width HIGH or LOW		7.0	-	7.0	1	6.0	Ę	6.0	1	6.0		6.0		ns
tw	CLR Pulse Width LOW		6.0	_	7.0	-	6.0		6.0	-	6.0	1	6.0	-	ns
tPZH tPZL	Output Enable Time OE to Yı	CL = 50pF RL = 500Ω	_	12.0	_	13.0	-	8.0		9.0	_	7.0	-	8.0	ns
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		$CL = 300pF^{(3)}$ $RL = 500\Omega$	-	23.0	-	25.0		15.0	-	16.0	_	12.5	_	13.5	
tPHZ tPLZ	Output Disable Time OE to Yı	CL = $5pF^{(3)}$ RL = $500\Omega$	_	7.0	_	8.0	_	6.5	_	7.0		6.0		6.0	ns
		CL = 50pF RL = 500Ω	_	8.0	_	9.0	_	7.5	_	8.0	_	7.0	_	7.0	


NOTES:

1. See test circuit and wave forms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameter is guaranteed but not tested.

# TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



### **SWITCH POSITION**


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

#### **DEFINITIONS:**


CL = Load capacitance: includes jig and probe capacitance.

RT= Termination resistance: should be equal to Zout of the Pulse Generator.

### **SET-UP, HOLD AND RELEASE TIMES**




### **PULSE WIDTH**




## A

### PROPAGATION DELAY




### **ENABLE AND DISABLE TIMES**



### **NOTES**

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Zo ≤ 50Ω; tF ≤ 2.5ns; tn ≤ 2.5ns.

### **ORDERING INFORMATION**



2522 drw 05



## CLOCK DISTRIBUTION SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK DRIVERS

APPLICATION NOTE AN-82

By Michel Conrad

### INTRODUCTION


In today's world of RISC or CISC microprocessor based systems there is an endless quest for cost effective solutions which offer the best system performance. Faster processors, increased integration and innovations in architecture have resulted in high performance systems which can be packed into smaller and smaller boxes. With processor clock frequencies migrating towards 33, 40 and 50Mhz, clock signals are becoming more and more critical. As the clock period gets shorter, the uncertainty or skew in the clock distribution system becomes more of a problem. Since clocks are used to drive the processors and to synchronize the transfer of data between system components the clock distribution system design that does not take skew into consideration may result in a system with degraded performance and reliability.

Designing a clock distribution system which minimizes skew is not a trivial problem. To address this problem IDT has developed the IDT49FCT805 and IDT49FCT806 guaranteed skew clock drivers. These high-speed clock drivers have been designed to minimize skew, thus simplifying the problem of designing a reliable, minimum skew clock distribution system. This application note discusses the issues surrounding clock skew, clock drivers, and clock distribution. It will show how the IDT49FCT805 and IDT49FCT806 can be used to simplify the design of minimum skew clock distribution systems.


### WHAT IS CLOCK SKEW?

The term clock skew is used to describe the timing differences between signals in a clock distribution system. The non-ideal characteristics of system components and their connecting circuitry result in uncertainties as to when clock signals trigger their loads. Figure 1 shows a generalized, multiple output clock driver and its associated timing for the low-to-high transition. A common signal drives each input resulting in "n" copies of that signal on the clock driver outputs. The clock skew is the difference in propagation delay between the driver's slowest output and its fastest output. Since output "n" has the minimum propagation delay and output "1" has the maximum propagation delay, the clock skew is the difference or IPLH1 - IPLHn.

In a typical system clock skew has two distinct sources. The first source of skew is the clock driver device itself. The clock driver is a piece of interface logic used to drive clock signal lines. With any given technology the clock driver is an inherent source of skew. In an ideal clock driver all the internal circuit elements of the device are perfectly matched so that propagation delays through equivalent paths are identical. In a practical clock driver there are many variables which can effect the propagation delay through equivalent paths and therefore contribute to skew. The layout and electrical characteristics of the circuit elements, the location of those elements relative to ground and VCC, as well as the parasitics of the



Output Skew, tsk(O) = tP(max) - tP(min) = tPLH1 - tPLHn (same package, same transition)



2521 drw 01

Output Skew is the difference in propagation delay between the fastest and the slowest outputs of a single chip for the same input and output transition.

Figure 1. Output Skew tsk(o) Schematic and Timing Diagram

@1991 Integrated Device Technology, Inc.

package can all have an effect on propagation delay. Many of these variables are dependent on manufacturing process parameters, which adds many more variables that can effect the skew characteristics of the device.

The second source of clock skew is the clock distribution system. How the clock driver device is incorporated into the clock distribution system is critical. The issues include the layout of signal lines, device loading, power supply connections and power supply decoupling. Operating conditions such as the power supply voltage and the ambient temperature also play a significant role. Because of the fast edge rates found in today's high speed logic, most PCB traces should be treated as transmission lines. If the design does not address the transmission line effects caused by the fast edge rates, the design may never work as intended.

### THE CLOCK SKEW PROBLEM

Clock skew problems arise when the timing requirements of a system component are violated. Many of the common clocking bottlenecks can be categorized into two types of clock skew problems. The first is the synchronization problem caused by skew between multiple copies of a system clock. The second problem is that of meeting the duty cycle requirements of system components which require a controlled duty cycle.

A simple pipeline register can be used to illustrate the synchronization problem (Figure 2). The pipeline is composed of two registers and some clock circuitry. The clock circuit begins with a Master Clock which is buffered into two clock signals, CLK1 and CLK2. CLK1 drives Register X and CLK2 drives Register Y. The registers are configured to pass sequential data on each clock cycle so that the current output of Register Y is the previous cycle's output of Register X. The circuit's timing is shown in Figure 3.

In Figure 3-a the data sample "N" is the input to Register X and data "N-1" is the input to Register Y. For correct operation the input to each register must satisfy the setup and hold time requirements with respect to its clock. Since the output of Register X is the input to Register Y, the hold time tHy should

not be greater than tPDx(min). In Figure 3-a CLK1 and CLK2 switch at the same time so that the output of Register X satisfies the setup and hold time requirements of the input to Register Y.

In Figure 3-b CLK2 is delayed relative to CLK1 resulting in a tSKEW between the two clocks. Now, for correct operation the hold time tHy should not be greater than tPDx(min)-tSKEW. As shown, the skew in CLK2 causes a violation of either the hold time requirement of data "N-1" or the setup time requirement of data "N" as input to Register Y. For correct operation data "N-1" must be clocked into Register Y and in Figure 3-b it is unclear whether data "N" or "N-1" is clocked into Register Y. If the timing margin tPDx(min)-tHy is about 2.5ns then a clock skew of 2.5ns or greater is a threat to the reliability of the system

Many microprocessor systems require that the clock have a controlled duty cycle. Guaranteeing a fixed duty-cycle at fast clock rates is difficult because propagation delays for opposite transitions in standard interface logic used for clock distribution are seldom identical. Also, timing differences between transitions do not scale with frequency. If a driver has 3.0ns of pulse skew (see definitions below) the tolerance of a 25ns cycle time (40Mhz) is ±12%. If the clock is pushed to 50Mhz, the tolerance grows to ±15%. A rule-of-thumb is that no more than 10% of the clock cycle be used for clock distribution. It is clear that if standard components are used the rule is easily violated at higher clock frequencies.

### **CLOCK SKEW DEFINITIONS**

With the objective of minimizing skew inherent to the clock driver device, IDT has designed the IDT49FCT805 and IDT49FCT806 clock drivers. These clock drivers are designed to meet very tight skew specifications. The critical parameters are output skew, pulse skew, and package or part-to-part skew.

Output skew tsk(0) is the difference in propagation delay between any two outputs of the same device going through the same transition. This is the type of skew illustrated in Figure 1. If the propagation delay of the slowest output (tPLH1)




Figure 2. Schematic for a Two Register Pipeline




Figure 3. Timing Diagrams for Pipeline Register Example

is 5.0ns and the fastest output (tPLHn) is 3.0ns then the output skew is 2.0ns. The tSK(O) parameter applies to all the outputs of a single clock driver chip. It is measured separately for the high-to-low and low-to-high transitions. Figure 4 shows the measured output skew of several IDT49FCT805As for low-to-high and high-to-low transitions. Under typical conditions (Vcc=5.0V, TEMP=25°C) the maximum skew is less than 450

picoseconds for both the low-to-high and high-to-low conditions. In the IDT49FCT805/806 data sheet this value is guaranteed to be less than 700 picoseconds over the commercial operating range.

Pulse skew tsk(P) is the difference in propagation delay for low-to-high and high-to-low transitions and is measured on a single output pin. In Figure 5, if tPLH1 is 5.5ns and tPHL1 is 4.0

#### 49FCT805A OUTPUT SKEW VERSUS TEMPERATURE




Figure 4. Measured Output Skew tsk(o) of Several IDT49FCT805As

97




Figure 5: Pulse Skew tsk(P) Schematic and Timing Diagram.

2521 drw 05

ns, tSK(P) will be the the difference, or 1.5ns. Pulse skew is also a measure of the duty cycle distortion that the clock driver will contribute to an incoming clock signal. This is an important parameter for applications that use both edges of the clock and where a controlled duty cycle is required. Figure 6 shows the pulse skew measured on several IDT49FCT805As. Under typical conditions the measured pulse skew was less than 825 picoseconds. In the data sheet this value is guaranteed to be less than 1.0 nanosecond over the commercial operating range. For a 40Mhz clock with a period of 25ns, the IDT49FCT805/806 guarantees a maximum of 4% duty cycle distortion.

Part-to-part or package skew tsk(T) is similar to output skew. The difference is that it applies to outputs of two or more devices. The timing diagram in Figure 7 illustrates the case

### 49FCT805A PULSE SKEW VERSUS TEMPERATURE






Figure 6. Measured Pulse Skew tsk(P) on Several IDT49FCT805As



voltage, loading and package type)



2521 drw 07

Package skew is the difference in propagation delay between the fastest and the slowest outputs of two or more devices for the same input and output transition.

Figure 7. Package Skew tsk(T) Schematic and Timing Diagram

A

where two generalized clock drivers are driven by a common input. The result is "n" outputs from device A and "m" outputs from device B making the same transition. The package skew is the difference in propagation delay between the slowest output of one device and the fastest output of the other device for the same transition. In this case the output An is the fastest output and the output B2 is the slowest If tPLHAn is 4.0ns and tPLHB2 is 6.0ns the package skew is 2.0ns. Certain conditions must be satisfied for the package skew specification to apply. The devices must have the same Vcc, ambient temperature and be assembled in the same package type. Also each device must have equivalent loading and be of the same speed grade.

Part-to-part skew is difficult to specify because it implies that the characteristics every part ever sold will operate within a window of operation. The window of operation ensures that parts that run too fast or too slow do not get sold. Figure 8 shows the measured values of package skew on several IDT49FCT805As under typical conditions. The maximum measured package skew from this sample is 525 picoseconds. In the IDT49FCT805/806 data sheet this value is guaranteed to be less than 1.5 nanoseconds over the commercial operating range.

## 49FCT805A PACKAGE (PART-TO-PART) SKEW VERSUS TEMPERATURE




Figure 8. Measured Package Skew tsk(T) for Several IDT49FCT805As

## THE IDT49FCT805 & IDT49FCT806 CLOCK DRIVERS

The IDT49FCT805 and 49FCT806 are high-speed guaranteed skew clock driver chips specifically designed to meet the clocking requirements of today's high-performance systems. The logic diagram and pin configuration of the IDT49FCT805 are given in Figure 9. The IDT49FCT806 is the inverting option of IDT49FCT805.

Skew in the IDT49FCT805/806 is minimized throughout the design process. Careful circuit design and layout in silicon have resulted in a pin configuration that is specifically designed for very low output and pulse skew. Independent power and ground pins reduce the amount of ground bounce and dynamic threshold shift caused by multiple outputs switching. The 1.5 input to output ratio reduces the amount of capacitive loading on the previous stage which simplifies termination and reduces component count when compared to conventional solutions. The devices are optimized for both PDIP and SOIC packages.

The IDT49FCT805/806 clock drivers consist of two independent banks of drivers. Each bank drives five output buffers from a single standard TTL compatible CMOS input. The input has 200mV of hysteresis for increased immunity to system noise. Independent active low output enable pins (OEA and OEB) control each of the banks, allowing for independent control of the outputs. This feature may be used in applications where clock bussing or a power savings mode is required. The input INB drives the B bank as well as an output called MON (Monitor). The MON output is not controlled by OEB and therefore runs continuously. The MON signal can be used for priming phase locked loops or driving diagnostic hardware.

Each IDT49FCT805/806 has 3 ground pins and 2 VCC pins. The ground pins, GNDA and GNDB, are located in the middle of the package to minimize inductance in the ground return path. The two grounds are returns for the A and B bank output buffer and pre-driver currents. The third ground pin, GNDQ (Quiet Ground), provides a ground return for the remaining circuitry. The ground pin arrangement reduces ground bounce on the outputs and noise on the thresholds of the internal logic. Since GNDA and GNDB are completely




Figure 9. Logic Diagram and Pinout of the IDT49FCT805

isolated from each other on the die, switching effects on one bank will have minimal effects on the other bank. The independent VCC pins, VCCA and VCCB, supply power to the two banks.

Each output of the IDT49FCT805/806 clock driver features a high current drive output buffer. These outputs can be used to drive both TTL and CMOS loads. With a typical Vol of 0.3 volts the buffer can sink 64mA. For a typical Vol of 3.8 volts the output buffer can source 24mA. These output buffers are optimized around the 1.5 volts switching threshold which is the standard for TTL compatible logic. These output buffers can easily meet the edge rate requirements of today's microprocessors and peripheral components. Typical edge rates for the IDT49FCT805A are 1.0 volt/nanosecond for risetime and 2.0 volt/nanosecond for falltime

### **WORKING WITH THE DATA SHEET**

In the past, designers have used the minimum and maximum limits of a clock driver's propagation delay specifications to determine skew in their designs. With the IDT74FCT244A (tPHL min=1.5ns and tPHL max=4.8 ns) the difference between the two limits results in a 3.3ns window. With the IDT49FCT805/806, subtracting the minimum from the maximum limit is no longer necessary because the skew is specified in the data sheet. However, because the IDT49FCT805/806 data sheet still specifies a 1.5ns minimum for propagation delay there may be some confusion as to whether or not the skew specifications are real. In the following discussion it will be shown that meeting the skew specifications is not a problem for IDT49FCT805.

The Switching Characteristics (Table 1) for the FCT805A/806A show the maximum propagation delay (tPLH/HL) to be 5.8 ns and the minimum propagation delay to be 1.5ns. If the skew is calculated by subtracting the minimum delay from the maximum delay the result is a number much larger than the tsk(o) spec of 700ps. How can IDT guarantee a 700ps output skew number and still have such a wide range of minimum and maximum propagation delay values?

The range of values between the minimum and maximum propagation delay reflects the wide range of conditions under which the part must operate and the range of manufacturing process parameters. Consider a part that under typical conditions has a median propagation delay of 5.0ns. According to the tsk(O) specification of 700ps, each output of that driver will switch within a 5.0±0.35 ns window. If the median propagation delay drops to 4.0ns, due to variations in Vcc or temperature. the specification guarantees that each output will then switch within a 4.0±0.35ns window. In the unlikely event that the operating conditions cause the median delay to drop to 1.85ns, then all outputs will switch within a 1.85±0.35ns window. It is important to recognize that all the devices are assumed to be operating under the same conditions. If one part is running fast because of cold temperature and high Vcc. all the other parts will be running fast as well. The following data is provided to show that the IDT49FCT805A does indeed meet its skew specifications over the commercial operating range.

Figure 10 shows the range of output skew measurements for low-to-high and high-to-low transitions with Vccs of 4.75 and 5.25 volts. For both low-to-high and high-to-low transitions,

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			IDT49FCT	805/806	IDT49FCT	805A/806A			
	e en un préguéente de la company de la company de la company de la company de la company de la company de la c		Com'l.		Com'l. Com'l.		Com'l.		
Symbol	Parameter	Conditions (1)	Min.(2)	Max.	Min.(2)	Max.	Unit		
tPLH tPHL	Propagation Delay INA to OAn, INB to OBn	CL = 50pF RL = 500Ω	1.5	6.5	1.5	5.8	ns		
tPZL tPZH	Output Enable Time OEA to OAn, OEB to OBn		1.5	8.0	1.5	8.0	ns		
tPLZ tPHZ	Output Disable Time OEA to OAn, OEB to OBn		1.5	7.0	1.5	7.0	ns		
tsk(O) <sup>(3)</sup>	Skew between two outputs of same package (same transition)		-	0.7	_	0.7	ns		
tsk(P) <sup>(3)</sup>	Skew between opposite transitions (tPHL-tPLH) of same output			1.0	_	1.0	ns		
tsk(T) <sup>(3)</sup>	Skew between two outputs of different package at same power supply voltage and temperature (same transition)		_	1.5		1.5	ns		

### NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays
- Skew guaranteed across temperature range but measured at maximum temparature only. Skew parameters apply to propagation delays only.

Table 1. IDT49FCT805/806 Switching Characteristics

#### 49FCT805A OUTPUT SKEW VERSUS TEMPERATURE




Figure 10. Measured Output Skew tsk(o) for Several IDT49FCT805As over the Operating Range

the graphs show that output skew is maximum at hot temperature ( $70^{\circ}$ C). In each case the skew is well below the data sheet specification of 700ps.

Figure 11 shows the range of pulse skew measurements with Vccs of 4.75 and 5.25 volts. The measured pulse skew peaks at hot temperature and is slightly greater for a Vcc of 4.75V. The measured performance is safely within the data sheet specification of 1.0ns.

Figure 12 shows the range of package skew measurements for low-to-high and high-to-low transitions with Vccs of 4.75 and 5.25 volts. For both low-to-high and high-to-low transitions the skew peaks at hot temperature with minimal differences between low and high Vcc. Again the measured performance easily meets the data sheet specification of 1.5ns.

#### 49FCT805A PULSE SKEW VERSUS TEMPERATURE




Figure 11. Measured Pulse Skew tsk(P) for Several IDT49FCT805As over the Operating Range

### **CLOCK DISTRIBUTION SIMPLIFIED**

To show how easy it is to design with the IDT49FCT805, consider a hypothetical clock distribution system. The system has a 50Mhz clock source and must drive 75 loads. Each load is a CMOS input connected by  $70\Omega$  micro-strip trace at a density of 1 load every 0.5 inches. Assume that all the inputs are positive edge triggered and the objective is to minimize skew.

One approach would be to drive all 75 inputs with a single clock driver output (Figure 13). There are many problems with this approach. The first problem is the large amount capacitance associated with 75 CMOS inputs. Assuming 10pF maximum of capacitance per CMOS input, the total capacitive load is 750pF. A standard clock driver such as the IDT74FCT244A has \(\Delta\text{PLH}\text{ of 2ns/100pF for loads above 50pF.}\) If the IDT74FCT244A is used the capacitance alone adds up to 14ns of additional propagation delay. If 75 loads are distributed along a single trace, the trace length is 38 inches (75 X 0.5 inputs/inch). If the PCB trace has an intrinsic delay of 0.15ns/inch (1), the delay from point B to point C is 5.7ns (38" X 0.15 ns/inch). Using a loaded trace delay of 0.37ns/inch

(1), the skew between the ends of the trace approaches 15ns (38" X 0.37ns/inch). Given a 20ns cycle time (40 MHz), 14ns of clock skew implies that 70% of the clock cycle is given to clock distribution.

A second approach is the clock tree shown in Figure 14. By adding a level of buffers between the clock source and the 75 loads, the capacitive loading on the buffer outputs is reduced from 750pF to 50pF and the amount of PCB trace associated with each driver is reduced to 2.5". If IDT74FCT244As are used at least three packages (8 drivers per package) will be required. Since the 244's do not specify skew the designer might assume that each device output will switch within a 3.3ns window (tPHLmax-tPHLmin= 4.8ns -1.5ns). If the output transitions at points B, C, and D occur within a 3.3ns window, then the outputs of the second level (point E) may occur within a 6.6ns window. Assuming a 20ns cycle time (50Mhz) the designer has lost 33% of the cycle time to clock distribution without even considering transmission line effects.

A third approach is to use IDT49FCT805As as shown in Figure 15. Since each group of six buffers in Figure 14 can be replaced by 1/2 of an IDT49FCT805, only two devices are

## 49FCT805A PACKAGE (PART-TO-PART) SKEW VERSUS TEMPERATURE




Figure 12. Measured Output Skew tsk(τ) for Several IDT49FCT805As over the Operating Range

## CLOCK DISTRIBUTION SYSTEM FOR 75 LOADS - SINGLE DRIVER CONFIGURATION -




Figure 13. Single Driver Clock Distribution System

## CLOCK DISTRIBUTION SYSTEM FOR 75 LOADS - CLOCK DRIVER TREE CONFIGURATION -




Figure 14. Clock Tree Distribution System Using 244's

## CLOCK DISTRIBUTION SYSTEM FOR 75 LOADS - CLOCK DRIVER TREE CONFIGURATION -




Figure 15. Clock Tree Distribution System Using IDT49FCT805's

required to implement the design. Using the 1.5ns package skew specification reduces the 6.6ns skew window to a 1.5ns skew window. If 0.925ns of loaded trace delay (2.5" X 0.37 ns/inch) is considered the maximum skew is 2.425ns including a 1st order treatment of transmission line effects. For a 20ns cycle time, the penalty imposed by the clock distribution system is reduced to 12% of the cycle time including transmission line effects. Besides reducing the size of the skew window of the second approach by 77%, the IDT49FCT805 increases the level of integration associated with the clock distribution tree. A significant benefit is the reduced loading on previous stages. Reduced loading helps minimize skew and makes the termination of clock lines clean and simple. The reduced chip count also saves valuable board space and simplifies the layout of the board.

### SUMMARY

The following features of the IDT49FCT805/806 address clock driver skew and clock distribution problems:

- Circuit design, chip layout, and pin configuration specifically designed for very low output, pulse and package skew.
- Independent power and ground pins for reduced ground bounce and dynamic threshold shift.
- High current drive capability for driving heavily loaded/ terminated PCB traces.
- 1:5 input/output ratio for reduced loading on previous stages.
- 11 outputs reduce the need for additional drivers—saves board space and simplifies PCB layout.
- Multiple grounds and Vccs to minimize ground bounce effects on propagation delay and skew.
- Input Hysteresis for increased immunity to system noise.
- Available in SOICs for increased packing density and reduced lead inductance.

#### RECOMMENDATIONS

To realize the performance benefits offered by the IDT49FCT805/806 clock drivers, IDT recommends the following high speed design practices:

- Use low impedance power and ground planes.
- · Keep loading balanced and light.
- Keep trace lengths short, avoiding sharp bends and discontinuities (eg. use two 45° bends vs one 90° bend).
- Decouple both Vcc pins with a combination of capacitors (0.1μF and 0.01μF or 0.005μF) for effective high frequency filtering.
- Use termination for signal lines longer than 3 inches.
- · Only use parts of same speed grade (non-A or A speed).

### CONCLUSIONS

Clock skew is an important design consideration in today's high-speed systems. For successful and reliable operation, the clock skew must be kept within an acceptably small fraction of the system clock period. The IDT49FCT805 and IDT49FCT806 simplify the design of minimum skew clock distribution networks by specifying guaranteed low-skew performance. The skew specifications allow system designers to control the clock skew at each stage of the design which simplifies the problem of meeting global system requirements. With the IDT49FCT805/806 clock driver and a design methodology that pays close attention to high-speed design issues, maximum system performance can be achieved without risking reliability.

# A

### REFERENCES

(1) "Application Note AN-49", High-Speed CMOS Logic Design Guide, Integrated Device Technology Corp., November 1989.



## IDT49FCT804 TRI-PORT BUS MULTIPLEXER (BUSMUX™)

APPLICATION NOTE AN-84

by Kiran Kapshikar

### INTRODUCTION

There is an obvious trend to push the performance of microprocessor-based systems by operating the processors at faster clock rates. Clock speeds of 33MHz are now becoming common-place with 40MHz and 50MHz CPUs just around the corner. To build efficient systems around these processors, the designer needs high performance interface logic, which combines both the speed (propagation delay) and intelligent integration to eliminate speed bottlenecks.

One example of such a requirement is the processor-to-DRAM interface. A DRAM has multiplexed address lines. The processor address must be latched and then multiplexed on the DRAM address bus. The propagation delays involved in this interface determine the overall access time and therefore the maximum rate of data transfer. By integrating the components used in the processor-to-DRAM interface, one can achieve improved performance as well as space savings. The IDT49FCT804 Bus Multiplexer is an interface element that provides an efficient solution for the processor-to-DRAM interface.

This introductory application note describes the features of the IDT49FCT804 Bus Multiplexer and its use in several practical applications.

### **IDT49FCT804 FEATURES**

The IDT49FCT804 is a high speed, three port, Bus Multiplexer (BUSMUX™). The block diagram of the device is shown in Figure 1.

Each port is 10-bits wide which provides 25% extra addressing capability when compared to byte-oriented components. Bidirectional data transfer is possible between any two ports under the control of path selection logic (S0, S1) and direction control logic (Dxx). The latch inputs ( $\overline{\text{LE}}x$ ) facilitate asynchronous storage of the incoming data. Each port has a separate tri-state control ( $\overline{\text{OE}}x$ ). The BUSMUX is offered in three different speed grades to meet the diverse needs of the design community. All the outputs have 48/-15mA IOL/IOH capability to drive large capacitive loads without significant performance degradation.

The BUSMUX offers significant space savings and speed performance benefit over a discrete implementation of the same function. To implement the BUSMUX functionality we need at least three 10-bit latched transceivers plus control logic. If an 8-bit version of the BUSMUX is built using FCT543T (SOIC package), it will occupy at least 22% more space (IDT49FCT804 in PLCC) and will be 40% slower (port to port delay) compared to the IDT49FCT804. The device is ideal for inter-bus communication in a multiple bus environment as shown in the some of the typical applications.




Figure 1. Block Diagram of the IDT49FCT804

## A

### **IDT49FCT804 APPLICATIONS**

In this section, we describe some of the typical applications using the IDT49FCT804. These applications show a variety of processor-to-memory interface configurations.

#### SHARED RAM APPLICATION

Figure 2A shows the block diagram of two processors P1 and P2 sharing a common memory bank. Figure 2B shows the detailed implementation using the BUSMUX. One set of IDT49FCT804 Bus Multiplexers is used for multiplexing addresses from P1 and P2. The address buses from the two processors are connected to A and C ports, respectively.

The B port serves as the memory address bus. Address from A or C ports is routed to B port under the control of SO, which receives its input from an external arbiter/decoder PAL (S1 = 0 and DAB = DCB = 1).

The other set of IDT49FCT804 multiplexers route data between the processor data buses connected to A and C ports and the memory data bus connected to the B port. Again, the control input S0 selects the proper data bus. Inputs DAB and DCB provide direction control for READ and WRITE operations. This scheme uses less components and control logic as compared to an implementation using discrete latches and transceivers.




Figure 2. Shared RAM Application

# DRAM ADDRESS MULTIPLEXER APPLICATION

Figure 3A shows the block diagram of the DRAM address path with multiplexed row and column addressing. Figure 3B shows the details of this scheme using the BUSMUX.

The IDT49FCT804 is well suited for latching the address and passing it to the DRAM. The row address lines of the

processor are connected to the A port and the column address lines are connected to the C port. All address signals are latched simultaneously in the A and C port input latches. Under the control of path selection input S0 (S1 = LOW), the row and column addresses are sent sequentially to the DRAM array. The key advantages of this implementation are the reduced component count and fast operation.




Figure 3. DRAM Address Multiplexing

## INTERLEAVED DRAM DATA PATH APPLICATION

Figure 4A shows the block diagram of the data path for an interleaved memory using the BUSMUX. Figure 4B shows the details of the scheme. Two DRAM banks are organized as an even bank and an odd bank. The outputs of these two banks are multiplexed through the IDT49FCT804 on the system data bus. The data pins of the even bank and odd bank

are connected to A and C ports, respectively. The B port is connected to the system data bus.

Under the control of the path selection input S0 (S1 = LOW) and the direction control signals, DAB and DCB, data is transferred between the processor data bus and the two memory banks. This implementation uses less components and control logic than a discrete implementation using transceivers.




Figure 4. Interleaved Memory Data Path Application


## MULTIPROCESSOR SYSTEM DATA COMMUNICATION APPLICATION

Figure 5A shows the block diagram of a multiprocessor (P1, P2 and P3) system coupled through the BUSMUX. The scheme is explained in detail in Figure 5B. The three processors are operating in parallel. There is a central host processor which divides the problem into parallel segments and allocates the code and data among the three processors. Eventually, the three processors need to communicate with each other to pass and update the results. The BUSMUX is used as the communication channel.

The host processor controls the arbitration between the three processor requests and achieves transfer of the data by applying the proper signals to the BUSMUX. The key advantages of this scheme are reduced component count leading to a compact layout and fast operation.

### CONCLUSION

The IDT49FCT804 three-port BUSMUX is ideally suited for applications involving inter-bus communication. The key benefits of using the BUSMUX are simplified system design, ease of control, savings in space and power dissipation and an overall improvement in the system performance.



5A





Figure 5. Multiprocessor System Application

109



GENE	RAL	INFO	RMAT	ON

11

TECHNOLOGY AND CAPABILITIES.

2

**QUALITY AND RELIABILITY** 

PACKAGE DIAGRAM OUTLINES

4

1990/1991 LOGIC DATA BOOK

À.

1990/1991 SPECIALIZED MEMORIES DATA BOOK

3

1991 RISC DATA BOOK

1991 SRAM DATA BOOK


D

# 1991 DATA BOOK UPDATE 1 TABLE OF CONTENTS

		_AST BK.	JPDATE PG.
1990/91 SPECIALIZE	D MEMORIES DATA BOOK UPDATES		
PARTIALLY UPDATED D	ATA SHEETS		
IDT10484	4K x 4 ECL 10K SRAM (Corner Power)	B5.1	B-2
IDT100484	4K x 4 ECL 100K SRAM (Corner Power)		
IDT101484	4K x 4 ECL 101K SRAM (Corner Power)		
IDT10A484	4K x 4 ECL 10K SRAM (Corner Power)		
IDT100A484	4K x 4 ECL 100K SRAM (Corner Power)		
IDT101A484	4K x 4 ECL 101K SRAM (Corner Power)		
IDT10490	64K x 1 ECL 10K SRAM		
IDT100490	64K x 1 ECL 100K SRAM		
IDT101490	64K x 1 ECL 101K SRAM	B5.3	B-2
IDT10496RL	16K x 4 Self-Timed Reg Input, Latch Output		
IDT100496RL	16K x 4 Self-Timed Reg Input, Latch Output		
IDT101496RL	16K x 4 Self-Timed Reg Input, Latch Output		
IDT10506RL	64K x 4 Self-Timed Reg Input, Latch Output		
IDT100506RL	64K x 4 Self-Timed Reg Input, Latch Output		
IDT101506RL	64K x 4 Self-Timed Reg Input, Latch Output		
IDT7251	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72510	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT7252	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72520	512 x 18-Bit — 1K x 9-Bit BiFIFO		
IDT72511	512 x 18-Bit BiFIFO		
IDT72521	512 x 18-Bit BiFIFO		
IDT7030	8K (1K x 8) Dual-Port RAM (MASTER)		
IDT7040	8K (1K x 8) Dual-Port RAM (SLAVE)		
IDT7010	9K (1K x 9) Dual-Port RAM (MASTER)		
IDT70104	9K (1K x 9) Dual-Port RAM (SLAVE)		
IDT7MB1006	64K x 16 Dual-Port Static RAM Module		
IDT7MB1008	32K x 16 Dual-Port Static RAM Module		
IDT7M1002	16K x 32 Dual-Port Static RAM Module		
IDT7MP4034	256K x 8 CMOS Static RAM Module		
IDT7MB4040	256K x 9 CMOS Static RAM Module		
IDT7MC4032	16K x 32 CMOS Static RAM Module w/Separate Data I/O		
IDT7MP4031	16K x 32 CMOS Static RAM Module w/Separate Data //O		
IDT7MP4036	64K x 32 CMOS Static RAM Module		
IDT7MP4045	256K x 32 CMOS Static RAM Module		
ID17WIF4045	230K X 32 CIVICS Static HAW Module	Б0.40	0-22
UPDATED FULL DATA S	HEETS		
IDT10494	16K x 4 ECL 10K SRAM	B5.4	B - 26
IDT100494	16K x 4 ECL 100K SRAM	B5.4	B - 26
IDT101494	16K x 4 ECL 101K SRAM	B5.4	B - 26
IDT7M1001	128K x 8 Dual-Port Static RAM Module	B8.4	B - 35
IDT7M1003	64K x 8 Dual-Port Static RAM Module	B8.4	B - 35
IDT7MP4047	512K x 16 CMOS Static RAM Module	B8.34	B - 50
NEW DATA OFFERS	A PRI LOATION NOTES		
NEW DATA SHEETS AND			D 50
IDT10474	1K x 4 ECL 10K SRAM		
IDT100474	1K x 4 ECL 100K SRAM		
IDT101474	1K x 4 ECL 101K SRAM		
IDT10A474	1K x 4 ECL 10K SRAM		B - 67

## LAST BK. UPDATE PG.

1990/91 SPECIALIZE	D MEMORIES DATA BOOK UPDATES (Continued)	
<b>NEW DATA SHEETS ANI</b>	D APPLICATION NOTES (Continued)	
IDT100A474	1K x 4 ECL 100K SRAM	B - 67
IDT101A474	1K x 4 ECL 101K SRAM	B - 67
IDT10480	16K x 1 ECL 10K SRAM	B - 76
IDT100480	16K x 1 ECL 10K SRAM	B - 76
IDT101480	16K x 1 ECL 10K SRAM	B - 76
IDT10514	256K x 4 ECL 10K SRAM	B - 85
IDT100514	256K x 4 ECL 10K SRAM	B - 85
IDT101514	256K x 4 ECL 10K SRAM	B - 85
IDT10596RR	32K x 9 ECL 10K SRAM	B - 94
IDT100596RR	32K x 9 ECL 10K SRAM	B - 94
IDT101596RR	32K x 9 ECL 10K SRAM	
IDT7099	36K (4K x 9-Bit) Synchronous Dual-Port RAM	B - 104
	ule Capabilities	
IDT71M024	128K x 8 CMOS Static RAM Module	
IDT7M1011	1K x 36 CMOS Dual-Port Static RAM Module	
IDT7M1012	2K x 36 CMOS Dual-Port Static RAM Module	
IDT7M4048	512 x 8 CMOS Static RAM Module — Military	
IDT7M4048	512 x 8 CMOS Static RAM Module — Commercial	
IDT7MB4048	512 x 8 CMOS Static RAM Module — Commercial	
IDT7M4068	256K x 8 CMOS Static RAM Module — Military	
IDT7M4068	256K x 8 CMOS Static RAM Module — Commercial	
IDT7MB4068	256K x 8 CMOS Static RAM Module — Commercial	
IDT7M4077	256K x 32 BiCMOS/CMOS Static RAM Module	
IDT7M7004	32K x 32 CMOS EEPROM Module	
IDT7M7005	32K x 16 SMOS SRAM/EEPROM Module	
IDT7MB4064	64K x 16 BiCMOS Static RAM Module	
IDT7MB4065	256K x 20 BiCMOS/CMOS Static RAM Module	
IDT7MB4066	256K x 16 BiCMOS/CMOS Static RAM Module	
IDT7MB4067	256K x 32 CMOS Static RAM Module	B - 212
IDT7MB6139	Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU	
IDT7MP1021	128K x 8 CMOS Dual-Port Static RAM Module	
IDT7MP1023	64K x 8 CMOS Dual-Port Static RAM Module	
IDT7MP4046	256K x 16 CMOS Static RAM Module	
IDT7MP6074	256K IDT79R4000 Secondary Cache Module Block Family	
IDT7MP6084	1MB IDT79R4000 Secondary Cache Module Block Family	D - 234
IDT7MP6094	4MB IDT79R4000 Secondary Cache Module Block Family	B - 234
IDT7MP6085	128K Byte CMOS Secondary Cache Module for the Intel <sup>TM</sup> i486 <sup>TM</sup>	D - 233
IDT7MP6087	256K Byte CMOS Secondary Cache Module for the Intel® 1486®	B - 247
IDT7MP6086	128K Byte CMOS Secondary Cache Module for the Intel <sup>™</sup> i486 <sup>™</sup>	B - 256
IDT7MP9244AT IDT7MP9244CTZ	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules	
	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules	
IDT7MP9244T IDT7MP9245AT	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules	
IDT7MP9245AT IDT7MP9245CTZ	Fast CMOS 32-Bit Buffer/Line Driver and Bidirectional Transceiver Modules	
IDT7MP9245C12	Fast CMOS 32-bit Buffer/Line Driver and Bidirectional Transceiver Modules	
	k™" CMOS Module Family	
AN-83	Width Expansion of SyncEIEOs™ (Clocked EIEOs)	



The following section contains partial data sheets that appeared in the 1991 SPECIALIZED MEMORIES Data Book. These data sheets had changes to less than 50% of the overall contents. Refer to the bars above changes to see where that section can be found in the 1991 SPECIALIZED MEMORIES Data Book.

В

## IDT10/100/101484

## Data Book B, Section 5.1, Page 8

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	1004	10484S7 100484S7 101484S7		100484S7 100484S8		10484S10 100484S10 101484S10		10484S15 100484S15 101484S15		
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Write Cycle												
tw	Write Pulse Width	twsa = minimum	6	_	7	-	8		10	-	ns	

## IDT10/100/101A484

## Data Book B, Section 5.2, Page 7

### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

			100A	10A484S5 100A484S5 101A484S5		10A484S7 100A484S7 101A484S7		10A484S8 100A484S8 101A484S8		10A484S10 100A484S10 101A484S10	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle											
tACS	Chip Select Access Time	_	_	2.5	-	3	_	5	-	5	ns
trcs	Chip Select Recovery Time	-	-	2.5	_	3	-	5	_	5	ns

## IDT10/100/101A484

## Data Book B, Section 5.2, Page 8

## AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	10A484S5 100A484S5 Test 101A484S5		10A484S7 100A484S7 101A484S7		10A484S8 100A484S8 101A484S8		10A484S10 100A484S10 101A484S10		
Symbol	Parameter <sup>(1)</sup>	Condition	Mlin.	Max.	Mlin.	Max.	Mlin.	Max.	Mlin.	Max.	Unit
Write Cycle											
tw	Write Pulse Width	twsa= minimum	4	-	6	-	7	-	8	-	ns

## IDT10/100/101490

## Data Book B, Section 5.3, Page 8

### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

	11	Test	10490S8 10490S10 100490S8 100490S10 101490S8 101490S10		10049	0S12 90S12 90S12	10049	0S15 0S15 0S15			
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle											
tw	Write Pulse Width	twsa = minimum			9	_	10	_	10	-	ns
twHD	Data Hold Time	_	1		1	-	2	_	3	-	ns
twha	Address Hold Time		1	_	1	_	2	_	3	-	ns
twncs	Chip Select Hold Time	_	1	-	1	-	2	-	3	-	ns

# B

3

### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	10496RL10 100496RL10 Test 101496RL10		10049	6RL12 6RL12 6RL12	10496 10049 10149		
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	1								
twL	Clock Low Pulse Width	_	5	_	5	_	6	-	ns
twn	Clock High Pulse Width		5	_	5	_	6	_	ns

### IDT10/100/101496RL

## Data Book B, Section 5.6, Page 9

### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	10496 100496 101496	RL10	10496 100490 101490	5RL12	10049	RL15 6RL15 6RL15	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle	(2)				y				
tHWE	Hold Time for Write Enable		2.5	·	2.5	-	2.5		ns
tHD	Hold Time for Data In		2.5	· V., —	2.5	-	2.5	-	ns

### IDT10/100/101506RL

## Data Book B, Section 5.11, Page 8

### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	10506	RLA12	10506	RLA15	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Unit
Read Cycle							
tsa	Setup Time for Address		2.5	_	2.5	_	ns
tHCS	Hold Time for Chip Select		2		2		ns
tha	Hold Time for Address	_	2		2	_	ns
tDR	Data Ready from Clock Low	_	0	4	0	4	ns

### IDT7251/7252/72510/72520

## Data Book B, Section 6.19, Page 15

### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5V \pm 10\%$ , TA = 0°C to +70°C; Military:  $Vcc = 5V \pm 10\%$ , TA = -55°C to +125°C)

		IDT7251L IDT7252L IDT72510L IDT72520L Commercia 1A = 35, 40, 50,	il		IDT7251L IDT7252L IDT72510L IDT72520L Military ta = 40, 50, 80ns			
Symbol	Parameter	Min. Typ.	Max.	Min.	Тур.	Max.	Unit	
icca <sup>(3)</sup>	Average Standby Current ( $\overline{\text{RB}} = \overline{\text{WB}} = \overline{\text{DSA}} = V_{\text{IH}}$ )	- 16	30	-	24	50	mA	

#### NOTES:

<sup>1.</sup> Measurements with  $0.4V \le V_{IN} \le V_{CC}$ ,  $\overline{DS}_A = \overline{DS}_B \ge V_{IH}$ . 2. Measurements with  $0.4V \le V_{OUT} \le V_{CC}$ ,  $\overline{DS}_A = \overline{DS}_B \ge V_{IH}$ . 3. Masurements are made with outputs open. Tested at 1 = 20 MHz.

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Comn	nercial		Coi	nmercial	and Mill	itary			
		IDT72	51L35	IDT72	51L40	IDT72	51L50	IDT72	51L80		
		IDT72	52L35	IDT72	52L40	IDT72	52L50	IDT72	52L80		
		IDT72	510L35	IDT725	510L40	IDT72	510 <b>L</b> 50	IDT725	510L80		
		IDT72	520L35	IDT725	20L40	IDT725	520L50	IDT725	520L80		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
taDH (1)	Data hold time	0	_	5	_	5	_	10	_	ns	11, 12, 14, 15

### NOTE:

### IDT7251/7252/72510/72520

## Data Book B, Section 6.19, Page 17

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $VCC = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $VCC = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Comn	nercial		Cor	nmercial	and Mil	itary									
		IDT72	51L35	IDT72	51L40	IDT7251L50		IDT72	51 <b>L</b> 80		1 3 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						
		IDT72	52L35	IDT72	52L40	IDT72	52L50	IDT72	52L80								
		IDT72510L35		1	510L40		510L50		IDT72510L80								
	ing a second second second second second second second second second second second second second second second	IDT72520L35		IDT72520L40   IDT72520L50   IDT72		IDT72520L50		IDT72520L50		0 IDT72520L50		320L40   IDT72520L50		IDT72	IDT72520L80		Timing
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Min.	Max.	Unit	Figure						
tbDH1	Data hold time with no parity	0		5	_	5	<u>4.</u> 9	<b>s</b> 10	_	ns	13, 14, 15						
tbDH2	Data hold time with parity	0	-	5	<u> </u>	5	_	10	_	ns	13, 14, 15						
tbA1	Port B access time with no parity		40	-	45		55	-	85	ns	17						
tbA2	Port B access time with parity		42	_	48		60	_	90	ns	17						

<sup>1.</sup> The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.

5

### **AC ELECTRICAL CHARACTERISTICS**


(Commercial:  $VCC = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $VCC = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Comn	nercial		Cor	nmercial	l and Mil	itary			*.
	* . ;*	IDT72	51L35	IDT72	51L40	IDT72	51L50	IDT72	51L80	·	
		IDT72	52L35	IDT72	52L40	IDT72	52L50	IDT72	52L80		
		IDT72	510L35	IDT72	510L40	IDT72	510L50	IDT72510L80			
		IDT72	520L35	IDT72	520L40	IDT72520L50 ID		IDT72	520L80		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
BYPASS	TIMING							1.	:	•	•
tBYD	Bypass delay	_	15	_	20		20		30	ns	16
tabydv	Bypass data valid time from DSA	15	-	15	-	15	-	15		ns	16
tbayby (3)	Bypass data valid time from DSs	3	-	3		3	-	3		ns	16
FLAG TIN	<b>IING</b>										
tref	Read clock edge to Empty Flag asserted	_	35	-	40	_	45	-	60	ns	14, 15, 20, 22
tWEF	Write clock edge to Empty Flag not asserted		35	_	40	-	45		60	ns	14, 15, 20, 22
trff	Read clock edge to Full Flag not asserted	_	35	_	40	_	45	_	60	ns	14, 15, 21, 23
twff	Write clock edge to Full Flag asserted	=	35	-	40	<del>-</del>	45	_	60	ns	14, 15, 21, 23
traef	Read clock edge to Almost-Empty Flag asserted	_	50		55	<del></del>	60		75	ns	20, 22
tWAEF	Write clock edge to Almost-Empty Flag not asserted	- <del>-</del> -	50	_	55	<del></del>	60		75	ns	20, 22
traff	Read clock edge to Almost-Full Flag not asserted	<del>-</del> -	50		55	<u> </u>	60	_	75	ns	21, 23
tWAFF	Write clock edge to Almost-Full Flag asserted		50		55	<u>-</u>	60	<del></del>	75	ns	21, 23

### IDT7251/7252/72510/72520

Data Book B, Section 6.19, Page 30

### **ORDERING INFORMATION**



### PIN DISCRIPTION

Symbol	Name	I/O	Description
R/WA	Read/Write A		This pin controls the read or write direction of Port A. When $\overline{\text{CS}}_{\text{A}}$ is LOW and R/WA is HIGH, data is read from Port A on the falling edge of $\overline{\text{DS}}_{\text{A}}$ . When $\overline{\text{CS}}_{\text{A}}$ is LOW and R/WA is LOW, data
			is written into Port A on the issing edge of DSA. When CSA is LOW and AVWA is LOW, data

### IDT72511/21

### Data Book B, Section 6.20, Page 13

### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $VCC = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $VCC = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		1. 1. 1/2	IDT72511I IDT72521I Commerci 35, 40, 50,	- al	t/			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ICC2 <sup>(3)</sup>	Average Standby Current ( $\overline{R}B = \overline{W}B = \overline{DS}A = VIH$ )		16	30	_ :	24	50	mA

### NOTES:

3. Measurements are made with outputs open. Tested at f = 20 MHz.

### IDT72511/21

## Data Book B, Section 6.20, Page 14

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $VCC = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+ 70^{\circ}C$ ; Military:  $VCC = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+ 125^{\circ}C$ )

		Comm	ercial	Commercial and Military							
		IDT72511L35		IDT72511L40		IDT72511L50		IDT72511L80			
		IDT72521L35		IDT72521L40		IDT72521L50		IDT72521L80			Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
taDH <sup>(1)</sup>	Data hold time	2		5	<del>-</del>	5	-	10	_	ns	11, 12, 14, 15

#### NOTE:

1. The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.

### IDT72511/21

## Data Book B, Section 6.20, Page 15

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc =  $5V \pm 10\%$ , TA =  $0^{\circ}$ C to +  $70^{\circ}$ C; Military: Vcc =  $5V \pm 10\%$ , TA = - $55^{\circ}$ C to +  $125^{\circ}$ C)

		Commercial		Commercial and Military							·
		IDT72511L35 IDT72521L35		IDT72511L40 IDT72521L40		IDT72511L50 IDT72521L50		IDT72511L80 IDT72521L80			
l											Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
tbDH	Data hold time	2	_	5		5	_	10	. — .	ns	13, 14, 15
tbA	Port B access time	-	40	-	45	-	55		85	ns	17

### **AC ELECTRICAL CHARACTERISTICS**


(Commercial:  $VCC = 5V \pm 10\%$ , TA = 0°C to + 70°C; Military:  $VCC = 5V \pm 10\%$ , TA = -55°C to + 125°C)

		Commercial		Commercial and Military								
		IDT72511L35 IDT72521L35 Min. Max.		IDT72511L40 IDT72521L40		IDT72511L50 IDT72521L50		IDT72511L80 IDT72521L80			1	
											Timing	
Symbol	Parameter			Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure	
PROGRA	MMABLE I/O TIMING											
tPIOS	Programmable I/O set- up time	10	_	10		15	-	15		ns	19	
tPIOH	Programmable I/O hold time	10	_	10		15		15		ns	19	
BYPASS	TIMING						41 tex. 9	Tany and the				
tBYD	Bypass delay	_	15		20	_	20		30	ns	16	
tabydv	Bypass data valid time from DSA	15	-	15	-	15	-	15	_	ns	16	
tpBADA (3)	Bypass data valid time from DSs	3	-	3	-	3	_	3	_	ns	16	
FLAG TIM	MING				•					***************************************		
tref	Read clock edge to Empty Flag asserted	_	35		40	<u> </u>	45	_	60	ns	14, 15, 20, 22	
tWEF	Write clock edge to Empty Flag not asserted	_	35		40		45	-	60	ns	14, 15, 20, 22	
trff	Read clock edge to Full Flag not asserted	, . <del></del> :	35	<u> </u>	40		45	_	60	ns	14, 15, 21, 23	
twff	Write clock edge to Full Flag asserted		35	_	40		45		60	ns	14, 15, 21, 23	
traef	Read clock edge to Almost-Empty Flag asserted		50		55	. <u>-</u>	60	<del>-</del>	75	ns	20, 22	
twaef	Write clock edge to Almost-Empty Flag not asserted		50	-	55		60	·=. · .	75	ns	20, 22	
traff	Read clock edge to Almost-Full Flag not asserted	_	50	- :	55		60	<u></u>	75	ns	21, 23	
twaff	Write clock edge to Almost-Full Flag asserted		50	_	55	- 	60		75	ns	21, 23	

## IDT72511/21

Data Book B, Section 6.20, Page 27


### **ORDERING INFORMATION**



UPDATE 1 B 7



#### **PIN CONFIGURATIONS**



DIP TOP VIEW

2690 drw 02

#### IDT7030SA/LA/7040SA/LA

Data Book B, Section 7.2, Page 3


# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = $5.0V \pm 10\%$ )

						x 20 <sup>(2)</sup>		0 x 25			l .	45 <sup>(3)</sup>	
1		4	4 1 3		7040	x 20 <sup>(2)</sup>	704	0 x 25	7040	x 35	7040	K 45 <sup>(3)</sup>	
Symbol	Parameter	Test Condition	Versio	n	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
ISB4	Full Standby Current	One Port CEL or	Mil.	SA	_	_	50	170	45	150	40	140	mA
.]	(One Port — All	CEn ≥ Vcc - 0.2V		LA	_	_	46	135	42	115	35	105	1. 1
	CMOS Level Inputs,	Vin ≥ Vcc - 0.2V or	Com'l.	SA	50	160	50	150	45	135			
1	$f = O^{(5)}$	VIN ≤ 0.2V Active Port		LA	46	125	46	115	42	105	-	_	
		Outputs Open, f=fMAX <sup>(4)</sup>		-							1.		-

#### IDT7030SA/LA/7040SA/LA

Data Book B, Section 7.2, Page 6

### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



5. Specified for OE at high (refer to "Timing Wavefore of Write Cycle", Note 7).

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup>

Symbol	Parameter	7030 x 20 <sup>(1,10)</sup> 7040 x 20 <sup>(1,10)</sup> Min. Max.	1	x 25 x 25 Max.	7030 x 35 7040 x 35 Min. Max.		7030 x 45 <sup>(2)</sup> 7040 x 45 <sup>(2)</sup> Min. Max.		Unit
Busy Tim	ing (For Master IDT7030 Only)	4							
tDDD	Write Data Valid to Read Data Delay <sup>(3)</sup>	- 35	_	35	_	45	_	55	ns
Busy Ti	ning (For Slave IDT7040 Only)	w <sup>1</sup>		-				-	
tDDD	Write Data Valid to Read Data Delay <sup>(9)</sup>	35		35	_	45	_	55	ns

#### IDT7030SA/LA/7040SA/LA

Data Book B, Section 7.2, Page 15


### **TABLE II – ARBITRATION**(1,2)

Le	ft Port	Rigi	nt Port	Fla	gs <sup>(1)</sup>	
CEL	AoL-A9L	CER	Aor-Aor	BUSYL	BUSYR	Function
LL5R	=A0R-A9R	LL5R	=A0L-A9L	Н	L	L-Port Wins

#### IDT7010S/L/70104S/L

Data Book B, Section 7.3, Page 2

#### PIN CONFIGURATIONS





### PIN CONFIGURATION (1, 2)

GND	1 • • 67 GND	GND 132 • • 66	GND
M/S	2 • • 68 GND		GND
Vcc	3 • • 69 Vcc		Vcc
L BUSY(O)	4 • • 70 L INT		A INT
LA(0)	5 • • 71 L_A(1)		R A(1)
L A(2)	6 • • 72 L_A(3)		R A(3)
L_A(4)	7 • • 73 L_A(5)		FI. A(5)
GND	8 • • 74 GND	GND 125 • • 59	GND
L A(6)	9 • • 75 L_A(7)		R A(7)
L A(B)	10 • • 76 L_A(9)	R_A(8) 123 • • 57	R A(9)
L_BUSY(4)	11 77 L_BUSY(1)		R BUBY(t)
L A(10)	12 • • 78 L_A(11)		R_A(11)
L A(12)	13 • • 79 L_A(13)	R_A(12) 120 • • 54	R A(13)
L A(14)	14 • • 80 L_A(15)	R_A(14) 119 • 53	FI A(15)
LŒ	15 • • 81 L <u>UB</u>	R_LB 118 • 52	H_ÜB
L BUSY(2)	16 • • 82 L_BUSY(5)	R_BUSY(2) 117 51	A 8USY(5)
GND	17 • • 83 GND	GND 116 • 50	GND
Vcc	18 • • 84 Vcc	Vcc 115 • 49	Vec
L_GS	19 • • 85 L_SEM		R_SEM
LFW	20 • • 86 L_OE		R_OE
L_(/C(0)	21 • • 87 L_I/O(1)		R_MO(1)
L (/O(2)	22 • • 88 L_I/O(3)		R (40(3)
L BUSY(6)	23 • • 89 L_BUSY(3)		FLHUSY(3)
L_UO(4)	24 • • 90 L_I/O(5)		R_I/O(5)
L I/O(6)	25 • • 91 L_I/O(7)		PL MO(7)
GND	26 • • 92 GND		GND
L I/O(8)	27 • • 93 L_I/O(9)		FL (/O(9)
L VO(10)	28 • • 94 L_VO(11)		R_I/O(11)
L_VO(12)	29 • • 95 L_VO(13) 30 • • 96 L VO(15)		R (O(13)
L_VO(14)			R_JO(15)
VCC L BUSY(7)	31 • • 97 Vcc		Vec
	32 • • 98 GND 33 • • 99 GND		GND
GND	oo ● aa GND	GND 100 • • 34	GND

### IDT7M1006/1008

### Data Book B, Section 8.7, Page 4

### DC ELECTRICAL CHARACTERISTICS

 $(VCC=5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				IDT7N	/B1006	IDT7M	B1008	
Symbol	Parameter	Test Co	onditions	Min.	Max.	Min.	Max.	Unit
Vol	Output Low Voltage	Vcc = Min.	IOL = 4mA	_	0.4	_	0.4	٧
Vон	Output High Voltage	Vcc = Min.	IOH = -4mA	2.4	-	2.4		٧

## В

#### AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				006SxxK	or IDT7N	B1008Sx	xK		
		-25 <sup>(5)</sup>		30 <sup>(5)</sup>		35	-	40	
Symbol	Parameter	Min. Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
							,		
trc	Read Cycle Time	25 —	30		35	-	40	, <del></del>	ns.
taa	Address Access Time	- 25	-	30	-	35	_	40	ns
tacs(2)	Chip Select Access Time	- 25		30		35	_	40	ns
tOE	Output Enable Access Time	- 13	-	15		20	<b>—</b> .	25	ņs
tон	Output Hold From Address Change	3 —	3		8		3		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3 —	3		3	-	3	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	18	-	20		20	_	20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3	3		3		3	_	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	- 18	-	20		20	_	20	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	0		0	-	0	_	ns
tPD <sup>(1)</sup>	Chip Disable to Power Down Time	- 50	-	50		50		50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	12	12		15		15	_	ns
twc	Write Cycle Time	25	30		35	-	40	<u> </u>	ns
tcw <sup>(2)</sup>	Chip Select to End of Write	20	25	_	30		35	_	ns
taw	Address Valid to End of Write	20	25		30	-	35		ns
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	5 —	5	-	5		5	<u> </u>	ns
tAS2	Address Set-up to CS Time	0 —	0		0		0		ns
twp .	Write Pulse Width	20 —	25		30		35		ns
twr <sup>(4)</sup>	Write Recovery Time	0	0		0	1	0	: <del>-</del>	ns
tow	Data Valid to End of Write	15 —	20		25		30		ns
tDH <sup>(4)</sup>	Data Hold Time	0 —	0		0	-	0	<u> </u>	ns ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	18	-	20	-	20	_	20	ns
twHZ <sup>(1)</sup>	Write Disable to Output in High Z	- 18	-	20	_	20	_	20	ns
tow <sup>(1, 4)</sup>	Output Active from End of Write	0 —	0		0		0	-	ns
tswrd	SEM Flag Write to Read Time	10 —	13		15	-	15	_	ns
tsps	SEM Flag Contention Window	10 —	13		15		15		ns

#### **AC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

	3.0 × ± 10/8; 1A = 0 C (0 +/0 C)	- I	DT7MB100	6SxxK c	r IDT7ME	31008Sxx	·Κ	
			-50		:5	•	80	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	/cle							
trc	Read Cycle Time	50	-	65		80		ns
taa	Address Access Time		50	-	65	-	80	ns
tacs <sup>(2)</sup>	Chip Select Access Time		50		65		80	ns
toe	Output Enable Access Time	-	30	-	35	-	40	ns
ton	Output Hold From Address Change	3		3		3	-	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3	-	3		3		ns
tCHZ <sup>(1)</sup>	Chip Deselled to Output in High Z		25		30		35	ns
tocz <sup>(1)</sup>	Output Enable to Output in Low Z	3		3		3		ns
tonz(1)	Output Disable to Output in High Z	-	25	-	30	-	35	an
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0		0	-	0		ns
tPD <sup>(1)</sup>	Chip Disable to Power Down Time		50	-	50	_	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	15		20		20		ns
Write Cy	/cle							
twc	Write Cycle Time	50		65		80		ns
tcw <sup>(2)</sup>	Chip Select to End of Write	40	•••	50		55		ns
taw	Address Valid to End of Write	40		50		55		ns
tasi <sup>(3)</sup>	Address Set-up to Write Pulse Time	5	-	5	-	5		an
tasz	Address Set-up to CS Time	0		0		0		ns
twp	Write Pulse Width	40		45		50		ns
twn <sup>(4)</sup>	Write Recovery Time	0		0		0		ns
tow	Data Valid to End of Write	35		40	-	45	-	ua
tDH <sup>(4)</sup>	Data Hold Time	0		0		0		ns
tOH2 <sup>(1)</sup>	Output Disable to Output in High Z		25		30	-	35	ns
tWHZ <sup>(1)</sup>	Write Disable to Output in High Z	_	25	_	30	-	35	ns
tow <sup>(1, 4)</sup>	Output Active from End of Write	0		0		0		ns
tswnD	SEM Flag Write to Read Time	15	-	15	-	15		ns
ISPS	SEM Flag Contention Window	15		15		15		ns
				•				***********

#### NOTES:

2803 tbl 10

- 2. To access RAM\_CS ≤ Vit and SEM ≥ Vit. To access semaphore, CS ≥ Vit and SEM ≤ Vit.
- 3. tast = 0 if  $\overrightarrow{RW}$  is asserted low simultaneously with or after the  $\overline{CS}$  low transition.
- 4. For CS controlled write cycles, twn= 5ns, ton= 5ns, tow= 5ns.

<sup>1.</sup> This parameter is quaranteed by design but not tested.

## B

#### **AC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

			IDī	7MB10	06SxxK or	IDT7ME	1008Sxxl	(		l
		-2	5(11)	-3	0(11)	- 4	35		40	ı
Symbo	Parameters	Min.	Max.	Min.	Max.	Min.	Max,	Min.	Max.	Unit
BUSYC	ycle - MASTER MODE <sup>(3)</sup>									
tbaa	BUSY Access Time from Address	-	25		30		35	_	40	ns
IBDA	BUSY Disable Time from Address	-	20	-	25		30		35	ns
tBAC:	BUSY Access Time to Chip Select		20		25		30		35	ΠS
tBDC	BUSY Disable Time to Chip Select	-	20		25		30	-	30	ns
taps <sup>(6)</sup>	Arbitration Priority Set-up Time	5		5	-	5		5		ns
teop	BUSY Disable to Valid Time	-	Note 9	-	Note 9	-	Note 9	-	Note 9	ns
BUSYC	ycla - Slave Mode <sup>(4)</sup>									
tws <sup>(7)</sup>	Write to BUSY Input	0		0		0	-	0		ns
tWH <sup>(8)</sup>	Write Hold After BUSY	15		20		25		25		ns
Port-to-	Port Delay Timing									
twoo <sup>(5)</sup>	Write Pulse to Data Delay	_	50		55		60	-	65	F15
1DOD <sup>(5)</sup>	Write Data Valid to Read Data Valid		35		40		45	-	50	ns
Interrup	et Timing									
tas <sup>(10)</sup>	Address Set-up Time	5		5	-	5		5	_	ns
twn <sup>(10)</sup>	Write Recovery Time	0		0		0	-	0		ns
tins	Interrupt Set Time	-	20		25		30		35	ns
tina	Interrupt Reset Time		20		25		30		35	ns

NOTES:

2803 tbi 11

- 1. This parameter is quaranteed by design but not tested.
- 2. To access RAM, CS ≤ Vit and SEM ≥ Vit. To access semaphore, CS ≥ Vit and SEM ≤ Vit.
- When the module is being used in the Master Mode (M/S

  ≥ VH).
- 4. When the module is being used in the Slave Mode (M/ $\overline{S} \le V_E$ ).
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. theo is a calculated parameter and is the greater of 0, two twe (actual), or toop twe (actual).
- 10. If CS is used to control interrput, then tas=0 and twn=5ns.
- 11. Preliminary specifications only.

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		<b></b>	IDT7MB1006SxxK or IDT7MB1008SxxK								
		-5	50	-4	35	•	80				
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Unit			
BUSY Cy	/cle - MASTER MODE <sup>(3)</sup>						1				
<b>t</b> BAA	BUSY Access Time from Address	-	50		55	-	55	an			
<b>t</b> BDA	BUSY Disable Time from Address	-	45	-	45		45	ns			
1BAC	BUSY Access Time to Chip Select		45		50	-	55	ns			
teoc	BUSY Disable Time to Chip Select		40		45		45	an			
taps <sup>(6)</sup>	Arbitration Priority Set-up Time	5		5		5		ns			
1800	BUSY Disable to Valid Time	-	Note 9	_	Note 9	-	Note 9	ns			
BUSY C	ycle - Slave Mode <sup>(4)</sup>					, .					
twB <sup>(7)</sup>	Write to BUSY Input	0		0		0		ns			
twH <sup>(B)</sup>	Write Hold After BUSY	25		30		30	-	an			
Port-to-F	Port Delay Timing										
twoo <sup>(5)</sup>	Write Pulse to Data Delay		70	-	85		95	ns			
todd <sup>(5)</sup>	Write Data Valid to Read Data Valid		55		70		80	ns			
Interrup	t Timing						4 -				
tas <sup>(10)</sup>	Address Set-up Time	5		5		5	-	ns			
twn <sup>(10)</sup>	Write Recovery Time	0		0		0		ns			
tins	Interrupt Set Time	-	45		45	-	55	ns			
tina	Interrupt Reset Time	-	45	-	45	_	55	ns			

#### NOTES:

- 1. This parameter is guaranteed by design but not tested.
  2. To access RAM, CS ≤ VII, and SEM ≥ VIII. To access semaphore, CS ≥ VIII and SEM ≤ VIII.
  3. When the module is being used in the Master Mode (M/S ≥ VIII).
  4. When the module is being used in the Slave Mode (M/S ≤ VIII).
  5. Port-to-Port delay through the RAM cells from the writing port to the reading port.

- 6. To ensure that the earlier of the two ports wins
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. 1900 is a calculated parameter and is the greater of 0, twool- twp (actual), or toopi- twp (actual).
- 10 If CS is used to control interrput, then tas=0 and twa= 5ns.

2803 15: 11

1	2	3	4	5	6	7	8	9	10	11	12	13
L_VO(24)	L I/O(26)	L_I/O(28)	L_I/O(30)	L_CS	L_OE	L_R/W(3)	R_OE	R CS	R_I/O(30)	R_I/O(28)	R 1/O(26)	R_I/O(24)
L_I/O(23)	L I/O(25)	L_VO(27)	L_I/O(29)	L_I/O(31)	L_A(0)	L F/W(4)	R_A(0)	R_I/O(31)	R_I/O(29)	H_I/O(27)	R_I/O(25)	R 1/0(23)
L_I/O(21)	L_VO(22)	vec	L_A(3)	L_A(2)	L_A(1)	GND	FL A(1)	Fl. A(2)	FL_A(3)	GND	H_I/O(22)	R_I/O(21)
_1/O(19)	L_I/O(20)	L_A(4)	GND							R_A(4)	R_I/O(20)	H_ VO(19)
_VO(17)	L_VO(18)	L_A(5)								FI_A(5)	FI_I/O(18)	FL VO(17)
SEM	L_VO(18)	L_A(6)				PGA				H_A(6)	FL_I/O(16)	R_SEM
BUSY	L_INT	GND				TOP VIEW				GND	R_INT	R_BUSY
_R/W(1)	L_R/W(2)	L_A(7)								P_A(7)	R_F/W (2)	FL.R/W (1)
L_VO(15)	L_I/O(14)	L_A(8)								R_A(8)	H_I/O(14)	R_VO(15)
L_I/O(13)	L_I/O(12)	L_A(9)								R_A(9)	H_I/O(12)	R_I/O(13)
L_VO(11)	M/S	GND	L_A(10)	L_A(11)	L_A(12)	GND	FL_A(12)	R A(11)	R_A(10)	VCC	GND	R_I/O(11)
_ I/O(10)	L_I/O(B)	L 1/O(6)	L_VO(4)	L_I/O(2)	L_A(13)	R_R/W (4)	R_A(13)	R_VO(2)	R_VO(4)	R_VO(6)	FI_VO(8)	FI_VO(10)
L_I/O(9)	L_I/O(7)	L_VO(5)	L_I/O(3)	L_9/O(1)	L_I/O(0)	R R/W (3)	R VO(0)	R_VO(1)	R_VO(3)	R_VO(5)	R_VO(7)	R_VO(9)

### Data Book B, Section 8.9, Page 4

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		-30	y(10)	-35	5 <sup>(10)</sup>		10	-2	15	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	30		35		40		45		ns
taa	Address Access Time	_	30	-	35	_	40		45	ns
tacs <sup>(2)</sup>	Chip Select Access Time		30		35	_	40		45	ns
toE	Output Enable Access Time		13		20	_	20		25	ns
ton	Output Hold from Address Change	3		3	_	3		3	_	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3	-	3	-	3	<u> </u>	5	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		15		15	_	15	_	20	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3		3	_	3	14.55	5	_	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z		15	_	15	_	15	_	20	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0		0		0	_	O	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Up Time	-	50	_	50	_	50		50	ns
tsop	Sem. Flag Update Pulse (OE or SEM)	15		15	_	15	_	15	_	ns
Write Cy	cle	•		•						14.
twc	Write Cycle Time	30		35		40	_	45	Γ-	ns
tcw <sup>(2)</sup>	Chip Select to End of Write	25	_	30		35	_	40	_	ns
tAW	Address Valid to End of Write	25		30	-	35	_	40		ns
tas	Address Set-Up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	25		30		35	I —	35	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	ns

UPDATE 1 B 15

NOTE:

1. For module dimensions, please refer to the module drawings in the packaging section.

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		-30	<b>)</b> (10)	-39	5(10)		40	-4	15	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	cle (continued)									100
tDW	Data Valid to End of Write	20		25		25		25	_	ns
tDH	Data Hold Time	0	-	0	-	0		0	-	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z		15		15		15	_	20	ns
twHZ <sup>(1)</sup>	Write Disable to Output in High Z		15		15	_	15		20	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0		0		0	I —	ns
tswrd	SEM Flag Write to Read Time	10	_	10	_	10		10		ns
tsps	SEM Flag Contention Window	10		10		10		10		ns
Busy Cy	cle-Master Mode <sup>(3)</sup>	<b></b>	***************************************	•				•		
tBAA	BUSY Access Time to Address		30		35	_	30		35	ns
tBDA	BUSY Disable Time to Address		25	_	30	_	30	_	30	ns
tBAC	BUSY Access Time to Chip Select		25		30	_	30		30	ns
tBDC	BUSY Disable Time to Chip Deselect	_	20		25		25	_	25	ns
tWDD <sup>(5)</sup>	Write Pulse to Data Delay		55		60		60		70	ns
tDDD	Write Data Valid to Read Data Delay	_	40	_	45	_	40		50	ns
taps <sup>(6)</sup>	Arbitration Priority Set-Up Time	5	_	5	_	5		5	v <u></u>	ns
tBDD	BUSY Disable to Valid Time		NOTE 9		NOTE 9	_	NOTE 9	_	NOTE 9	ns
Busy Cyc	cle-Slave Mode (4)	-		•				10.7		
tWB <sup>(7)</sup>	Write to BUSY Input	0		0		0		0	_	ns
twH <sup>(8)</sup>	Write Hold after BUSY	20		25		25	1 –	25	_	ns
tWDD <sup>(5)</sup>	Write Pulse to Data Delay		55	-	60	_	60	_	70	ns
tDDD <sup>(5)</sup>	Write Data Valid to Read Data Valid	T	40	_	45	_	45		50	ns
Interrupt	Timing									
tas	Address Set-Up Time	0		0	-	0	Τ —	0	_	ns
twr	Write Recovery Time	0		0		0		0		ns
tins	Interrupt Set Time	_	25	_	30	_	30	_	35	ns
tinr	Interrupt Reset Time	_	25		30	_	30	_	35	ns

#### IDT7M1002

Data Book B, Section 8.9, Page 7

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

- 1. This parameter is guaranteed by design but not tested.
- To access RAM, CS ≤ Vil. and SEM ≥ Viii. To access semaphore, CS ≥ Viii and SEM ≤ Vil.

- 3 When the module is being used in the Master Mode (M/S ≥ Virl),
  4 When the module is being used in the Slave Mode (M/S ≤ Vir.),
  5 Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
- To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual), or tDDD tWP (actual).

## B

#### **DESCRIPTION:**

The memory configuration results in a package 2.65 inches long and 0.35 inches wide. At only 0.5 inches high, this low profile package is ideal for high performance systems with minimum board spacing.

### **IDT7MP4034**

Data Book B, Section 8.22, Page 3

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2745 tbl 06

### **IDT7MP4034**

Data Book B, Section 8.22, Page 3

#### AC ELECTRICAL CHARACTERISTICS(2)

							7MP40	34Sxx2	!					
	and the second	-15		-1	7	-2	0	-2	5	-3	5	-4		]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ (	CYCLE													
trc	Read Cycle Time	15		17		20		25		35		45	_	ns
taa	Address Access Time	-	15	I	17	_	20	1	25	_	35	-	45	ns
tacs	Chip Select Access Time		15		17		20	1	25		35	1	45	ns
tCLZ (1)	Chip Select to Output in Low Z	3		3		3		5		5	_	5	_	ns
tCHZ (1)	Chip Deselect to Output in High Z		10		10	_	10	_	13		20	_	25	ns
tOH	Output Hold from Address Change	3		3		3		3		3	_	3	_	ns
tpu <sup>(1)</sup>	Chip Select to Power Up Time	0		0		0	_	0	_	0	-	0	_	ns
tPD (1)	Chip Deselect to Power Down Time		15		17	_	20	_	25		35	_	45	ns
WRITE	CYCLE													
twc	Write Cycle Time	15		17	_	20	_	25	_	35		45	_	ns
tcw	Chip Select to End of Write	12	-	15		17	_	22	_	30	_	40		ns
taw	Address Valid to End of Write	13	_	15		17		22	_	30	_	40	_	ns
tas	Address Set-up Time	0		0		0	_	0	_	0		0	1	ns
twp	Write Pulse Width	13	-	15	-	17	_	22	_	30		40	_	ns
twn	Write Recovery Time	0		0		0	_	0	_	0		0		ns
twHZ (1)	Write Enable to Output in High Z		8		9		10	_	13	_	20	_	25	ns
tDW	Data to Write Time Overlap	10		11		13	_	15	_	20	_	25	_	ns
tDH	Data Hold from Write Time	0		0	-	0		0	_	0	-	0	_	ns
tow (1)	Output Active from End of Write	0		0		0		5		5	_	5	_	ns

UPDATE 1 B 17

AC ELECTRICAL CHARACTERISTICS<sup>(2)</sup> (Vcc = 5.0V ± 10%, TA = 0°C to +70°C)

		7MB4040SxxP								Telline	1	
		-	5	-	7		20		25		35	]
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	:le						<u> </u>		100			
trc	Read Cycle Time	15		17		20		25		35		ns
taa	Address Access Time		15		17	_	. 20	_	25		35	ns
tACS	Chip Select Access Time		15		17	_	20	_	25	_	35	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		3		3		5		5		ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	-	10	_	10	_	10		13	I	20	ns
tон	Output Hold from Address Change	3		3		3	_	3		3	_	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	1 -	15		17	_	20	_	25		35	ns
Write Cyc	;le					100						
twc	Write Cycle Time	15	_	17		20	Ι-	25	_	35	_	ns
tcw	Chip Selection to End of Write	12		15		17	-	22		30		ns
taw	Address Valid to End of Write	12	_	15		17	_	22		30	: " <u> </u>	ns
tas	Address Set-up Time	0		0		0	_	0	_	0	_	ns
twp	Write Pulse Width	12		15		17	I –	22	l –	30	_	ns
twr	Write Recovery Time	0		0		0	-	3	1	3	-	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z		8	_	9	·	10	_	13	_	20	ns
tDW	Data to Write Time Overlap	10	<b>-</b>	11	-	13		15	_	20		ns
tDH	Data Hold from Write Time	0	-	0		0	I —	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0		0		5		5	_	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.

2. 15ns, 17ns are preliminary specifications.

### IDT7MC4032

Data Book B, Section 8.35, Page 2

### PIN CONFIGURATION(1)

NOTE: 1. For module dimension, please refer to the module drawings in the packaging section.

2700 tbl 10

### **AC ELECTRICAL CHARACTERISTICS (Continued)**

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		7MC40	32530	7MC40	32540	7MC40	032S50	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	:le							
tRC	Read Cycle Time	30		40	_	50	l –	ns
taa	Address Access Time		30		40	_	50	ns
tacs	Chip Select Access Time	-	30		40	_	50	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	_	5	_	ns
tOE	Output Enable to Output Valid	_	20	_	22	_	30	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5		5		5		ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		13	_	17	_	18	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	-	17	_	17	_	18	ns
ton	Output Hold from Address Change	5		5	_	5		ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	-	0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time		30		40	_	50	ns
Write Cyc	;ie	-						
twc	Write Cycle Time	25	-	35	_	45	_	ns
tcw	Chip Selection to End of Write	25		28	_	38		ns
taw	Address Valid to End of Write	25	-	30	_	40		ns
tas	Address Set-up Time	0		2	_	2	_	ns
twp	Write Pulse Width	25	_	28	-	38	_	ns
twn	Write Recovery Time	0		0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z		10	-	12		17	ns
tow	Data to Write Time Overlap	15		17	_	23	· —	ns
tDH	Data Hold from Write Time	0	-	0	_	.0		ns
tow <sup>(1)</sup>	Output Active from End of Write	5		5	-	5		ns




Figure 3. BiCMOS Output Load

Figure 4. Lumped Capacitive Load, Typical Derating

### Data Book B, Section 8.36, Page 5

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C TO +70^{\circ}C)$ 

	1			7MP4	031BxxZ			44.1
			-8 <sup>(2)</sup>		10 <sup>(2)</sup>		-12	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	cle							
tRC	Read Cycle Time	8		10		12		ns
taa	Address Access Time		8		10		12	ns
tacs	Chip Select Access Time		- 8		10		12	ns
tCLZ1, 2 <sup>(1)</sup>	Chip Select to Output in Low Z	3	-	3	_	3	_	ns
toe	Output Enable to Output Valid		4		5		6	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3		3	-	3	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	- 6		6	_	7	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z		3		3		3	ns
ton	Output Hold from Address Change	3		3		3		ns
Write Cy	cle							
twc	Write Cycle Time	- 8		10		12	_	ns
tcw	Chip Select to End of Write	- 8		8		9		ns
taw	Address Valid to End of Write	8		10		12		ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width	8		8		9		ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		3		3		3	ns
tDW	Data to Write Time Overlap	5	_	5		- 6	-	ns
tDH .	Data Hold from Write Time	0		0		0		ns
tow <sup>(1)</sup>	Output Active from End of Write	3		3	-	3		ns




Figure 3. BiCMOS Output Load


Figure 4. Lumped Capacitive Load, Typical Derating

### Data Book B, Section 8.39, Page 4

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C TO +70^{\circ}C)$ 

200				7MP40	36BxxZ,	7MP403	6BxxM	_	-	1
		-10	)(Z)	-12	)(2)	-	15	-1	7	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Read Cy	cle									
trc	Read Cycle Time	10	_	12	_	15	_	17	I	ns
taa	Address Access Time	_	10		12		15	1	17	ns
tacs	Chip Select Access Time		4		7		8	-	9	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	_	2	_	2	_	2	I	ns
toe ·	Output Enable to Output Valid		4		5		6	1	8	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	2	-	2	_	2	_	2	1	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		6		7	-	8		10	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z		3		4		5	-	6	ns
tон	Output Hold from Address Change	5	-	5	_	5	_	5	-	ns
Write Cy	cle									
twc	Write Cycle Time	10		12		15	_	17	-	ns
tcw	Chip Select to End of Write	7		-8		9		10	-	ns
taw	Address Valid to End of Write	8		9	-	10	-	12	-	ns
tas	Address Set-up Time	0	_	0	-	0	-	0		ns
twp	Write Pulse Width	- 8		9		10		12	-	ns
twr	Write Recovery Time	0	-	0	-	0	-	0	-	ns
twhz <sup>(1)</sup>	Write Enable to Output in High Z		4		5		6		7	ns
tDW	Data to Write Time Overlap	4	_	5	_	6	_	8		ns
tDH	Data Hold from Write Time	0		0		0		0		ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2		2		2		ns






Figure 3. BiCMOS Output Load

Figure 4. Lumped Capacitive Load, Typical Derating

### Data Book B, Section 8.40, Page 4

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C TO +70^{\circ}C)$ 

			7MI	P4045BxxZ	7MP4045B	ххМ		
		-1	2 <sup>(2)</sup>	-1	5 <sup>(2)</sup>		<b>7</b> <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	12	_	15	-	17	-	ns
taa	Address Access Time		12	-	15		17	ns
tacs	Chip Select Access Time	-	7	-	- 8		9	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	_	2	-	2	-	ns
toe	Output Enable to Output Valid		5	-	6		- 8	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2	_	2	_	2	_	· ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		7		8		10	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	-	4	_	5	-	- 6	ns
tон	Output Hold from Address Change	5	-	5	-	5	_	ns
Write Cy	cle	1						
twc	Write Cycle Time	12		15	-	17	-	ns
tcw	Chip Select to End of Write	8		9		10		ns
taw	Address Valid to End of Write	9	-	10	-	12	_	ns
tas	Address Set-up Time	0		0		0	-	ns
twp	Write Pulse Width	9	-	10	-	12	-	ns
twn	Write Recovery Time	0	-	0	-	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		5		6		7	ns
tDW	Data to Write Time Overlap	5		6	-	8	-	ns
tDH	Data Hold from Write Time	0		0	-	0	-	ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2	_	2		ns

#### NOTES


1. This parameter is guaranteed by design, but not tested.

2. Preliminary specifications only.

2703 tbl 09

22








Figure 3. BICMOS Output Load

Figure 4. Lumped Capacitive Load, **Typical Derating** 

### Data Book B, Section 8.40, Page 5

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V + 10\% TA = 0^{\circ}C TO + 70^{\circ}C)$ 

			7MP4045SxxZ, 7MP4045SxxM									
		-20 <sup>(2)</sup>		-2	25	-3	0	Ÿ	35	-4	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	20		25	_ '	30	_	35		45	_	ns
taa	Address Access Time		20		25		30	_	35	-	45	ns
tacs	Chip Select Access Time		20	-	25	1	30	1	35	1	45	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5		5		5		5	I	ns
tOE	Output Enable to Output Valid		10		12	_	15	_	18	_	23	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	-	0		0	-	0	_	0	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10	_	12		15	_	18	_	20	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		10	_	10	_	10		10	_	10	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	5		5	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		20	_	25	_	30	_	35	_	45	ns
Write Cy	cle											
twc	Write Cycle Time	20	-	25	_	30	_	35	- 1	45	_	ns
tcw	Chip Select to End of Write	15	-	20	_	25	_	30	_	40	_	ns
taw	Address Valid to End of Write	15	-	20	-	25	_	30		40	_	ns
tas	Address Set-up Time	0	-	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20	_	25	_	30	_	35	_	ns
twn	Write Recovery Time	0		0	_	0	_	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		13	_	15	_	18		20	_	23	ns
tow	Data to Write Time Overlap	12	-	15	_	17	_	20	_	25	_	ns
tDH	Data Hold from Write Time	0	_	0	_	0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0	_	0	_	0		0	_	ns

NOTES:

2703 tbl 09

- This parameter is guaranteed by design, but not tested.
   Preliminary specifications only.

UPDATE 1 B 24

B

The following section contains full data sheets that appeared in the 1991 SPECIALIZED MEMORIES Data Book. These data sheets had changes to 50% or more of the overall contents and are now considered new. Refer to the bar at the top of each page to see where that page can be found in the 1991 SPECIALIZED MEMORIES Data Book.



HIGH-SPEED BICMOS ECL STATIC RAM 64K (16K x 4-BIT) SRAM IDT10494 IDT100494 IDT101494

#### **FEATURES:**

- 16,384-words x 4-bit organization
- Address access time: 5/6/7/8/10/15
- Low power dissipation: 700mW (typ.)
- · Guaranteed Output Hold time
- · Fully compatible with ECL logic levels
- · Separate data input and output
- JEDEC standard through-hole and surface mount packages

#### **DESCRIPTION:**


The IDT10494, IDT100494 and 101494 are 65,536-bit high-speed BiCEMOS $^{\text{TM}}$  ECL static random access memories organized as 16K x 4, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous fourbit-wide ECL SRAMs. The devices have been configured to follow the standard ECL SRAM JEDEC pinout. Because they are manufactured in BiCEMOS™ technology, however, power dissipation is greatly reduced over equivalent bipolar devices.

The asynchronous SRAMs are the most straightforward to use because no additional clocks or controls are required: DataouT is available an access time after the last change of address. To write data into the device requires the creation of a Write Pulse, and the write cycle disables the output pins in conventional fashion.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.


#### **FUNCTIONAL BLOCK DIAGRAM**



**COMMERCIAL TEMPERATURE RANGE** 

**MAY 1991** 

#### PIN CONFIGURATION



#### PIN DESCRIPTIONS

Symbol	Pin Name
Ao through A13	Address Inputs
Do through Dз	Data Inputs
Qo through Q3	Data Outputs
WE	Write Enable Input
CS	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage

2764 tbl 01

### AC OPERATING RANGES(1)

I/O	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sec
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sec
NOTE:		2764 tbl 02


1. Referenced to Vcc

#### CAPACITANCE (TA=+25°C, f=1.0MHz)

		DIP		so		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	4	-	3	-	pF
Соит	Output Capacitance	6	_	3	_	pF

2764 tbl 03

#### LOGIC SYMBOL



### TRUTH TABLE(1)

CS	WE	DataouT	Function
Н	Х	L	Deselected
L	Н	RAM Data	Read
L	L	L	Write
NOTE:			2764 tbl 04

1. H=High, L=Low, X=Don't Care

27

### **ECL-10K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	3	Value	Unit
VTERM	Terminal Voltage With Respect to		+0.5 to -7.0	٧
TA	Operating Temporating	erature	0 to +75	۰C
TBIAS	Temperature Un	-55 to +125	°C .	
Тѕтс	Storage Temperature			°C
PT	Power Dissipation	n	1.5	W.
lout	DC Output Curre High)	ent (Output	-50	mA

#### NOTE:

2764 tbl 05

#### **ECL-10K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL =50 $\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit	TA
Vон	Output HIGH Voltage	V IN = V IHA OF VILB		-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
Vol	Output LOW Voltage	V IN = V IHA OF V ILB		-1870 -1850 -1830	-	-1665 -1650 -1625	mV	0°C 25°C 75°C
Vohc	Output Threshold HIGH Voltage	V IN = V IHB or V ILA		-1020 -980 -920		= 1 <del>=</del> 1 1	mV	0°C 25°C 75°C
Volc	Output Threshold LOW Voltage	V IN = V IHB or V ILA		_	. <u>-</u> .	-1645 -1630 -1605	mV	0°C 25°C 75°C
VIH	Input HIGH Voltage	Guaranteed I High for All Ir		-1145 -1105 -1045	+	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1870 -1850 -1830	= .	-1490 -1475 -1450	mV	0°C 25°C 75°C
LiH	Input HIGH Current	V IN = V IHA	cs	-	_	220	μΑ	-
			Others		_	110	μА	- :
l IL	Input LOW Current	V IN = V ILB	CS	0.5	-	170	μΑ	-
			Others	-50	_	90	μА	-
lee	Supply Current	All Inputs and Outputs Open		-190	-130		mA	<u> </u>

NOTE:

2764 tbl 06

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE  $\,=$  -5.2V, TA  $\,=$  +25°C and maximum loading.

### **ECL-100K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to 0	+0.5 to -7.0	٧	
TA	Operating Tempe	0 to +85	°C	
TBIAS	Temperature Und	-55 to +125	°C	
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation	n .	1.5	W
Іоит	DC Out mput Cur High)	rent (Output	-50	mA

2762 tbl 07

#### **ECL-100K DC ELECTRICAL CHARACTERISTICS**

(VEE = -4.5V, RL =50 $\Omega$  to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r VILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA O	r <b>V</b> ILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB O	r VILA	-1035		_	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB OI	r V ILA	_	-	-1610	mV
VIH	Input HIGH Voltage	Guaranteed I High for All In		-1165	_	-880	mV
VIL	Input LOW Voltage		Guaranteed Input Voltage Low for All Inputs		_	-1475	mV
LiH	Input HIGH Current	V IN = V IHA	CS	-	-	220	μА
			Others	_	-	110	
l IL	Input LOW Current	V IN = V ILB	CS	0.5	-	170	μА
			Others	-50	-	90	Ì
lee	Supply Current	All Inputs and Open	All Inputs and Outputs Open		-110	-	mA

NOTE:

<u>ب</u> درد درده

NOTE:

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

### **ECL-101K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating		Value	Unit	
VTERM		Terminal Voltage With Respect to GND			
TA	Operating Tempe	0 to +75	°C		
TBIAS	Temperature Und	-55 to +125	°C		
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C	
Рт	Power Dissipation	n	1.5	W	
lout	DC Out mput Cui High)	rent (Output	-50	mA	

NOTE:

763 tbl 09

#### **ECL-101K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL=50 $\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA OI	r VILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA OI	VIN = VIHA or VILB		-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB OI	r VILA	-1035	-	-	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB OI	r V ILA	_	-	-1610	mV
ViH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	<del>-</del> .	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810		-1475	mV
I IH	Input HIGH Current	V IN = V IHA	CS	_	-	220	μА
			Others	_	-	110	1
l 1L	Input LOW Current	V IN = V ILB	CS	0.5	-	170	μΑ
	and the second of the second	1	Others	-50	_	90	
lee	Supply Current	All Inputs and Outputs Open		-190	-130	-	mA

NOTE


2763 tbl 10

NOTE:


Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

#### AC TEST LOAD CONDITION



#### **AC TEST INPUT PULSE**



referenced to 50% input levels.

2764 drw 07

#### RISE/FALL TIME

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
tR	Output Rise Time	<del>-</del> ·	-	2	_	ns
tF	Output Fall Time	_	_	2	_	ns

2764 tbl 11

#### **FUNCTIONAL DESCRIPTION**

The IDT10494, IDT100494 and IDT101494 BiCMOS ECL static RAMs (SRAM) provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the conventional pinout and functionality for 16K x 4 ECL SRAMs. The ECL-101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

#### **READ TIMING**

The read timing on these asynchronous devices is straightforward. Dataout is held low until the device is selected by Chip Select (CS). Then Address (ADDR) settles and data appears on the output after time tAA. Note that Dataout is held for a short time (toh) after the address begins to change for the next access, then ambiguous data is on the bus until a new time taa.

#### WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input (WE) to control the write to the SRAM array. While CS and ADDR must be set-up when WE goes low, Datain can settle after the falling edge of WE, giving the datapath extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

Dataout is disabled (held low) during the Write Cycle. If CS is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (tWR).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads. Balanced cycles mean simpler timing in cache applications.




AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	1004	94S5 94S5 94S5		94S6 94S6 94S6	1004	94S7 194S7 194S7	1004	94S8 94S8 94S8	10494 10049 10149	<b>4S10</b>	10494 10049 10149	4S15	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ C	READ CYCLE														
tacs	Chip Select Access Time		_	2.5	_	3	_	3	-	5	-	5		5	ns
tRCS	Chip Select Recovery Time	_	_	2.5	_	3	_	3	-	5	_	5	_	5	ns
tAA	Address Access Time	_	_	5		6		. 7	_	8	_	10	_	15	ns
tон	Data Hold from Address Change	_	2	_	3	-	3	· — ·	3		3	_	3		ns

NOTE:


2764 tbl 12

#### **READ CYCLE GATED BY CHIP SELECT**



2764 drw 08

#### **READ CYCLE GATED BY ADDRESS**



<sup>1.</sup> Input and Output reference level is 50% point of waveform.

#### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test		94S5 94S5 94S5	1049 1004 1014	9456	1004	94S7 194S7 194S7	1049 1004 1014		10494 10049 10149	<b>4S10</b>	10494 10049 10149	<b>4S15</b>	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	WRITE CYCLE														
tw	Write Pulse Width	twsa=min.	4		5	-	6	1	7	1	8		10		ns
twsp	Data Set-up Time	_	0	_	0	_	0	_	0	_	0	-	2		ns
twsD2 <sup>(2)</sup>	Data Set-up Time to WE High	_	4		5	_	5	_	5	-	5	-	5	_	ns
twsa	Address Set-up Time	twsa-min.	0	_	0	_	0	_	0	_	0		2		ns
twscs	Chip Select Set-up Time		0	_	0	_	0		0	_	0	_	2		ns
twhD	Data Hold Time	_	1		1	_	1	_	1	_	2		3	_	ns
twha	Address Hold Time		1	_	1	-	1	_	1	-	2	-	3	1	ns
twncs	Chip Select Hold Time	_	1	_	1	_	1	_	1	-	2	-	3	-	ns
tws	Write Disable Time	_	_	3	_	4	_	5	<b>—</b>	5	_	5	_	5	ns
twR <sup>(3)</sup>	Write Recovery Time	_	_	3	_	4	_	5	_	5	_	5	_	5	ns


#### NOTES:

1. Input and Output reference level is 50% point of waveform.

2764 tbl 13


- 2. twsp is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires twsp2 with respect to rising edge of WE.
- 3. twR is defined as the time to reflect the newly written data on the Data Outputs (Qo to Qa) when no new Address Transition occurs.

#### WRITE CYCLE TIMING DIAGRAM





#### **ORDERING INFORMATION**








128K x 8 64K x 8 CMOS DUAL-PORT STATIC RAM MODULE PRELIMINARY IDT7M1001 IDT7M1003

#### **FEATURES**

- High density 1M/512K CMOS dual-port static RAM module
- · Fast access times:
  - commercial 25, 30, 35, 40, 50, 65ns
  - military 35, 40, 50, 65, 80ns
- · Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebraze DIP (Dual In-line Package)
- Multiple Vcc and GND pins for maximum noise immunity
- Single 5V (±10%) power supply
- Input/outputs directly TTL compatible

### PIN CONFIGURATION<sup>(1, 2)</sup>



DIP TOP VIEW 2803 drw 01

## NOTE:

- For module dimensions, please refer to the module drawings in the packaging section.
- For the IDT7M1003 (64K x 8) version, Pins 23 & 43 must be connected to GND for proper operation of the module.

### CEMOS is a trademark of Integrated Device Technology, Inc.

#### **DESCRIPTION:**

The IDT7M1001/IDT7M1003 is a 128K x 8 /64K x 8 high-speed CMOS dual-port static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K x 8) dual-port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "hand-shake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone dual-port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only 3.2" x 0.62" x 0.38". Maximum access times as fast as 25ns over the commercial temperature range and 35ns over the military temperature range are available.

All inputs and outputs of the IDT7M1001/1003 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufacured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **PIN NAMES**


Left Port	Right Port	Description		
A (0-16)L	A (0-16)R	Address Inputs		
I/O (0-7)L	I/O (0-7)R	Data Inputs/Outputs		
R/WL	R/WR	Read/Write Enables		
CSL	<del>CS</del> R	Chip Select		
ŌĒL	ŌĒR	Output Enable		
SEML	SEM <sub>R</sub>	Semaphore Control		
· V	cc	Power		
G	ND	Ground		

2803 tbl 01


MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1991** 

#### **FUNCTIONAL BLOCK DIAGRAM**



#### 7M1003



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Ta	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### 2803 tbl 02

### **CAPACITANCE**(1) $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Test Conditions	Max.	Unit
CIN1	Input Capacitance (CS or SEM)	VIN = 0V	15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	VIN = 0V	100	рF
Соит	Output Capacitance (Data)	Vout = 0V	100	pF

#### NOTE:

1. This parameter is guaranteed by design but not tested.

### 2803 tbl 05

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	oV	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

2803 tbl 03

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit		
Vcc	Supply Voltage	4.5	5.0	5.5	٧		
GND	Supply Voltage	0	0	0	V		
ViH	Input High Voltage	2.2	-	6.0	٧		
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧		
MOTE:							

1. VIL (min.) = -3.0V for pulse width less than 20ns.

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			IDT7M1001/1003						
			Commercial		ial	Military			
Symbol	Parameter	Test Conditions	Min.	Max.(1)	Max.(2)	Min.	Max.(1)	Max.(2)	Unit
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ VIL, SEM ≥ VIH Outputs Open, f = fMAX	-	940	660		1130	790	mA
ICC1	Standby Supply Current (One Port Active)	Vcc = Max., L_ <del>CS</del> or R <u></u> CS ≥ ViH Outputs Open, f = fMAX	_	750	470	-	905	565	mA
ISB1	Standby Supply Current (TTL Levels)	Vcc = Max., L_CS and R_CS ≥ VIH Outputs Open, f = fMAX	_	565	285		685	345	mA
		L_SEM and R_SEM ≥ Vcc −0.2V						1	
ISB2	Full Standby Supply Current (CMOS Levels)	L_CS and R_CS ≥ Vcc	_	125	65	_	245	125	mA

UPDATE 1 B

#### NOTES:

- 1. For IDT7M1001 (128K x 8) version only.
- 2. For IDT7M1003 (64K x 8) version only.

2803 tbl 06

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc=5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	IDT7M1001 Min. Max.		IDT7N Min.	Unit	
lu	Input Leakage (Address, Data & Other Controls)	Vcc = Max. Vin = GND to Vcc	_	80	<del>-</del>	<b>Max.</b> 40	μА
lu	Input Leakage (CS and SEM)	Vcc = Max. Vin = GND to Vcc	-	10		10	μА
lLO	Output Leakage (Data)	Vcc = Max. CS ≥ VIH, VouT = GND to Vcc		80		40	μΑ
Vol	Output Low Voltage	Vcc = Min. IOL = 4mA		0.4	_	0.4	V
Vон	Output High Voltage	Vcc = Min. IOH = -4mA	2.4	_	2.4		V

2803 tbl 07

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2803 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tcLz, tcHz, toLz. toHz, twHz, tow)

\*Including scope and jig.

## B

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		IDT7M1001Sxx / IDT7M1003Sxx								
		-25 <sup>(5)</sup>		-30 <sup>(5)</sup>		-35 <sup>(5)</sup>		-40		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	25	_	30	-	35	_	40	_	ns
taa	Address Access Time		25	_	30	_	35	-	40	ns
tacs <sup>(2)</sup>	Chip Select Access Time		25	-	30		35	<b>—</b> .	40	ns
toe	Output Enable Access Time	T -	13	-	15	-	20	_	25	ns
tон	Output Hold From Address Change	3	_	3	_	3		3		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		3		3		3		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		18	-	20		20	_	20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3	_	3		3	- <del></del>	3		ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	18	_	20	<b>—</b>	20	_	20	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0		0		0	_	0	. —	ns
tPD <sup>(1)</sup>	Chip Disable to Power Down Time	T -	50	-	50	-	50	_	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	12		12	· -	15	_	15	_	ns
Write Cy	cle									
twc	Write Cycle Time	25	<del>-</del> ,	30	_	35	· —	40		ns
tcw <sup>(2)</sup>	Chip Select to End of Write	20	_	25	_	30		35		ns
taw	Address Valid to End of Write	20	_	25	_	30	_	35		ns
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	5	_	5	_	5	_	-5		ns
tAS2	Address Set-up to CS Time	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	20	_	25		30		35		ns
twn <sup>(4)</sup>	Write Recovery Time	0	_	0		0		0	1	ns
tow	Data Valid to End of Write	15	_	20	· —,	25	_	. 30		ns
tDH <sup>(4)</sup>	Data Hold Time	0	_	0		0	_	0		ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	18	<b> </b>	20	_	20	_	20	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	1-	18	_	20	_	20		20	ns
tow <sup>(1, 4)</sup>	Output Active from End of Write	0		0	_	0	_	0		ns
tswrd	SEM Flag Write to Read Time	10	_	13	_	15	_	15	<u>-</u>	ns
tsps	SEM Flag Contention Window	10	_	13		15		15	_	ns
Port-to-P	ort Delay Timing			-		•				
twdd <sup>(6)</sup>	Write Pulse to Data Delay		50	I –	55	_	60		65	ns
DDD <sup>(6)</sup>	Write Data Valid to Read Data Valid	_	35		40	_	45	_	50	ns

#### NOTES:

- 1. This parameter is quaranteed by design but not tested.
- 2. To access RAM  $\overline{CS} \le VIL$  and  $\overline{SEM} \ge VIH$ . To access semaphore,  $\overline{CS} \ge VIH$  and  $\overline{SEM} \le VIL$ .
- 3. tast = 0 if  $R/\overline{W}$  is asserted low simultaneously with or after the  $\overline{CS}$  low transition.
- 4. For CS controlled write cycles, twn= 5ns, ton= 5ns, tow= 5ns.
- 5. Preliminary specifications only.
- 6. Port-to-Port delay through the RAM cells from the writing port to the reading port.

#### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		IDT7M1001Sxx / IDT7M1003Sxx						
		-50		-65		-80		1.
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cie							
trc	Read Cycle Time	50		65	-	80	_	ns
taa	Address Access Time	-	50	_	65	_	80	ns
tacs <sup>(2)</sup>	Chip Select Access Time		50	l	65		80	ns
toe	Output Enable Access Time	<b>—</b> ,	30		35	1	40	ns
tон	Output Hold From Address Change	3		3		3	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		3	- 1	3	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		25	_	30 ,	-	35	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3		3	_	3		ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		25	-	30	_	35	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0		0		ns
tPD <sup>(1)</sup>	Chip Disable to Power Down Time	_	50		.50	—	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	15	_	20		20	<u> </u>	ns
Write Cy	cle							
twc	Write Cycle Time	50		65		80	<u> </u>	ns
tcw <sup>(2)</sup>	Chip Select to End of Write	40		50		55	_	ns
taw	Address Valid to End of Write	40		50		55		ns
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	5		5		5		ns
tAS2	Address Set-up to CS Time	0		0		0	_ '	ns
twp	Write Pulse Width	40		45		50		ns
twR <sup>(4)</sup>	Write Recovery Time	0	_	0	_	0		ns
tow	Data Valid to End of Write	35	_	40	-	45		ns
tDH <sup>(4)</sup>	Data Hold Time	0		0	_	0	4	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	25	_	30		35	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	25	_	30	_ :	35	ns
tow <sup>(1, 4)</sup>	Output Active from End of Write	0	_	0	-	0	_	ns
tswrd	SEM Flag Write to Read Time	15		15		15	-	ns
tsps	SEM Flag Contention Window	15	_	15		15		ns
Port-to-P	ort Delay Timing							-
twDD <sup>(5)</sup>	Write Pulse to Data Delay	_	70		85		95	ns
tDDD <sup>(5)</sup>	Write Data Valid to Read Data Valid	1_	55		70	5 - <u></u> - 1	80	ns
		1				l		


#### NOTES:

- This parameter is quaranteed by design but not tested.
   To access RAM S≤ V<sub>II</sub>. and SEM ≥ V<sub>II</sub>. To access semaphore, S≥ V<sub>II</sub> and SEM ≤ V<sub>II</sub>.
   tas1=0 if R<sub>2</sub> if R<sub>2</sub> is asserted low simultaneously with or after the S low transition.
- 4. For  $\overline{\text{CS}}$  controlled write cycles, twn= 5ns, toH= 5ns, toW= 5ns.
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.

### TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)(1,2,4)



### TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)(1,3,5)




#### NOTES:

- 1. R/W is High for Read Cycles
- 2. Device is continuously enabled.  $\overline{CS}$  = Low. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4.  $\overline{OE} = Low$ .
- 5. To access RAM,  $\overline{CS} = Low$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CS} = H$  and  $\overline{SEM} = Low$ .
- 6. This parameter is guaranteed by design but not tested.

В

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1,3,5,8)




#### NOTES:

1. R/W is High for Read Cycles

2803 drw 08

- 2. Device is continuously enabled.  $\overline{CS}$  = Low.  $\overline{UB}$  or  $\overline{LB}$  = Low. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with CS transition low.
- 4.  $\overline{OE} = Low$ .
- 5. To access RAM,  $\overline{CS} = Low$ ,  $\overline{UB}$  or  $\overline{LB} = Low$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CS} = H$  and  $\overline{SEM} = Low$ .
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If  $\overline{OE}$  is Low during a  $R/\overline{W}$  controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If  $\overline{OE}$  is High during a  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( CS CONTROLLED TIMING)(1,3,5,8)




#### NOTES:

1. R/W must be high during all address transitions.

- 2. A write occurs during the overlap (twr) of a Low UB or LB and a Low CS and a Low R/W for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{CS}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
   5. If the CS or SEM low transition occurs simultaneously with or after the P/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If  $\overline{OE}$  is low during a R/ $\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If  $\overline{OE}$  is high during an R/ $\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.


### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)(1)



NOTE:

1.  $\overline{CS}$  = High for the duration of the above timing (both write and read cycle).

### TIMING WAVEFORM OF SEMAPHORE CONTENTION(1,3,4)




2803 drw 11

#### NOTES:

- 1. Don = Dot = Low, L\_OS = R\_OS = High. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/Wa or SEMa going High to R/Wa or SEMa going High.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

В

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1)



**NOTE:**1. L\_CS = R\_CS = Low

2803 drw 13

#### **TRUTH TABLES**

## TABLE I: NON-CONTENTION READ/WRITE CONTROL<sup>(1)</sup>

	Inp	uts <sup>(1)</sup>		Outputs	
CS	R/W	ŌĒ	SEM	I/Oo - I/O7	Mode
Н	Х	Х	Н	Hi-Z	Deselected: Power Down
L	L	X	Н	DATAIN	Write to Both Bytes
L	Н	L	Н	DATAout	Read Both Bytes
Х	Х	Н	Х	Hi-Z	Outputs Disabled

NOTE:

1. AOL - A12 ≠ A0R - A12R

2803 tbl 12

## TABLE II: SEMAPHORE READ/WRITE CONTROL(1)

	Inp	uts		Outputs		
CS	R/W	ŌĒ	SEM	I/O <sub>0</sub> - I/O <sub>7</sub>	Mode	
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag	
Х	_₹	Х	L	DATAIN	Write DINo into Semaphore Flag	
L	X	Х	L	_	Not Allowed	

NOTE:

1. AOL — A12 ≠ AOR — A12R

2803 tbl 13

### TABLE III: EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE

Function	D0 - D7 Left	D0 - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains sempahore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to SEmaphore	0	1	Left port obtains sempahore token
Left Port Writes "1" to Semaphore	1	- 1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has sempahore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores available on the IDT7M1001/1003.

2803 tbl 16

B

#### **FUNCTIONAL DESCRIPTIONAL**

The IDT7M1001/1003 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. TheIDT7M1001/1003 has an automatic power down feature controlled by  $\overline{CS}$ . The  $\overline{CS}$  controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected  $\overline{CS}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control  $\overline{(OE)}$ . In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. Non-Contention READ/WRITE conditions are illustrated in the Truth Tables.

#### **SEMAPHORES**

The IDT7M1001/1003 is an extremely fast dual-port 128K/64K x 8 CMOS static RAM module with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any shared resource.

The dual-port RAM module features a fast access time. both ports completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAM modules and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by CS the dual-port RAM enable, and SEM, the semaphore enable. The CS and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CS and SEM are both high.

Systems which can best use the IDT7M1001/1003 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7M1001/1003's hardware semaphores which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7M1001/1003 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### **HOW SEMPAHORE FLAGS WORK**

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is inuse. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor had set the latch first. has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side had relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7M1001/1003 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins Ao - A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that flag this is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go active or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the samaphore flag will appear as a one. a fact which the processor will verify by the subsequent read. (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same samaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 1. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore latch have been written to a zero in the meantime, the samaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processorwhich requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critcal case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is especially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a recource secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the samaphores is not automatic and must be handled via the initialization program at power-up. Since any sempahore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### **USING SEMAPHORES — SOME EXAMPLES**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7M1001/1003's dual-port RAM module. Say that a 16K x 8 RAM block was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of dual-port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor would attempt to perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphore can even assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interface where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available to one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application, one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor

UPDATE 1 B 47

arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 1. IDT7M1001/1003 Semaphore Logic

### **ORDERING INFORMATION**





## 512K x 16 CMOS STATIC RAM MODULE

**IDT7MP4047** 

#### FEATURES:

- High-speed 8 megabit CMOS static RAM module
- Fast access time: 70ns (max.)
- Low power consumption
  - Active: 220mA max.
  - CMOS Standby: 800μA max.
  - Data retention: 450μA max. (Vcc= 2V)
- Surface mounted small outline plastic packages on a 45 pin FR-4 SIP (Single In-line Package)
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum immunity
- Inputs/outputs directly TTL compatible


#### **DESCRIPTION:**

The IDT7MP4047 is a 512K x 16 CMOS static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using 8 128K x 8 static RAMs in small outline plastic packages and a one-of-four decoder. Availability of two Write Enables and two Output Enables provides byte access and output control flexibility. The IDT7MP4047 is available with access times as fast as 70ns with a maximum operating current of 220mA. For battery backup applications, a very low data retention current is available.

The IDT7MP4047 is packaged in a 45 pin FR-4 SIP (Single In-line Package). This results is a package 4.6 inches in length and 0.3 inches in thickness.


All inputs and outputs of the IDT7MP4047 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION(1)



2754 drw 02

#### SIP FRONT VIEW

#### NOTE:

 For module dimensions, please refer to the module drawings in the packaging section.

#### **PIN NAMES**

I/O0-I/O15	Data Inputs/Outputs
A0-A18	Addresses
CS	Chip Select
₩Ē0-1	Write Enables
ŌĒ0-1	Output Enables
Vcc	Power
GND	Ground

2754 tbl 01

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Ta	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

2754 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **CAPACITANCE**<sup>(1)</sup> (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	35	pF
CIN(C)	Input Capacitance(CS)	VIN = 0V	8	pF
Cout	Output Capacitance	Vout = 0V	35	pF

NOTE:

1. This parameter is guaranteed by design, but not tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

2754 tbl 05

2754 tbl 04

1. VIL = -3.0V for pulse width less than 20ns.

D

## IDT7MP4047

## Data Book B, Section 8.34, Page 3

#### TRUTH TABLE

Mode	CS	WE	Output	Power
Standby	Н	Х	High Z	Standby
Read	L	Н	DATAOUT	Active
Write	L	L	High Z	Active

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2754 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%. TA = 0^{\circ}C to +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc	_	8	μА
lLO	Output Leakage	Vcc = Max. CS = ViH, Vout = GND to Vcc		8	μΑ
VOL .	Output Low Voltage	Vcc = Min., IoL = 2mA	_	0.4	V
Voн	Output High Voltage	Vcc = Min., IoH = -1mA	2.4	_	V
Icc	Dynamic Operating Current	Vcc = Max., $\overline{CS}$ = VIL, f = fmax, Output Open		220	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fмax, Ouput Open	<del></del>	24	mA
ISB	Full Standby Supply Current (CMOS Levels)	CS ≥ VHC, VIN ≥ VHC or ≤ VLC VCC = Max., Output Open		800	μΑ

2754 tbl 02

2754 tbl 07

2754 tbl 10

## DATA RETENTION CHARACTERISTICS (1)


 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max. cc @ 2.0V	Unit
VDR	Vcc for Data Retention		2.0	<del>-</del>	V
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	_	450	μА
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V	0	_	ns
tR <sup>(3)</sup>	Operation Recovery Time	Vin ≥ - 0.2V	tRC <sup>(2)</sup>	<del>-</del>	ns

#### NOTES:

- 1. VCC = 2V, TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by design, but not tested.

### **DATA RETENTION WAVEFORM**



UPDATE 1 B

52

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V		
Input Rise/Fall Times	5ns		
Input Timing Reference Levels	1.5V		
Output Reference Levels	1.5V		
Output Load	See Figures 1 and 2		

2754 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tcLz, toLz, tcHz, toHz, toW, and tWHz)

\*Including scope and jig

### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4047L xxS								
		-7	70	-85		-100		-120		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									
trc	Read Cycle Time	70		85		100		120		ns
taa	Address Access Time		70	_	85	_	100		120	ns
tacs	Chip Select Access Time		70	_	85	_	100	_	120	ns
toe	Output Enable to Output Valid	_	45	_	48	_	50	_	60	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	30	_	33		35	_	40	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	0	I —	0	_	0		0	_	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	_	5	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	40	_	43	_	45	_	50	ns
ton	Output Hold from Address Change	10	_	10	_	10		10	_	ns
WRITE C	(CLE									
twc	Write Cycle Time	70	_	85	_	100	<del>-</del>	120		ns
twp	Write Pulse Width	55		65	_	75		90	_	ns
tas	Address Set-up Time	0	_	2	_	5		5	_	ns
taw	Address Valid to End of Write	65	_	82	_	90		100	_	ns
tcw	Chip Selection to End of Write	65	_	80	_	85	_	100		ns
tDS	Data Set-up Time	35		38	_	40		45		ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	= 1	0		0	-	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z	l –	30	—	33	-	35		40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	_	0		ns
								<del></del>		


NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




- NOTES:
  1. WE is high for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.

  4.  $\overline{OE} = VIL$ .
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twe) of a low Sand a low WE.

  3. twn is measured from the earlier of CS or WE going High to the end of write cycle.
- During this period, I/O pins are in the output state and inputs signals must not be applied. If the CS Low transition occurs simultaneously with or after the WE Low transitions, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).. This parameter is graranteed by design, but not tested.
- During a WE controlled write cycle, write pulse ((twp) > twHz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required twp. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### **ORDERING INFORMATION**



B

The following section contains important new data sheets and application notes that were not included in the 1991 SPECIALIZED MEMORIES Data Book.



## HIGH-SPEED BICMOS ECL STATIC RAM 4K (1K x 4-BIT) SRAM

PRELIMINARY IDT10474 IDT100474 IDT101474

#### **FEATURES:**

- 1024-words x 4-bit organization
- Address access time: 7/8/10/15 ns
- Low power dissipation: 600mW (typ.)
- Guaranteed Output Hold time
- · Fully compatible with ECL logic levels
- · Separate data input and output
- · Traditional corner-power pinout
- · Standard through-hole and surface mount packages

#### DESCRIPTION:


The IDT10474, IDT100474 and 101474 are 4,096-bit high-speed BiCEMOS $^{\text{TM}}$  ECL static random access memories organized as 1Kx4, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous four-bit-wide ECL SRAMs. This device have been configured to follow the traditional corner-power pinout. Because they are manufactured in BiCEMOS™ technology, however, power dissipation is greatly reduced over equivalent bipolar devices.

The asynchronous SRAMs are the most straightforward to use because no additional clocks or controls are required: DataOUT is available an access time after the last change of address. To write data into the device requires the creation of a Write Pulse, and the write cycle disables the output pins in conventional fashion.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

#### **FUCNTIONAL BLOCK DIAGRAM**



2758 drw 01


BiCEMOS is a trademark of Integrated Device Technology, Inc.


**COMMERCIAL TEMPERATURE RANGE** 

**MAY 1991** 

# B

### **PIN CONFIGURATION**





Do D1 D2 D3

1Kx4

**SRAM** 

CS WE

Q0

Q1

Q2

Qз

2857 drw 03

A0 A1 A2 A3

A4

**A**5

**A**6

Α7

**A8** 

Α9

#### **PIN DESCRIPTIONS**

Symbol	Pin Name
A0 through A9	Address Inputs
D0 through D3	Data Inputs
Q0 through Q3	Data Outputs
WE	Write Enable
CS	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage

2758 tbl 01

## AC OPERATING RANGES<sup>(1)</sup>

I/O	VEE	Temperature
10K	-5.2V ± 5%	0 to 75°C, air flow exceeding 2 m/sed
100K	-4.5V ± 5%	0 to 85°C, air flow exceeding 2 m/sed
101K	-4.75V ± -5.46V	0 to 75°C, air flow exceeding 2 m/sed

NOTE:

2758 tbl 02

#### 1. Referenced to Vcc.

#### .

## CAPACITANCE (TA=+25°C, f=1.0MHz)

		DIP		
Symbol	Parameter	Тур.	Max.	Unit
CIN	Input Capacitance	4	_	pF
Соит	Output Capacitance	6	_	pF

2758 tbl 03

## TRUTH TABLE(1)

LOGIC SYMBOL

<u>cs</u>	WE	DATAOUT	FUNCTION
Н	Х	L	Deselected
L	Н	RAM Data	Read
L	L	L	Write

NOTE

1. H=High, L=Low, X=Don't Care

2758 tbi 04

59

## **ECL-10K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Ratin	g	Value	Unit
VTERM	Terminal Voltage With Respect to	+0.5 to -7.0	٧	
TA	Operating Temp	0 to +75	°C	
TBIAS	Temperature Un	-55 to +125	°Ç	
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°Ç
Рт	Power Dissipation	n	1.5	W
lout	DC Output Current (Output High)		-50	mA

#### NOTE:

758 thi 0

#### **ECL-10K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL=50 $\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit	TA
Vон	Output HIGH Voltage	V IN = V IHA OI	VILB	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
VOL	Output LOW Voltage	V IN = V IHA or V ILB		-1870 -1850 -1830	-	-1665 -1650 -1625	mV	0°C 25°C 75°C
Vонс	Output Threshold HIGH Voltage	V IN = V IHB or V ILA		-1020 -980 -920	-	1	mV	0°C 25°C 75°C
Volc	Output Threshold LOW Voltage	V IN = V IHB or V ILA		_	1	-1645 -1630 -1605	mV	0°C 25°C 75°C
ViH	Input HIGH Voltage	Guaranteed I High for All In		-1145 -1105 -1045	<u>-</u>	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1870 -1850 -1830	_	-1490 -1475 -1450	mV	0°C 25°C 75°C
Тін	Input HIGH Current	V IN = V IHA	cs	<b>1</b> — 1	_	220	μA	_
			Others	_	_	110	μΑ	_ ·
LIL	Input LOW Current	V IN = V ILB	CS	0.5	-	170	μΑ	_
			Others	-50	_	90	μΑ	
lee	Supply Current	All Inputs and	l Outputs Open	-190	-130	_	mA	

#### NOTE:

1. Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **ECL-100K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	3	Value	Unit
VTERM	Terminal Voltage With Respect to	+0.5 to -7.0	٧	
TA	Operating Temperature	0 to +85	ô	
TBIAS	Temperature Under Bias		-55 to +125	°C
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation	n	1.5	W
lout	DC Output Current (Output High)		-50	mA

NOTE:

### **ECL-100K DC ELECTRICAL CHARACTERISTICS**

(VEE = -4.5V, RL =  $50\Omega$  to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Co	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r VILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA O	r VILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB O	r VILA	-1035	_		mV
Volc	Output Threshold LOW Voltage	V IN = V IHB O	VIN = VIHB or VILA		-	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	-	-880	mV
VIL	Input LOW Voltage	1	Guaranteed Input Voltage Low for All Inputs		_	-1475	mV
ТIH	Input HIGH Current	V IN = V IHA	CS	_	-	220	μА
			Others	_	-	110	1
l IL	Input LOW Current	V IN = V ILB	CS	0.5	_	170	μА
			Others	-50	_	90	1
lee	Supply Current	All Inputs and	Outputs Open	-170	-110		mA

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -4.5V, Ta = +25°C and maximum loading.

## **ECL-101K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	1	Value	Unit
VTERM	Terminal Voltage With Respect to	+0.5 to -7.0	٧	
TA	Operating Temporating	0 to +75	°C	
TBIAS	Temperature Un	-55 to +125	°C	
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation	n	1.5	W
lout	DC Output Current (Output High)		-50	mA

#### NOTE:


### **ECL-101K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL =  $50\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)


Symbol	Parameter	Test C	Condition	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Voн	Output HIGH Voltage	V IN = V IHA OI	V ILB	-1025	-955	-880	. mV
Vol	Output LOW Voltage	V IN = V IHA O	r VILB	-1810	-1715	-1620	mV
Voнc	Output Threshold HIGH Voltage	V IN = V IHB O	r VILA	-1035	<u>-</u>	_	mV .
Volc	Output Threshold LOW Voltage	VIN = VIHB or VILA		7 <u>-</u> 87 .		-1610	. mV
ViH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	- * <u>-</u> * -	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810		-1475	mV
TiH 1	Input HIGH Current	V IN = V IHA	<u>cs</u>	- N	*- *- *- *	220	μΑ
			Others	-	_	110	1
LIL	Input LOW Current	V IN = V ILB	CS	0.5		170	μА
			Others	-50	_	90	1
IEE	Supply Current	All Inputs and Outputs Open		-190	-130	-	mA

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **AC TEST LOAD CONDITION**



#### **AC TEST INPUT PULSE**



#### **RISE/FALL TIME**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
tR	Output Rise Time	_	_	2	-	ns
tF	Output Fall Time	_	_	2	_	ns
						2758 tbl 11

#### **FUNCTIONAL DESCRIPTION**

The IDT10474, IDT100474, and IDT101474 BiCMOS ECL static RAMs (SRAM) provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the traditional corner-power pinout and functionality for 1Kx4 ECL SRAMs. (For center-power pinouts, please see the IDT10A474, IDT100A474, and IDT101A474, respectively.)

#### **READ TIMING**

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select ( $\overline{CS}$ ). Then Address (ADDR) settles and data appears on the output after time tAA. Note that DataOUT is held for a short time (tOH) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

#### WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input ( $\overline{WE}$ ) to control the write to the SRAM array. While  $\overline{CS}$  and ADDR must be set-up when  $\overline{WE}$  goes low, DataIN can settle after the falling edge of  $\overline{WE}$ , giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If  $\overline{CS}$  is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (twR).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads. Balanced cycles mean simpler timing in cache applications.




## AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


		Test	1004	74S7 74S7 74S7	1004	7458 17458 17458	10047	4S10 74S10 74S10	10047	4S15 74S15 74S15	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	·		•								
tacs	Chip Select Access Time	_	-	3	_	5	-	5		5	ns
trcs	Chip Select Recovery Time	_	-	3	-	5	_	5	-	5	ns
taa	Address Access Time	_	-	7	-	8	_	10	_	15	ns
toH	Data Hold from Address Change	_	3	_	3	-	3	_	3	-	ns
NOTE:								·			2758 tbl 1

NOTE:

### **READ CYCLE GATED BY CHIP SELECT**



### **READ CYCLE GATED BY ADDRESS**



2758 drw 04

<sup>1.</sup> Input and Output reference level is 50% point of waveform.


### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	1004	74S7 74S7 74S7	1004	7458 7458 7458	10047	4S10 74S10 74S10	10047	4S15 74S15 74S15	
Symbol	Parameter <sup>(1)</sup>	Condition	Mlin.	Max.	Mlin.	Max.	Mlin.	Max.	Mlin.	Max.	Unit
Write Cycle	)										
tw	Write Pulse Width	twsa= minimum	6	_	7	_	8	-	10	_	ns
twsp	Data Set-up Time	_	0	-	0	-	0	-	2		ns
twsD2 <sup>(2)</sup>	Data Set-up Time to WE High	-	5	-	5	_	5	_	5	-	ns
twsa	Address Set-up Time	twsa= minimum	0	-	0	_	0	_	2	-	ns
twscs	Chip Select Set-up Time	-	0	_	0	_	0	_	2	-	ns
twhD	Data Hold Time	_	1	-	1	_	1	-	2	-	ns
twha	Address Hold Time	_	1	-	1	-	1	_	2	-	ns
twncs	Chip Select Hold Time	_	1	_	1	_	1	_	2	_	ns
tws	Write Disable Time	_	-	5	-	5	-	5	-	5	ns
twn <sup>(3)</sup>	Write Recovery Time	_	_	5	-	5	-	5	-	5	ns
IOTES:		•							<b>-</b>		2758 tbl 1

#### NOTES:


- 1. Input and Output reference level is 50% point of waveform.
- 2. twsp is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires twsp2 with respect to rising edge of WE.
- 3. twn is defined as the time to reflect the newly written data on the Data Outputs (Qo to Q3) when no new Address Transition occurs.

### WRITE CYCLE TIMING DIAGRAM



65 UPDATE 1 B

#### ORDERING INFORMATION



2758 drw 06



## HIGH-SPEED BICMOS ECL STATIC RAM 4K (1K x 4-BIT) SRAM

PRELIMINARY IDT10A474 IDT100A474 IDT101A474

#### **FEATURES:**

- 1024-words x 4-bit organization
- · Address access time: 5/7/8/10/15 ns
- · Low power dissipation: 600mW (typ.)
- · Guaranteed Output Hold time
- · Fully compatible with ECL logic levels
- · Separate data input and output
- · Center-power pin pinout for reduced noise
- Standard through-hole and surface mount packages

#### **DESCRIPTION:**


The IDT10A474, IDT100A474 and 101A474 are 4,096-bit high-speed BiCEMOS™ ECL static random access memories organized as 1Kx4, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous four-bit-wide ECL SRAMs. This device have been configured to follow the center-power pinout for reduced noise allowing higher speed operation. Because they are manufactured in Bi-CEMOS™ technology, however, power dissipation is greatly reduced over equivalent bipolar devices.

The asynchronous SRAMs are the most straightforward to use because no additional clocks or controls are required: DataOUT is available an access time after the last change of address. To write data into the device requires the creation of a Write Pulse, and the write cycle disables the output pins in conventional fashion.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

#### **FUNCTIONAL BLOCK DIAGRAM**





BICEMOS is a trademark of Integrated Device Technology, Inc.

**COMMERCIAL TEMPERATURE RANGE** 

**MAY 1991** 

#### PIN CONFIGURATION





400-Mil-Wide CERDIP PACKAGE D24

#### **PIN DESCRIPTIONS**

Symbol	Pin Name
A0 through A9	Address Inputs
D0 through D3	Data Inputs
Q0 through Q3	Data Outputs
WE	Write Enable
CS	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage

2760 tbl 01

## AC OPERATING RANGES<sup>(1)</sup>


I/O	VEE	Temperature
10K	-5.2V ± 5%	0 to 75°C, air flow exceeding 2 m/sed
100K	-4.5V ± 5%	0 to 85°C, air flow exceeding 2 m/sed
101K	-4.75V ± -5.46V	0 to 75°C, air flow exceeding 2 m/sed

NOTE:

1. Referenced to Vcc.

2760 tbl 02

#### LOGIC SYMBOL



### CAPACITANCE (TA=+25°C, f=1.0MHz)

		D	IP	
Symbol	Parameter	Тур.	Max.	Unit
CIN	Input Capacitance	4	_	pF
Соит	Output Capacitance	6	_	pF

2760 tbl 03

NOTE: 1. H=High, L=Low, X=Don't Care

## TRUTH TABLE(1)

cs	WE	DATAOUT	FUNCTION
Н	Х	L	Deselected
L	Н	RAM Data	Read
L	L	L	Write

## **ECL-10K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Ratin	g	Value	Unit	
VTERM	Terminal Voltage With Respect to		+0.5 to -7.0	V	
TA	Operating Temp	0 to +75	°C		
TBIAS	Temperature Under Bias		-55 to +125	°C	
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C	
Рт	Power Dissipation	n	1.5	W	
lout	DC Output Current (Output High)		-50	mA	
NOTE: 2760 tt					

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ECL-10K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL=50 $\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit	TA
Vон	Output HIGH Voltage	V IN = V IHA O	V ILB	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
Vol	Output LOW Voltage	V IN = V IHA O	r VILB	-1870 -1850 -1830	_	-1665 -1650 -1625	mV	0°C 25°C 75°C
Vонс	Output Threshold HIGH Voltage	V IN = V IHB or V ILA		-1020 -980 -920	-	-	mV	0°C 25°C 75°C
Volc	Output Threshold LOW Voltage	V IN = V IHB or V ILA		_		-1645 -1630 -1605	mV	0°C 25°C 75°C
VIH	Input HIGH Voltage	Guaranteed I High for All In		-1145 -1105 -1045	_	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1870 -1850 -1830	_	-1490 -1475 -1450	mV	0°C 25°C 75°C
I iH	Input HIGH Current	V IN = V IHA	CS	-	_	220	μΑ	-
			Others	_	_	110	μΑ	_
l IL	Input LOW Current	V IN = V ILB	<u>cs</u>	0.5	_	170	μΑ	_
			Others	-50	_	90	μΑ	
lee	Supply Current	All Inputs and Outputs Open		-190	-130		mA	_

1. Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

## **ECL-100K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Ratin	g	Value	Unit
VTERM	Terminal Voltage With Respect to		+0.5 to -7.0	V
TA	Operating Temp	erature	0 to +85	°C
TBIAS	Temperature Un	Temperature Under Bias		
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation	Power Dissipation		W
lout	DC Output Curre (Output High)	DC Output Current		mA

#### NOTE:

2760 tbl 07

#### **ECL-100K DC ELECTRICAL CHARACTERISTICS**

(VEE = -4.5V, RL =  $50\Omega$  to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r VILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA O	V IN = V IHA or V ILB		-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB O	V IN = V IHB or V ILA		_	-	mV
Volc	Output Threshold LOW Voltage	VIN = VIHB or VILA		-	_	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	_	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810	-	-1475	mV <sup>3</sup>
Тін	Input HIGH Current	V IN = V IHA	CS	_	_	220	μА
			Others	_	-	110	1
l IL	Input LOW Current	V IN = V ILB	CS	0.5	_	170	μА
			Others	-50	_	90	1
lee	Supply Current	All Inputs and	All Inputs and Outputs Open		-110	_	mA

NOTE

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

# R

## **ECL-101K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	1	Value	Unit
VTERM	Terminal Voltage With Respect to	GND	+0.5 to -7.0	V
TA	Operating Temp	0 to +75	°C	
TBIAS	Temperature Un	-55 to +125	°C	
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation	n	1.5	W
Іоит	DC Output Current (Output High)		-50	mA

#### NOTE:

2760 tbl 09


### **ECL-101K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL =  $50\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)


Symbol	Parameter	Test C	Condition	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r <b>V</b> ILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA O	VIN = VIHA or VILB		-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB or V ILA		-1035	-	-	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB O	V IN = V IHB or V ILA		-	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	_	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810	_	-1475	mV
ТIH	Input HIGH Current	V IN = V IHA	cs	-	_	220	μΑ
			Others	·	_	110	
l IL	Input LOW Current	V IN = V ILB	CS	0.5	_	170	μΑ
			Others	-50	-	90	
IEE	Supply Current	All Inputs and	Outputs Open	-190	-130	-	mA

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **AC TEST LOAD CONDITION**



#### **AC TEST INPUT PULSE**



#### RISE/FALL TIME

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
tr	Output Rise Time	<del>-</del> .	_	2	-	ns
tF	Output Fall Time	<del>-</del>	_	2	-	ns
						2760 tbl 11

#### **FUNCTIONAL DESCRIPTION**

The IDT10A474, IDT100A474, and IDT101A474 BiCMOS ECL static RAMs (SRAM) provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the center-power pinout and functionality for 1Kx4 ECL SRAMs, reducing noise over corner-power versions allowing for improved system performance. (For corner-power pinouts, please see the IDT10474, IDT100474, and IDT101474, respectively.)

#### **READ TIMING**

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select ( $\overline{CS}$ ). Then Address (ADDR) settles and data appears on the output after time tAA. Note that DataOUT is held for a short time (tOH) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

#### WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input (WE) to control the write to the SRAM array. While  $\overline{CS}$  and ADDR must be set-up when  $\overline{WE}$  goes low, DatalN can settle after the falling edge of  $\overline{WE}$ , giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If  $\overline{CS}$  is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (twn).


Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads. Balanced cycles mean simpler timing in cache applications.

## AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


		Test	100A	174S5 474S5 474S5	100A	74S7 474S7 474S7	100A	74S8 474S8 474S8	100A4	74S10 174S10 174S10	100A4	74S15 174S15 174S15	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	Read Cycle												
tacs	Chip Select Access Time	-	- %	2.5	- T	3	_	5	-	5	-	5	ns
trcs	Chip Select Recovery Time	_	£.)	2:5	-	3	_	5	-	5	<b>-</b>	5	ns
taa	Address Access Time	_	₩.	5	-	7	-	8	-	10	-	15	ns
<b>t</b> OH	Data Hold from Address Change	-	2 *	- "	3	-	3	-	3	-	3	-	ns
NOTE:	OTE: 2760 tbl 1:										2760 tbl 12		

#### NOTE:

### **READ CYCLE GATED BY CHIP SELECT**



### **READ CYCLE GATED BY ADDRESS**



2760 drw 04

<sup>1.</sup> Input and Output reference level is 50% point of waveform.

### AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	100A	74S5 474S5 474S5	100A	74S7 474S7 474S7	100A	7458 47458 47458	100A4	74S10 74S10 74S10	100A4	74S15 174S15 174S15	
Symbol	Parameter <sup>(1)</sup>	Condition	Mlin.	Max.	Mlin.	Max.	Mlin.	Max.	Mlin.	Max.	Mlin.	Max.	Unit
Write Cycl	e												
tw	Write Pulse Width	twsa= minimum	4	-	6	-	7	_	8	-	10	-	ns
twsp	Data Set-up Time	_	0	_	0	-	0	-	0	-	2	-	ns
twsD2 <sup>(2)</sup>	Data Set-up Time to WE High	_	3	_	5		5	_	5	-	5		ns
twsa	Address Set-up Time	twsa= minimum	0 🔩		0	-	0	-	0	-	2	-	ns
twscs	Chip Select Set-up Time	-	Q~~		0	-	0	-	0	-	2	-	ns
twhD	Data Hold Time	_	4		1	_	1	-	1	-	2	-	ns
twha	Address Hold Time	_	1 **	700ay 700ay —	1	-	1	_	1	-	2	_	ns
twncs	Chip Select Hold Time	-	1	_	1	_	1	-	1	-	2	_	ns
tws	Write Disable Time	-	_	3	-	5	-	5	_	- 5	-	5	ns
twR <sup>(3)</sup>	Write Recovery Time	-	_	3	-	5	-	5	_	5	-	5	ns
2760 tbl 1													


#### NOTES:

1. Input and Output reference level is 50% point of waveform.


2. twso is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires twsp2 with respect to rising edge of WE.

3. twn is defined as the time to reflect the newly written data on the Data Outputs (Qo to Qo) when no new Address Transition occurs.

### WRITE CYCLE TIMING DIAGRAM



### **ORDERING INFORMATION**



2760 drw 06





## HIGH-SPEED BICMOS ECL STATIC RAM 16K (16K x 1-BIT) SRAM

IDT10480 IDT100480 IDT101480

#### **FEATURES:**

- 16,384-words x 1-bit organization
- · Address access time: 8/10/12/15
- · Low power dissipation: 420mW (typ.)
- · Guaranteed Output Hold time
- · Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages

#### **DESCRIPTION:**


The IDT10480, IDT100480 and IDT101480 are 16,384-bit high-speed BiCEMOS™ ECL static random access memories organized as 16K x 1, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous onebit-wide ECL SRAMs. The devices have been configured to follow the standard ECL SRAM JEDEC pinout. Because they are manufactured in BiCEMOS™ technology, however, power dissipation is greatly reduced over equivalent bipolar devices.

The asynchronous SRAMs are the most straightforward to use because no additional clocks or controls are required: Dataout is available an access time after the last change of address. To write data into the device requires the creation of a Write Pulse, and the write cycle disables the output pins in conventional fashion.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. Datain setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.


#### **FUNCTIONAL BLOCK DIAGRAM**




BICEMOS is a trademark of Integrated Device Technology, Inc.

**MAY 1991** 


### **PIN CONFIGURATION**





300-Mil-Wide **CERDIP PACKAGE** D20

### LOGIC SYMBOL



#### PIN DESCRIPTIONS

Symbol	Pin Name
Aothrough A13	Address Inputs
Do .	Data Input
Q <sub>0</sub>	Data Output
WE	Write Enable Input
CS	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage

2757 tbl 01

### CAPACITANCE (TA =+25°C, f=1.0MHz)

		DIP		F		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Unit
CIN	Input Capacitance	4	-	TBD	_	pF
Соит	Output Capacitance	6	-	TBD	-	pF

**SRAM** 

2757 tbl 03

## **AC OPERATING RANGES<sup>(1)</sup>**

1/0	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sed
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sed
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sed
NOTE:		2757 tbl 0

NOTE:

1. Referenced to Vcc

## TRUTH TABLE(1)

CS	WE	Data o∪т	Function
Н	Х	L	Deselected
L	Н	RAM Data	Read
L	L	L	Write

NOTE: 1. H=High, L=Low, X=Don't Care 2757 tbl 04

77

## **ECL-10K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	3	Value	Unit
VTERM	Terminal Voltage With Respect to	+0.5 to -7.0	<b>&gt;</b>	
Та	Operating Tempo	0 to +75	°C	
TBIAS	Temperature Un	-55 to +125	°C	
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipatio	n	1.5	W
Іоит	DC Output Curre (Output High)	-50	mA	

#### NOTE:

2757 tbl C

### **ECL-10K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL =50 $\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Co	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit	TA
Vон	Output HIGH Voltage	V IN = V IHA or	VILB	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
Vol	Output LOW Voltage	V IN = V IHA or	VILB	-1870 -1850 -1830	-	-1665 -1650 -1625	mV	0°C 25°C 75°C
Vонс	Output Threshold HIGH Voltage	V IN = V IHB or	VILA	-1020 -980 -920	-	ı	mV	0°C 25°C 75°C
Volc	Output Threshold LOW Voltage	V IN = V IHB or	VILA	_	-	-1645 -1630 -1605	mV	0°C 25°C 75°C
ViH	Input HIGH Voltage	Guaranteed In High for All In		-1145 -1105 -1045	-	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed In Low for All Inp		-1870 -1850 -1830	<u>-</u>	-1490 -1475 -1450	, mV	0°C 25°C 75°C
LiH	Input HIGH Current	V IN = V IHA	<u>cs</u>			220	μА	
			Others	-	_	110	μΑ	
I IL	Input LOW Current	V IN = V ILB		0.5	-	170	μ <b>А</b> .	. <del></del> .
	4 4			-50		90	μΑ	
lee	Supply Current	All Inputs and Outputs Open		-170	-80	*** <u>-</u>	mA	

NOTE

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

## ECL-100K ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit	
VTERM	Terminal Voltage With Respect to G	+0.5 to -7.0	٧	
TA	Operating Temper	0 to +85	°C	
TBIAS	Temperature Unde	-55 to +125	°C	
Тѕтс		Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation		1.5	W
lout	DC Out mput Curr High)	ent (Output	-50	mA

#### NOTE:

2757 tbl 07

### **ECL-100K DC ELECTRICAL CHARACTERISTICS**

(VEE = -4.5V, RL =50 $\Omega$  to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Co	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA OI	r VILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA OI	r VILB	-1810	-1715	-1620	mV
Voнc	Output Threshold HIGH Voltage	V IN = V IHB O	r VILA	-1035	<del>-</del> ,	-	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB O	r VILA	_	- ,	-1610	mV
ViH	Input HIGH Voltage	Guaranteed I High for All In		-1165	-	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810		-1475	mV
Тін	Input HIGH Current	V IN = V IHA	cs	_	-	220	μА
			Others	_		110	
l IL	Input LOW Current	V IN = V ILB	<del>CS</del>	0.5	_	170	μА
			Others	-50	_	90	1
lee	Supply Current	All Inputs and	Outputs Open	-150	-70	-	mA

NOTE:

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

# **ECL-101K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	9	Value	Unit
VTERM	Terminal Voltage With Respect to		+0.5 to -7.0	<
TA	Operating Temporating	erature	0 to +75	°C
TBIAS	Temperature Un	-55 to +125	°C	
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	ပ္
Рт	Power Dissipation	n	1.0	W
lout	DC Out mput Cu (Output High)	-50	mA	

#### NOTE:

2757 tbl 09

## **ECL-101K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL =  $50\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)


Symbol	Parameter	Test Co	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA or	V ILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA or	V ILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB or	VILA	-1035	_	_	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB or	V ILA	-		-1610	mV
VIH	Input HIGH Voltage	Guaranteed In High for All In		-1165	-	-880	mV
VIL	Input LOW Voltage	Guaranteed In Low for All Inc		-1810		-1475	mV
LiH	Input HIGH Current	VIN = VIHA	cs	_	_	220	μА
			Others	_	_	110	
l IL	Input LOW Current	V IN = V ILB	cs	0.5	-	170	μА
			Others	-50	_	90	1
IEE	Supply Current	All Inputs and Outputs Open		-170	-80	<del>-</del>	mA

NOTE:


Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

#### **AC TEST LOAD CONDITION**



## **AC TEST INPUT PULSE**



2757 drw 08

#### 2/3/ 01

#### RISE/FALL TIME

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
tR	Output Rise Time	_	_	2	-	ns
tF	Output Fall Time	*	-	2	_	ns

2757 tbl 11

#### **FUNCTIONAL DESCRIPTION**

The IDT10480, IDT100480 and IDT101480 BiCMOS ECL static RAMs (SRAM) provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the conventional pinout and functionality for 16Kx1 SRAMs. The ECL -101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

#### **READ TIMING**

The read timing on these asynchronous devices is straightforward. Dataout is held low until the device is selected by Chip Select ( $\overline{CS}$ ). Then Address (ADDR) settles and data appears on the output after time tAA. Note that Dataout is held for a short time (tOH) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

#### WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input (WE) to control the write to the SRAM array. While  $\overline{CS}$  and ADDR must be set-up when  $\overline{WE}$  goes low, Datain can settle after the falling edge of  $\overline{WE}$ , giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If  $\overline{CS}$  is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (twR).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads. Balanced cycles mean simpler timing in cache applications.




# AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	1004	3058 8058 8058	10480S10 100480S10 101480S10		10480S12 100480S12 101480S12		10480S15 100480S15 101480S15		
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Unit
Read Cycle											
tacs	Chip Select Access Time	_		3	_	5	_	5	-	5	ns
trcs	Chip Select Recovery Time	_	_	3	-	5	-	5	-	5	ns
taa	Address Access Time	_	_	- 8	-	10	_	12	_	15	ns
toн	Data Hold from Address Change	. <u>-</u>	3	-	3.5	_	3.5	-	3.5	_	ns


2757 tbl 12

## **READ CYCLE GATED BY CHIP SELECT**



2757 drw 09

## **READ CYCLE GATED BY ADDRESS**



NOTES:
1. Input and Output reference level is 50% point of waveform.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Ri	a Rana	Operating	er the AC (	FICS (O	<b>TFRIS</b>	AC:	AR	CH	:Δ1	RIC	<b>FCTI</b>	: FI	Δ
---	--------	-----------	-------------	---------	--------------	-----	----	----	-----	-----	-------------	------	---


		Test	1004	8058 8058 8058	1048 10048 10148		10048	0S12 30S12 30S12	10048	0S15 30S15 30S15	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle	)										
tw	Write Pulse Width	twsa = minimum	7	-	9	_	10	-	10	_	ns
twsp	Data Set-up Time	-	0	-	0	-	0	_	2	_	ns
twsD2 <sup>(2)</sup>	Data Set-up Time to WE High	_	5	-	5	-	5	-	5	_	ns
twsa	Address Set-up Time	twsa = minimum	0	_	0	_	0	-	2	-	ns
twscs	Chip Select Set-up Time	-	0	-	0	-	0	-	2	-	ns
twho	Data Hold Time	<del>-</del>	1	-	1	_	2	-	3	-	ns
twha	Address Hold Time	· –	1	-	1	-	2	-	3	-	ns
twncs	Chip Select Hold Time	_	1	-	1	_	2	_	3	_	ns
tws	Write Disable Time	_	_	5	-	5	-	5	_	10	ns
twR <sup>(3)</sup>	Write Recovery Time	_	-	10	_	12	-	14		18	ns
OTES:		<del></del>	<del></del>	<b></b>				•	•	•	2757 tbl

1. Input and Output reference level is 50% point of waveform.

2. twsp is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires twsp2 with respect to rising edge of WE.

3. twn=twna + taa and thus can include a full access time if addresses change while Chip Select is still low.


## WRITE CYCLE TIMING DIAGRAM





## **ORDERING INFORMATION**

IDT





# HIGH-SPEED BICMOS ECL STATIC RAM 1M (256K x 4-BIT) SRAM

PRELIMINARY IDT10514 IDT100514 IDT101514

#### **FEATURES:**

- 262,144-words x 4-bit organization
- · Address access time: 10/12/15
- Low power dissipation: 900mW (typ.)
- · Guaranteed Output Hold time
- Fully compatible with ECL logic levels
- Separate data input and output
- JEDEC standard through-hole and surface mount packages

#### **DESCRIPTION:**


The IDT10514, IDT100514 and IDT101514 are 1,048,576-bit high-speed BiCEMOS™ ECL static random access memories organized as 256Kx4, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous fourbit-wide ECL SRAMs. The devices have been configured to follow the standard ECL SRAM family pinout. Because they are manufactured in BiCEMOS™ technology, however, power dissipation is greatly reduced over equivalent bipolar devices.

The asynchronous SRAMs are the most straightforward to use because no additional clocks or controls are required: Dataout is available an access time after the last change of address. To write data into the device requires the creation of a Write Pulse, and the write cycle disables the output pins in conventional fashion.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

#### **FUNCTIONAL BLOCK DIAGRAM**




BICEMOS is a trademark of Integrated Device Technology, Inc.

2780 drw 01

MAY 1991

## **PIN CONFIGURATION**



#### PIN DESCRIPTION

Symbol	Pin Name				
Aothrough A17	Address Inputs				
Dothrough D3	Data Inputs				
Qothrough Q3	Data Outputs				
WE	Write Enable Input				
CS	Chip Select Input (Internal pull down)				
VEE	More Negative Supply Voltage				
Vcc	Less Negative Supply Voltage				
NC	No Connect (Not Internally Connected				

2786 tbl 01

# AC OPERATING RANGES<sup>(1)</sup>

1/0	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sec
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sec
NOTE:		2786 tbl 02

1. Referenced to Vcc

# **CAPACITANCE** (TA=+25°C, f=1.0MHz)

		DIP		S		
Symbol	Parameter	Тур.	Max.	Тур.	Мах.	Unit
Cin	Input Capacitance	4	-	3	-	pF
Соит	Output Capacitance	6	-	3	_	pF
	•			•	4	2786 tbl 03

# TRUTH TABLE<sup>(1)</sup>

<u>cs</u>	WE	DATAOUT	Function
Н	Χ	L	Deselected
L	Н	RAM Data	Read
L	L	L L	Write


SRAM

NOTE:
1. H=High, L=Low, X=Don't Care

UPDATE 1 B

2786 tbl 04

## LOGIC SYMBOL



# B

# **ECL-10K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Ratin	g	Value	Unit
VTERM	Terminal Voltage With Respect to	e GND	+0.5 to -7.0	٧
TA	Operating Temp	erature	0 to +75	۰c
TBIAS	Temperature Un	-55 to +125	°C	
Тѕтс	Storage Ceramic Temperature Plastic		-65 to +150 -55 to +125	°C
Рт	Power Dissipation	n	1.5	W
Іоит	DC Output Curre (Output High)	-50	mA	

NOTE:

2786 tbl 0

### **ECL-10K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL=50 $\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit	TA
Vон	Output HIGH Voltage	V IN = V IHA OI	V ILB	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
Vol	Output LOW Voltage	V IN = V IHA O	r <b>V</b> ILB	-1870 -1850 -1830	=	-1665 -1650 -1625	mV	0°C 25°C 75°C
Vонс	Output Threshold HIGH Voltage	V IN = V IHB O	r VILA	-1020 -980 -920	-	_	mV	0°C 25°C 75°C
Volc	Output Threshold LOW Voltage	V IN = V IHB O	r VILA	1	-	-1645 -1630 -1605	mV	0°C 25°C 75°C
VIH	Input HIGH Voltage	Guaranteed In High for All In		-1145 -1105 -1045	_	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed In Low for All Inp		-1870 -1850 -1830	_	-1490 -1475 -1450	mV	0°C 25°C 75°C
LiH	Input HIGH Current	V IN = V IHA	CS	_	_	220	μА	_
			Others	, <del>-</del>	_	110	μА	
l IL	Input LOW Current	V IN = V ILB	CS	0.5	_	170	μА	-
			Others	-50	_	90	μA	
lee	Supply Current	All Inputs and	Outputs Open	-260	-180	_	mΑ	_

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE  $\,$  = -5.2V, TA = +25°C and maximum loading.

# **ECL-100K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	9	Value	Unit
VTERM	Terminal Voltage Respect to GND	+0.5 to -7.0	٧	
TA	Operating Temp	0 to +85	°C	
TBIAS	Temperature Un	der Bias	-55 to +125	°C
Тѕтс	Storage Temperature	Ceramic	-65 to +150	°C
Рт	Power Dissipation	Power Dissipation		
lout	DC Output Curre (Output High)	DC Output Current		

#### NOTE:

2786 tbl 07

## **ECL-100K DC ELECTRICAL CHARACTERISTICS**

(VEE = -4.5V, RL=50 $\Omega$  to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Co	onditions	Min. (B)	Тур.(1)	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r VILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA O	r VILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB O	r VILA	-1035	-	_	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB O	r VILA	_	_	-1610	m۷
ViH	Input HIGH Voltage		Guaranteed Input Voltage High for All Inputs		<b>–</b>	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810	-	-1475	mV
Гін	Input HIGH Current	V IN = V IHA	<del>CS</del>	_	-	220	μА
		4.1	Others	_		110	
I IL	Input LOW Current	V IN = V ILB	CS	0.5	-	170	μΑ
			Others	-50		90	
lee	Supply Current	All Inputs and	All Inputs and Outputs Open		-160	_	mA

NOTES:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

# **ECL-101K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Ratin	g	Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	٧
TA	Operating Temp	0 to +75	°C	
TBIAS	Temperature Un	der Bias	-55 to +125	°C
Тѕтс	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
Рт	Power Dissipation	n	1.5	W
lout	DC Out mput Cu (Output High)	-50	mA	

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **ECL-101K DC ELECTRICAL CHARACTERISTICS**


(VEE = -5.2V, RL=50 $\Omega$  to -2.0V. TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	ondition	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA OR	V ILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA OI	VILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB OI	VILA	-1035	_	_	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB OI	VILA		-	-1610	mV
ViH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	_	-880	mV
VIL	Input LOW Voltage	Guaranteed In Low for All In		-1810		-1475	mV
Iн	Input HIGH Current	V IN = V IHA	cs	-	_	220	μА
		-	Others	- ,	_	110	
l IL	Input LOW Current	V IN = V ILB	<u>cs</u>	0.5	-	170	μА
			Others	-50	_	90	
lee	Supply Current	All Inputs and	All Inputs and Outputs Open		-180	-	mA


NOTES:

1. Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

### **AC TEST LOAD CONDITION**



#### **AC TEST INPUT PULSE**



#### RISE/FALL TIME

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
tR	Output Rise Time	_	_	2		ns
tF	Output Fall Time	-	_	. 2	_	ns

2786 tbl 11

#### **FUNCTIONAL DESCRIPTION**

The IDT10514, IDT100514 and IDT101514 BiCMOS ECL static RAMs (SRAM) provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the JEDEC standard revolutionary pinout. The ECL-101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

#### **READ TIMING**

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select ( $\overline{CS}$ ). Then Address (ADDR) settles and data appears on the output after time tAA. Note that DataOUT is held for a short time (tOH) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

#### WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input ( $\overline{WE}$ ) to control the write to the SRAM array. While  $\overline{CS}$  and ADDR must be set-up when  $\overline{WE}$  goes low, DatalN can settle after the falling edge of  $\overline{WE}$ , giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If CS is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (tWR).


Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads. Balanced cycles mean simpler timing in cache applications.

# AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	10514S10     10514S12     10514S15       100514S10     100514S12     100514S15       101514S10     101514S12     101514S15		100514S12				
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	cle		T						
tacs	Chip Select Access Time	_		5	-	5	_	5	ns
trcs	Chip Select Recovery Time	_		5		5	_	5	ns
taa	Address Access Time			10		12		15	ns
tон	Data Hold from Address Change	_	3	_	3		3		ns


2786 tbl 12

### **READ CYCLE GATED BY CHIP SELECT**



2786 drw 08

## **READ CYCLE GATED BY ADDRESS**



NOTE:
1. Input and Output reference level is 50% point of waveform.


# AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test		4S10 4S10 4S10	10514 10051 10151	4512	1005	14S15 14S15 14S15	
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	cle								
tw	Write Pulse Width	twsa = min.	8	_	10	_	10	_	ns
twsD	Data Set-up Time	_	0		0		2		ns
twsD2 <sup>(2)</sup>	Data Set-up Time to WE High	_	6	_	8		8	_	ns
twsa	Address Set-up Time	twsa = min.	0	_	0	_	1		ns
twscs	Chip Select Set-up Time	_	0		0	_	1	_	ns
twHD	Data Hold Time	_	2		2	_	2	_	ns
twha	Address Hold Time	_	2	_	2	_	2	-	ns
twncs	Chip Select Hold Time	_	2	_	2	_	2	_	ns
twns	Write Disable Time	_	_	5	_	5	l –	5	ns
twr <sup>(3)</sup>	Write Recovery Time	_	_	5	_	5	_	5	ns

#### NOTES:

2786 tbl 13

### WRITE CYCLE TIMING DIAGRAM




NOTES:

1. Input and Output reference level is 50% point of waveform.

2. twsn is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires twsp2 with respect to rising edge of WE.

3. twn is defined as the time to reflect the newly written data on the Data Outputs (Qo to Q3) when no new Address Transition occurs.

## **ORDERING INFORMATION**





# SELF-TIMED BICMOS ECL STATIC RAM 256K (32K x 9-BIT) SRAM

ADVANCE INFORMATION IDT10596RR IDT100596RR IDT101596RR

#### **FEATURES:**

- · 32,768-words x 9-bit organization
- · Self-Timed Write, with registers on inputs and outputs
- Balanced Read/Write cycle time: 10/12/15 ns
- · Wide word for reduced address loading
- · Differential clock input
- · Fully compatible with ECL logic levels
- · Separate data input and output
- · JEDEC standard pinouts

### **DESCRIPTION:**


The IDT10596RR, IDT100596RR, and IDT101596RR are 294,912-bit high-speed BiCEMOS™ ECL self-timed static random access memories (STRAM) organized as 32Kx9, with inputs and outputs fully compatible with ECL levels. Clocked registers on inputs and outputs, and the self-timed write operation, provide enhanced system performance over con-

ventional RAMs, providing easier design and improved system level cycle times.

These devices are part of a family of nine-bit-wide ECL SRAMs. The devices have been configured to follow the proposed ECL SRAM JEDEC pinout. Because they are manufactured in BiCEMOS™ technology, however, power dissipation is similar to CMOS devices of equivalent density. Inputs are captured and outputs gated by the rising edge of an externally supplied differential clock. The small input valid window required means more margin for system skews. Logic-to-memory propagation delay is included in device cycle time calculation, allowing this device to deliver better system performance than asynchronous SRAMs and glue logic.

Write timing is controlled internally based on the clock. Write Enable has no special requirements. The device allows balanced read and write cycle times, and reads and writes can be inserted in any order.

### **FUNCTIONAL BLOCK DIAGRAM**




BICEMOS is a trademark of Integrated Device Technology, Inc.

© 1991 Integrated Device Technology, Inc.

**COMMERCIAL TEMPERATURE RANGES** 

**MAY 1991** 

# PIN CONFIGURATION



## PIN DESCRIPTIONS

Symbol	Pin Name
A0 through A14	Address Inputs
D0 through D8	Data Inputs
Q0 through Q8	Data Outputs
CS	Chip Select Input (Internal pull down)
WE	Write Enable Input
CLK, CLK	Differential Clock Imputs
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage
VCCA	Less Negative Supply Voltage for Output
NC	No Connect (Not internally bonded)

2787 tbl 01

# AC OPERATING RANGES<sup>(1)</sup>

1/0	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sec
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sec
NOTE:		2787 tbl 02

1. Referenced to Vcc


### CAPACITANCE (TA=+25°C, f=1.0MHz)

		SS	SSOP	
Symbol	Parameter	Тур.	Max.	Unit
CIN	Input Capacitance	TBD	_	pF
Cout	Output Capacitance	TBD	-	pF
		-	•	2787tbl 0



300-Mil-Wide Plastic SSOP Package 48

#### LOGIC SYMBOL



32Kx9 SRAM

# TRUTH TABLE(1)

CS	WE	CLK	DATAout <sup>(2)</sup>	Function
Н	Х	1		Deselected
L	Η	1	RAM Data	Read
L	L	1	WRITE Data	Write

NOTES:

1. H=High, L=Low, X=Don't Care.

2. DATAOUT initiated by next rising CLK.



# **ECL-10K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	g	Value	Unit
VTERM	Terminal Voltage With Respect to	+0.5 to -7.0	<	
TA	Operating Temporating	0 to +75	°C	
TBIAS	Temperature Un	der Bias	-55 to +125	°C
Тѕтс	Storage Temperature	Ceramic	-65 to +150	°C
Рт	Power Dissipation	n	2.0	W
lout	DC Output Curre High)	-50	mA	

2787 tbl 05

## **ECL-10K DC ELECTRICAL CHARACTERISTICS**

(VEE = -5.2V, RL =  $50\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit	TA
Vон	Output HIGH Voltage	V IN = V IHA OI	V ILB	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
Vol	Output LOW Voltage	V IN = V IHA OI	VILB	-1870 -1850 -1830	_	-1665 -1650 -1625	mV	0°C 25°C 75°C
Vонс	Output Threshold HIGH Voltage	V IN = V IHB OI	VILA	-1020 -980 -920	-	- 1	mV	0°C 25°C 75°C
Volc	Output Threshold LOW Voltage	V IN = V IHB OI	VILA	-	_	-1645 -1630 -1605	mV	0°C 25°C 75°C
VIH	Input HIGH Voltage	Guaranteed I High for All In		-1145 -1105 -1045	<u> </u>	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1870 -1850 -1830	- <u>-</u>	-1490 -1475 -1450	mV	0°C 25°C 75°C
LiH	Input HIGH Current	V IN = V IHA	CS	-	-	220	μА	_
			Others	_	_	110	μА	_
l iL	Input LOW Current	V IN = V ILB	CS	0.5	_	170	μΑ	-
			Others	-50	_	90	μΑ	-
IEE	Supply Current	All Inputs and Outputs Open		-280	-220		mA	_

NOTE:

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this

<sup>1.</sup> Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

# **ECL-100K ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	3	Value	Unit
VTERM	Terminal Voltage With Respect to		+0.5 to -7.0	V
TA	Operating Temp	0 to +85	°C	
TBIAS	Temperature Un	Temperature Under Bias		
Тѕтс	Storage Temperature	Ceramic	-65 to +150	°C
Рт	Power Dissipation	n	2.0	W
lout	DC Output Curre (Output High)	-50	mA	

#### NOTE:

787 tbl 0

## **ECL-100K DC ELECTRICAL CHARACTERISTICS**

(VEE = -4.5V, RL =  $50\Omega$  to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Co	onditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Vон	Output HIGH Voltage	V IN = V IHA O	r VILB	-1025	-955	-880	mV
Vol	Output LOW Voltage	V IN = V IHA O	r VILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB O	r VILA	-1035	_	_	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB O	r VILA	_	_	-1610	mV
VIH	Input HIGH Voltage	1	Guaranteed Input Voltage High for All Inputs		-	-880	mV
ViL	Input LOW Voltage	Guaranteed I Low for All In		-1810	_	-1475	mV
Iн	Input HIGH Current	V IN = V IHA	CS	_	_	220	μА
			Others	_	-	110	
I IL	Input LOW Current	V IN = V ILB	<del>CS</del>	0.5	_	170	μА
			Others	-50	_	90	
IEE	Supply Current	All Inputs and	All Inputs and Outputs Open		-200	-	mA

NOTE:

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

# ECL-101K ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	g	Value	Unit
VTERM	Terminal Voltage With Respect to		+0.5 to -7.0	V
ТА	Operating Temp	erature	0 to +75	°C
TBIAS	Temperature Un	-55 to +125	°C	
Тѕтс	Storage Temperature	Ceramic	-65 to +150	°C
PT	Power Dissipation	n	2.0	W
lout	DC Output Curre High)	ent (Output	-50	mA

NOTE:

2787 tbl 09

## **ECL-101K DC ELECTRICAL CHARACTERISTICS**


(VEE = -5.2V, RL =  $50\Omega$  to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test C	Condition	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
Voн	Output HIGH Voltage	V IN = V IHA OI	V ILB	-1025	-955	-880	mV.
Vol	Output LOW Voltage	V IN = V IHA OI	V ILB	-1810	-1715	-1620	mV
Vонс	Output Threshold HIGH Voltage	V IN = V IHB OI	VILA	-1035		-	mV
Volc	Output Threshold LOW Voltage	V IN = V IHB OI	VILA	-	=	-1610	mV
VIH	Input HIGH Voltage	Guaranteed I High for All In		-1165	-	-880	mV
VIL	Input LOW Voltage	Guaranteed I Low for All In		-1810		-1475	mV
Iн	Input HIGH Current	V IN = V IHA	CS			220	μА
		= 0.50	Others	-	-	110	1
I IL	Input LOW Current	V IN = V ILB	CS	0.5	_	170	μΑ
			Others	-50	-	90	1
İEE	Supply Current	All Inputs and	All Inputs and Outputs Open		-220	-	mA
NOTE:		-					2787 tbl 10


Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

## **AC TEST LOAD CONDITION**



#### **AC TEST INPUT PULSE**



### **RISE/FALL TIME**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
tR	Output Rise Time	_	_	2	-	ns
tF	Output Fall Time		, , , <u>-</u>	2	_	ns
				•		2787 tbl 11

## **FUNCTIONAL DESCRIPTION**

The IDT10596RR, IDT100596RR, and IDT101596RR Self-Timed BiCMOS ECL static RAMs (STRAM) provide high speed with low power dissipation typical of BiCMOS ECL. On-chip logic additionally helps improve system performance.

As can be seen in the Functional Block Diagram on the title page, this device contains clocked input registers to sample and hold addresses, input data, and control status. Inputs are sampled on the rising edge of the clock (CLK) input (falling edge of  $\overline{\text{CLK}}$ ). In the case of a write cycle, the memory cell is written by an internal timer initiated by the rising edge of CLK, and write data conducted to the outputs. Output data is clocked out the output register and is held through the next cycle.


#### **READ TIMING**

In a typical read cycle, the read address is captured by the rising edge of clock, as at **0** below. Then, after access occurs internally, the read data for the read address clocked in at **0** is clocked through the output register to the output pins by the next rising edge of clock (for this example, at **0**). There is a short delay from rising clock to output ready, called tDR (see Read Cycle Timing).

The output register takes some time to change state for the next output, but this time is very short. Therefore, data hold time from clock high (tDH) is specified as zero minimum hold time



#### **FUNCTIONAL DESCRIPTION TIMING EXAMPLE**



#### **DESELECT TIMING**

Because the outputs are registered, they will continue to drive the output pins until a disable state is clocked through the device. The deselected state is achieved by de-asserting chip select (CS high) at rising edge of clock. This case occurs at below. Outputs then attain the disable state (low) after the next rising clock edge. Status of other inputs do not effect the disabling of the device when chip select is de-asserted with the proper relation to clock.

#### WRITE TIMING

Write cycles are identical to read cycles, except that write enable and write data need also be supplied, with the appropriate setup and hold timing. The device has on-chip timing that handles all aspects of writing data into the addressed RAM cell without the need for external write-pulse generation. The timing logic uses an internal timer as the write pulse, and thus only one edge of clock need be determined (de-skewed) exactly.

In addition to writing to the RAM cell, the write data is fed to the output register by a multiplexer, so that write data is available on the output pins in the appropriate time slot (i.e. after the next clock high edge). This function is sometimes called "Transparent Write," and is useful for write-through cache applications. Thus the input data sampled at  $\mathfrak{G}$  is available on the output in the next cycle.

There are no restrictions on the order of read cycles and write cycles.


# AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	10059	6RR10 6RR10 6RR10	10596RR12 100596RR12 101596RR12		10596RR15 100596RR15 101596RR15		
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE		I			<b>.</b>			
tcyc	Cycle Time	_	10	_	12		15	-	ns
tWL	Clock Low Pulse Width	_	4	_	5	_	6	_	ns
twH	Clock High Pulse Width	<u> </u>	4	<i></i>	5	<u></u>	6	<u> </u>	ns
tscs	Setup Time for Chip Select	_	1		1	<i>\$</i> –	1 ,	<u></u> —	ns
tsa	Setup Time for Address	_	1	<b>—</b>	1 .	··· —	1 💸	* —	ns
tHCS	Hold Time for Chip Select	_	2 🌋	-	2 🖔	_	2	_	ns
tHA	Hold Time for Address	<del>-</del>	2 🤏		2		2	-	ns
tDH	Data Hold from Clock High	_	0	l –	0	_	0	_	ns
tDR	Data Ready from Clock High	_	0	4	0	4	0	4	ns

NOTE:

2787 tbl 12

# **READ CYCLE TIMING DIAGRAM**



101

<sup>1.</sup> Input and Output reference level is 50% point of waveform.


2787 tbl 12

## AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

		Test	10596RR10 10596RR12 100596RR10 100596RR12 101596RR10 101596RR12		10596RR15 100596RR15 101596RR15				
Symbol	Parameter <sup>(1)</sup>	Condition	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE									
tswe	Setup Time for Write Enable	l –	. 1	₽ —	1 3	—	1	<i>"</i> –	ns
tSD	Setup Time for Data In	<u> </u>	1 🌋	* —	1 4	_	1 🍣	, <u>—</u> -	ns
tHWE	Hold Time for Write Enable	· · · · ·	2		2	_	2	_	ns
tHD	Hold Time for Data In	_	2 💨		2 💖	_	2	_	ns

#### NOTES:


## WRITE CYCLE TIMING DIAGRAM



<sup>1.</sup> Input and Output reference level is 50% point of waveform.

2. All Setup, Hold, and access timing is the same as the Read Cycle with the addition of the above requirements. Write Data appears on the output pins after the next rising edge of CLK.

# ORDERING INFORMATION





# HIGH-SPEED 36K (4K x 9-BIT) **SYNCHRONOUS DUAL-PORT RAM**

**ADVANCE** INFORMATION IDT7099S

#### **FEATURES:**

· High-speed clock-to-data output times

 Military: 20/25/30ns (max.) Commercial: 15/20/25ns (max.)

· Low-power operation

— IDT7099S

Active: 900 mW (tvp.) Standby: 50 mW (typ.)

4K X 9 bits

Architecture based on dual-port RAM cells

Allows full simultaneous access from both ports

Independent bit/byte read and write inputs for control functions

IDT's BiCEMOS™ process technology

· Synchronous operation

 4ns setup to clock, 1ns hold on all control, data, and address inputs

Data input, address, and control registers

Fast 15ns clock to data out

Self-timed write allows fast write cycle

20ns cycle times, 50MHz operation

· Clock enable feature

· Guaranteed data output hold times

· Available in 68-pin PGA and PLCC


· Military product compliant to MIL-STD-883, Class B

#### DESCRIPTION:

The IDT7099 is a high-speed 4K X 9 bit synchronous dualport RAM. The memory array is based on dual-port memory cells to allow simultaneous access from both ports. Registers on control, data and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts. Changing data direction from reading to writing normally requires one dead cvcle.

Fabricated using IDT's BiCEMOS™ high-performance technology, these dual-ports typically operate on only 900mW of power at maximum high-speed clock-to-data output times as fast as 15ns. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7099 is packaged in a 68-pin PGA or 68-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Method 5004.



NOTE:

1. Self-timed write generator.

BICEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**MAY 1991** 

# В

## **PIN CONFIGURATIONS**


		51	50	48	46	44	42	40	38	36	
		A5L	A4L	A <sub>2</sub> L	AoL	CLKL	CLKENR	A1R	Aзя	A5R	
53	3	52	49	47	45	43	41	39	37	35	34
	<b>A</b> 7L	A6L	AзL	A1L	CLKENL	CLKR	Aor	A <sub>2</sub> R	A4R	A6R	A7R
55	;	54		l					1	32	33
	<b>A</b> 9L	AsL								A9R	Asr
57	,	56	1							30	31
	A11L	A10L								A11R	A10F
	BIT OEL	58 BYTE OEL								28 BIT ŌĒR	29 BYTE ŌĒR
61		60					_			26	27
	BYTE R/W∟	Vcc				GU6	3-1			GND	GND
63	3	62								24	25
	NC	BIT R/W̃L					4 - 44			BIT R/WR	BYTE R/Wr
65	5	64	•							22	23
.   •	GND	CEL					\$4.			CER	NC
67	,	66								20	21
1	/O7L	I/O <sub>8</sub> L								I/O8R	GNE
68	3	1	3	5	7	9	11	13	15	18	19
1	/O <sub>6</sub> L	NC	Vcc	I/O3L	I/O1L	GND	I/Oor	I/O2R	Vcc	I/O6R	1/071
· L		2	4	6	8	10	12	14	16	17	
	<b>,</b> •	I/O5L	I/O4L	I/O2L	I/OoL	GND	I/O1R	I/O3R	I/O4R	I/O5R	
Pin 1	, A	В	C -	D	E	F	G	Н	J	K	T .
											3007

### 68-Pin PGA Top View

#### NOTES:

- 1. All VCC pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.

## **PIN CONFIGURATIONS (CONTINUED)**



68-Pin PLCC Top View

#### NOTES:

- 1. All VCC pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.

# ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage	-0.5 to Vcc	-0.5 to Vcc	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTES:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

# 3007 tbl 01

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc	
Military	-55°C to +125°C	OV	5.0V ± 10%	
Commercial	0°C to +70°C	οV	5.0V ± 10%	

3007 tbl 02

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

<sup>.</sup> Inputs and Vcc terminals only.

I/O terminals only.

# =

3007 tbl 05

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			IDT		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	_	10	μА
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	V

3007 tbl 04

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5V \pm 10\%$ )

		Test		IDT709	9S15 <sup>(1)</sup>	IDT70	99S20	IDT70	99S25	IDT709	9S30 <sup>(2)</sup>	
Symbol	Parameter	Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Мах.	Тур.	Max.	Unit
lcc	ICC Dynamic Operating Current (Both Ports Active)	CE ≤ VIL Outputs Open f = fмax <sup>(3)</sup>	Mil.	_	240		260 220		250 210	-	240	mA
		I = IMAX'	Com'l.		240	_	220		210		_	
ISB1		CEL and CER ≥ VIH	Mil.	_	<del>-</del>	-	80	1	80		80	mA
Ports—TTL Level Inputs)	f = fMAX <sup>(3)</sup>	Com'l.	_	60		60	_	60	_	_		
ISB2	ISB2 Standby Current (One	CEL or CER ≥ VIH	Mil.	_	_	_	210	_	210		210	mA
Port—TTL Level Inputs)	Outputs Open, f = fMAX <sup>(3)</sup>	Com'l.	-	180		170	<u> </u>	170	_			
ISB3	Full Standby Current (Both	Both Ports CER and CEL ≥ Vcc – 0.2V	Mil.	-:	_	<u> </u>	20	- <del> e</del> -	20	_	20	mA
Ports—CMOS Level Inputs)	-CMOS VIN ≥ VCC - 0.2V	Com'l.	-	10	_ :	10		10	_	_		
ISB4	Full Standby Current (One	Il Standby One Port CEL or CER ≥ Vcc	Mil.	-	-	_	160		160	_	160	mA
Port—CMOS Level Inputs)		VIN ≤ 0.2V, VIN ≥ VCC – 0.2V or VIN ≤ 0.2V, Active Port Outputs Open, f = fMAX <sup>(3)</sup>	Com'l.	_	140	_	130		130		_	

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of clock cycle of 1/tCLK, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 4. f = 0 means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output load.




Figure 2. Lumped Capacitive Load, Typical Derating.


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE — (READ AND WRITE CYCLE TIMING)

(Commercial:  $Vcc = 5V \pm 10\%$ , Ta = 0°C to +70°C; Military:  $Vcc = 5V \pm 10\%$ , Ta = -55°C to +125°C)


				Comr	nercial					Mili	tary		N	
		709	9S15	709	9S20	709	9S25	709	9S20	7099	S25	709	9530	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tclk	Clock Cycle Time	20		20		25	_ :	20		25		30	; <del></del> .	ns
tCLKH	Clock High Time	6		8		10	_	8	2 - <u></u>	10		12		ns
tCLKL	Clock Low Time	6		8	_	10		8		10		12		ns
tcqv	Clock High to Output Valid	-	15		20	_	25		20	_	25	_	30	ns
trsu	Registered Signal Set-up Time	4		5		6		5		6	-	7		ns
trhd	Registered Signal Hold Time	1	-	1	-	1	_	2		2		2	_	ns
tcon	Data Output Hold After Clock High	3		3		3		3		3		3		ns
tCLZ	Clock High to Output Low Z	2		2		2	_	2		2	_	2		ns
tcHZ	Clock High to Output High Z	2	7	2	9	2	12	2	9	2	12	2	15	ns
tOE	Output Enable to Output Valid	ı	8		10	_	12	_	10		12	_	15	ns
tolz	Output Enable to Output Low Z	0		0	_	0		0	_	0		0		ns
tonz	Output Disable to Output High Z	_	7		9	_	11	_	9		11	_	14	ns
tcsu	Clock Enable, Disable Set-up Time	4		5		6		5		6		7		ns
tCHD	Clock Enable, Disable Hold Time	2		2		2		3		3		3		ns
Port-to-I	Port-to-Port Delay												- 1	
tcwdd	Write Port Clock High to Read Data Delay	_	30	_	35		45		35	_	45	_	55	ns

# B

# TIMING WAVEFORM OF READ CYCLE, EITHER SIDE(2)



# TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY(1, 2)




#### NOTES

1.  $\overline{CEL} = \overline{CER} = L$ ,  $\overline{CLKENL} = \overline{CLKENR} = L$ 

2.  $\overline{OE} = L$  for the reading port.


# TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, $\overline{\text{CE}}$ HIGH $^{(1)}$



#### NOTE:

1. OE low throughout.

# TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, $\overline{\text{CE}}$ LOW (1,2)



#### NOTES:

- 1. During dead cycle, if  $\overline{CE}$  is low, data will be written into array.
- 2. OE low throughout.

#### **FUNCTIONAL DESCRIPTION**

The IDT7099 provides a true synchronous dual-port static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the high and low periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without

introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the BYTE R/W and BIT R/W pins are low for at least one clock cycle before any write is attempted. A high on the  $\overline{CE}$  input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The device has independent bit write, byte write, bit enable. and byte enable pins to allow for independent control.

**CAPACITANCE** (TA =  $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	рF

3007 tbl 07

## **TRUTH TABLES**

# TRUTH TABLE I: READ/WRITE CONTROL(1)

		Inp	uts					
	Synch	ronous		Asynch	ronous	Out	puts	
Clk	CE	Byte R/W	Bit R/W	Byte OE	Bit OE	I/O0-7	I/O8	Mode
ſ	h	h	h	Х	Х	Hi-Z	Hi-Z	Deselected, Power Down, Data I/O Disabled
ſ	h	1	h	Х	Х	DATAIN	Hi-Z	Deselected, Power Down, Byte Data Input Enabled
5	h	h		Х	Х	Hi-Z	DATAIN	Deselected, Power Down, Bit Data Input Enabled
ſ	h	1	1	Х	X	DATAIN	DATAIN	Deselected, Power Down, Data Input Enabled
<i>f</i>	_ 1	1	h	Х	L	DATAIN	DATAOUT	Write Byte, Read Bit
<i>f</i>	1	1	h	Х	Н	DATAIN	Hi-Z	Write Byte Only
ſ	1	h	_	L	Х	DATAOUT	DATAIN	Read Byte, Write Bit
5	1	h	_	Н	Х	Hi-Z	DATAIN	Write Bit Only
ſ	I	1	1	Х	Х	DATAIN	DATAIN	Write Byte, Write Bit
ſ	1	h	h	L	L	DATAOUT	DATAOUT	Read Byte, Read Bit
ſ	Ī	h	h	Н	L	Hi-Z	DATAOUT	Read Bit Only
ſ	ı	h	h	L	Н	DATAOUT	Hi-Z	Read Byte Only
ſ	Î	h	h	Н	Н	Hi-Z	Hi-Z	Data I/O Disabled

3007 thi 08


# TRUTH TABLE II: CLOCK ENABLE FUNCTION TABLE (1)

In	puts	Registe	er Inputs	Register Outputs		
Clk	CLKEN	ADDR	DATAIN	ADDR	DATAIN	
ſ	1	h	h	Н	Н	
ſ	1	ı	I	L	L	
ſ	h	Х	Х	N/C	N/C	
X	Н	X	Х	N/C	N/C	
		Inputs	i	CIK         CLKEN         ADDR         DATAIN           f         I         h         h           f         I         I         I           f         I         I         I           f         V         V         V	CIK         CLKEN         ADDR         DATAIN         ADDR           f         I         h         h         H           f         I         I         I         L           f         h         X         X         N/C	

UPDATE 1 B 111

<sup>1.</sup> H = High voltage level steady state, h = High voltage level one set-up time prior to the low-to-high clock transition, L = Low voltage level steady state I = Low voltage level one set-up time prior to the low-to-high clock transition, X = Don't care, N/C = No change

## **ORDERING INFORMATION**





Integrated Device Technology, Inc.

# IDT SUBSYSTEMS CUSTOM MODULE CAPABILITIES

#### INTRODUCTION

IDT Subsystems is available for design and manufacturing of a wide range of custom products. From dense memory modules to sophisticated multi-processor subsystems, we are the leading supplier of custom modules to commercial and military customers. This experience provides the basis of our professional approach to meet your needs. Custom module solutions can provide significant benefits to you:

### · Application Specific

Encompassing all of your design criteria (electrical, mechanical, environmental), a custom solution is specially tailored to perform in your application.

#### · Faster Time to Market

Acting as an extension of your design team, we can provide the additional resources you need to bring your product out in time to meet *your* window of opportunity.

#### Manufacturing Ease/Guaranteed Performance

100% of IDT Subsystem products are tested over guardbanded temperature and supply voltage to ensure datasheet conformance. This guaranteed performance reduces time-consuming debugging and provides you with confidence that your system will perform well at your customer's installation.

#### Density

More capability into smaller space is what it takes to stay competitive. IDT Subsystems can help you using the packaging technology appropriate for your needs. Double-sided surface mounted components on FR-4 substrates offer quick-turn solutions. TAB mounted die and other approaches on a wide variety of substrates can offer substantial density advantages, especially for high pincount devices such as processors and ASICs. We can help you evaluate and compare alternatives to make the best selection for your application.

### **CUSTOM MODULE DEVELOPMENT FLOW**

Figure 1 illustrates our custom module development flow, from initial concept through manufacturing and delivery. The initial concept is the starting point for discussions with the customer and Subsystems Engineering. Specifications, mechanical requirements, and other needs are reviewed and discussed to select the best components and assembly technology for the application.

All specifications are reviewed with you prior to substrate fabrication to ensure adherence to your requirements.

#### PACKAGING FLEXIBILITY

Packaging options provide you with the flexibility to fit your function within the available space. Military and hostile environments typically require the use of ceramic substrates while FR-4 is most often used in commercial and industrial temperature applications. Newer die packaging technologies such as TAB, flip-chip and others offer density and performance advantages not attainable by conventional through-hole or surface mount assemblies.

IDT Subsystems can provide you with the technology to fit your needs through prototype/beta testing, pilot production, and volume manufacturing. Contact the factory for more details.

# CUSTOM PRODUCT DEVELOPMENT OVERVIEW

Customer requirements gathered and understood to prepare proposal which fits electrical, mechanical, and business needs.


Custom development proposal written and presented to customer for evaluation and feedback. Changes are made as required to ensure customer will receive desired end product.

Subsystems' Engineering begins design. This process often involves communication with customer engineering group.

Subsystems' Engineering finshes design, and obtains approval within Subsystems' Marketing, Production, Assembly, and Test groups.

Complete custom specification delivered to customer for review and approval prior to ordering motherboard fabrication.

Custom module approval received; motherboard and other parts ordered for assembly kitting.



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

JUNE 1991 DSC-7089-

DSC-7089

©1991 Integrated Device Technology, Inc.


# 128K x 8 CMOS STATIC RAM

PRELIMINARY IDT71M024 IDT71M025

#### **FEATURES:**

- · High density 1 megabit (128K x 8) static RAM
- Dual Chip Select Version (IDT71M024)
   Single Chip Select Version (IDT71M025)
- · Fast access time:
  - commercial: 55ns (max.)
  - military: 60ns (max.)
- · Low power consumption
  - active: 100mA (max.)
  - CMOS standby: 2mA (max.)
- · Very low power version
  - data retention: 50μA (max.) Vcc = 3V
- CMOS standby: 100µA (max.)
- 32-pin ceramic sidebrazed DIP or ceramic leadless chip carrier (LCC)
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible

## FUNCTIONAL BLOCK DIAGRAM(1)



#### NOTE:

 For the IDT71M024 version Pin 30=CS2. For the IDT71M025 version Pin 30=N.C.

#### **PIN NAMES**

I/O <sub>0-7</sub>	Data Inputs/Outputs
A0-18	Addresses
CS <sub>1</sub> , CS <sub>2</sub>	Chip Selects
WE	Write Enable
ŌĒ	Output Enable
N.C.	No Connect
Vcc	Power
GND	Ground

2820 tbl 01


#### **DESCRIPTION:**

The IDT71M024/71M025 is a 1 megabit (128K x 8) static RAM packaged in a sidebrazed ceramic dual in-line package (DIP) and a ceramic leadless chip carrier (LCC). The IDT71M024/71M025 is available with access times as fast as 55ns. For battery backup applications, a very low power version is available, offering a commercial temperature data retention current of  $50\mu A$  with Vcc = 3V.

The IDT71M024/71M025 is packaged in a 400 mil and a 600 mil 32-pin ceramic DIP as well as a 400 mil by 820 mil LCC. The 600 mil DIP conforms to the JEDEC standard, while the 400 mil DIP offers the same solution in 30% less space. For surface mount applications, the proposed JEDEC standard 400 mil by 820 mil LCC is ideal.

All inputs and outputs of the IDT71M024/71M025 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use. All IDT military semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883 Class B, making them ideally suited for applications demanding the highest level of performance and reliability.

# PIN CONFIGURATION(1, 2)



DIP, LCC TOP VIEW

#### NOTES:

- For package dimensions, please refer to the drawings in the packaging section.
  - For the IDT71M024 version Pin 30=CS2. For the IDT71M025 version Pin 30=N.C.

**MAY 1991** 

## **TRUTH TABLE**

Mode	CS <sub>1</sub>	CS <sub>2</sub>	Œ	WE	Output	Power
Standby	Н	Х	Х	Х	High-Z	Standby
Standby	Х	L	Х	Х	High-Z	Standby
Read	L	Н	L	Н	Dout	Active
Read	L	Н	L	Н	High-Z	Active
Write	L	Н	Х	L	Din	Active

2820 tbl 10

# **CAPACITANCE**(1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	6	рF
Соит	Output Capacitance	Vout = 0V	8	pF

NOTE:

# **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

2820 tbl 03

# **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5V ± 10%
Military	-55°C to +125°C	٥V	5V ±10%

2820 tbl 04



## DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 

			Commercial		Military		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[lu	Input Leakage	Vcc = Max., Vin = GND to Vcc		2.5		5	μΑ
lLO	Output Leakage	Vcc = Max., $\overline{CS}_1$ = VIH and CS <sub>2</sub> = VIL, Vout = GND to Vcc		2.5		5	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA		0.4		0.4	٧
Vон	Output High Voltage	Vcc = Min., IoH = -1 mA,	2.4		2.4		V
lcc	Dynamic Operating Current	Vcc = Max., CS 1≤ VIL and CS2 ≥ VIH, f = fMAX, Outputs Open	, <del>-</del>	100		100	mA
ISB	Standby Supply Current (TTL Levels)	CS <sub>1</sub> ≥ V <sub>IH</sub> and CS <sub>2</sub> ≤ V <sub>IL</sub> , V <sub>CC</sub> = Max., f = fMAX, Outputs Open		2.5	<del>-</del>	2.5	mA
ISB1	Full Standby Supply Current (CMOS Levels)	\overline{\overline{\sigma}} \gamma \text{Vcc} - 0.2V and CS2 \leq 0.2V \\ VIN \geq Vcc - 0.2V or \leq 0.2V		2	_	2	mA
		Very Low Power Version <sup>(1)</sup>	_	100	_	350	μA

NOTE:


<sup>1.</sup> This parameter is guaranteed by design, but not tested.

<sup>2820</sup> tbl 02 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> For data retention version, please specify L power when ordering.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2



\* Including scope and jig




Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

## DATA RETENTION CHARACTERISTICS(1)


 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 

	,			Comm.	Military	
Symbol	Parameter	Test Condition	Min.	M	ax.	Unit
VDR	Vcc for Data Retention		2.0	_	<u> </u>	V
VCS <sub>1</sub>	CS1 Input Voltage	VDR ≥ 2.2V	2.2	_	_	V
VCS <sub>2</sub>	CS2 Input Voltage	VDR ≥ 4.5V	_	0.8	0.8	٧
		VDR < 4.5V	_	0.2	0.2	V
ICCDR1	Data Retention Current	Vcc = 3.0V, CS2 ≤ 0.2V or	_	50	300	μΑ
		<del>CS</del> 1, CS2 ≥ Vcc - 0.2V,				
		Vin ≤ Vcc - 0.2V or Vin ≥ 0.2V				
ICCDR2	Data Retention Current	Vcc = 2.0V, CS <sub>2</sub> ≤ 0.2V or	_	50	200	μА
		<u>CS</u> 1, CS2≥ Vcc - 0.2V,				
		VIN ≤ Vcc - 0.2V or VIN ≥ 0.2V			,	
tPDS <sup>(2)</sup>	Power Down Set Up Time		0	-	_	ns
tPDR <sup>(2)</sup>	Power Down Recovery Time		tRC <sup>(3)</sup>		_	ns

### NOTES:

- 1. This option is only offered when ordering L power version.
- This parameter is guaranteed by design, but not tested.
   tnc = Read Cycle Time.

### **DATA RETENTION WAVEFORM**



2820 drw 03

## **AC ELECTRICAL CHARACTERISTICS**

(١	VCC =	5٧	<u>±</u>	10%,	TA =	0°C	to:	+70°	C and	d -55	°C	to	+1	25	°C	)
----	-------	----	----------	------	------	-----	-----	------	-------	-------	----	----	----	----	----	---

		71M024 or 71M025								
		-55	(2,3)	-6	0 <sup>(2)</sup>	-6	5 <sup>(2)</sup>	-	70	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le									
trc	Read Cycle Time	60		65		70		70		ns
taa	Address Access Time	<u>L</u>	55		60		65		70	ns
tACS1	Chip Select (CS1) Access Time		55		60		65		70	ns
tACS2	Chip Select (CS2) Access Time	<u></u>	60		65		70		70	ns
toe	Output Enable to Output Valid		25	_	30	_	35		35	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		20	_	25	_	25	_	25	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	3	_	3		5	_	5		ns
tCLZ1,2 <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	<b>—</b>	5		5		ńs
tCHZ1,2 <sup>(1)</sup>	Chip Deselect to Output in High Z		20		25	_	25	_	25	ns
ton	Output Hold from Address Change	_10		10	_	10	_	10		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0	_	0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		60	_	65	_	70	_	70	ns
Write Cyc	le									
twc	Write Cycle Time	60	_	65	_	70	_	70		ns
twp	Write Pulse Width	45	_	50	_	55		55	_	ns
tas	Address Set-up Time	0	_	0	_	0		. 0		ns
taw	Address Valid to End of Write	55	_	60		65	_	65	I —	ns
tCW1	Chip Select (CS1) to End of Write	55	_	60		65		65	_	ns
tCW2	Chip Select (CS2) to End of Write	55		60	_	65	_	65	-	ns
tDW	Data to Write Time Overlap	25		30	_	30		30	_	ns
tDH	Data Hold Time	0	_	0		0		0		ns
twr	Write Recovery Time	0		0	_	0		0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	20	_	25	_	25	_	25	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0		0	_	ns
NOTES:		•				•				2000 451 0

This parameter is guaranteed by design, but not tested.
 Preliminary specification only.
 Commercial temperature only.

2820 tbl 06

UPDATE 1 B 117

## **AC ELECTRICAL CHARACTERISTICS**


() (00	EV/ 1 400/	T. 000 4-	7000	-55°C to +125°C)	
1 VCC =	5V + 10%	IA = 0°C TO	+/0°C; and	-55°(; to +125°(;)	

			-	71M024	or 71M02	25		
-		-	85	•	100	-1	20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc				r				
trc	Read Cycle Time	85	<u> </u>	100		120		ns
taa .	Address Access Time		85		100		120	ns
tACS1	Chip Select (CS1) Access Time		85		100		120	ns
tACS2	Chip Select (CS2) Access Time		85		100		120	ns
tOE	Output Enable to Output Valid	-	40		45		45	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	30	_	35	_	35	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5		5		ns
tCLZ1,2 <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5		ns
tCHZ1,2 <sup>(1)</sup>	Chip Deselect to Output in High Z	_	30	_	35		35	ns
ton	Output Hold from Address Change	10		10	_	10	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0	[	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		85		100	-	120	ns
Write Cyc	le						A C	
twc	Write Cycle Time	85	_	100	_	120	_	ns
tWP	Write Pulse Width	60		65	_	65	_	ns
tas	Address Set-up Time	0		0		0	_	ns
taw	Address Valid to End of Write	70		75	_	75	_	ns
tCW1	Chip Select (CS1) to End of Write	70	_	75	_	75	_	ns
tCW2	Chip Select (CS2) to End of Write	70	_	75	_	75	_	ns
tDW	Data to Write Time Overlap	35	_	40	_	40	-	ns
tDH	Data Hold Time	0	_	0	_	0	_	ns
twn	Write Recovery Time	0	_	0		0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	30	_	35	_	35	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0		0	_	ns

NOTE


1. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




2820 drw 04

## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




### NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $CS_2 = V_{IH}$ .
- 3. Address valid prior to or coincident with  $\overline{CS_1}$  transition low, CS<sub>2</sub> transition high.
- 4.  $\overline{OE} = Vil.$
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1, CS2 CONTROLLED TIMING)(1, 2, 3, 5)




### NOTES:

- 1. WE or CS<sub>1</sub> must be high, or CS<sub>2</sub> must be low during all address transitions.
  2. A write occurs during the overlap (twp) of a low CS<sub>1</sub>, high CS<sub>2</sub>, and a low WE.
  3. twn is measured from the earlier of CS<sub>1</sub> or WE going high or CS<sub>2</sub> going low to the end of the write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.

  If the CS1 low transition, CS2 high transition occur simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- During a WE controlled write cycle, twp must be greater than twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

UPDATE 1: B

### **ORDERING INFORMATION**



B



1K x 36
2K x 36
CMOS DUAL-PORT
STATIC RAM MODULE

PRELIMINARY IDT7M1011 IDT7M1012

### **FEATURES**

- High density 1K/2K x 36 CMOS Dual-Port Static RAM modules
- · Fast access times
  - Commercial: 25, 30, 40, 50, 60ns
  - Military: 30, 40, 50, 60, 70ns
- · Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a 121-pin PGA footprint
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

### DESCRIPTION

The IDT7M1011/1012 are 1K/2K x 36 high speed CMOS Dual-Port static RAM modules constructed on a co-fired ceramic substrate using 4 IDT7010 (1K x 9) Dual-Port RAMs or 4 IDT7012 (2K x 9) Dual-Port RAMs. The IDT7M1011/1012 modules are designed to be used as stand alone 36-bit dual-port RAM.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1011/1012 modules are packaged in a 121-pin ceramic PGA (Pin Grid Array), resulting in package dimensions of only 1.36" x 1.36" x 0.28". Maximum access times as fast as 25ns/30ns are available over the commercial/military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

IN CON	FIGUR.	ATION <sup>(</sup>	1, 2)										
1	2	3	44	5	6	7	8	9	10	11	12	13	
GND	L_R/W(3)	R_R/W(3)	R_I/O(20)	R_I/O(22)	R_I/O(25)	L_I/O(27)	L_I/O(28)	L_I/O(30)	L_I/O(32)	L_R/W(4)	R_R/W(4)	R_I/O(35)	Α
L_I/O(18)	R_I/O(18)	R_I/O(19)	R_I/O(21)	R_I/O(23)	R_I/O(24)	R_I/O(26)	L_I/O(29)	L_I/O(31)	L_I/O(33)	vcc	L_1/O(34)	R_I/O(34)	В
L_I/O(19)	L_I/O(23)	vcc	L_A(0)	L_A(9)	L_A(10)	GND	R_A(10)	R_A(9)	R_A(0)	GND	L_I/O(35)	R_I/O(33)	С
L_I/O(20)	L_I/O(24)	L_A(1)	GND							R_A(1)	R_I/O(27)	R_I/O(32)	D
L_I/O(21)	L_I/O(25)	L_A(2)								R_A(2)	R_I/O(28)	R_I/O(31)	E
L_I/O(22)	L_I/O(26)	L_A(3)								R_A(3)	R_I/O(29)	R_I/O(30)	F
GND	L_CS	GND				PGA Top Viev	,	χ.		GND	R_CS	GND	G
L_R/W(1)	L_OE	R_R/W(1)								L_R/W(2)	R_OE	R_R/W(2)	Н
L_I/O(0)	R_I/O(3)	L_A(4)								R_A(4)	L_I/O(15)	R_I/O(17)	J
L_I/O(1)	R_I/O(2)	L_A(5)								R_A(5)	L_I/O(16)	R_I/O(16)	ĸ
L_I/O(2)	R_I/O(1)	GND	L_A(6)	L_A(7)	L_A(8)	GND	R_A(8)	R_A(7)	R_A(6)	vcc	GND	R_I/O(15)	L
L_I/O(3)	R_I/O(0)	vcc	R_I/O(4)	R_I/O(5)	R_I/O(7)	R_I/O(8)	L_I/O(11)	L_I/O(12)	L_I/O(13)	L_I/O(14)	L_I/O(17)	R_I/O(14)	м
L_I/O(4)	L_I/O(5)	L_I/O(6)	L_I/O(7)	L_I/O(8)	R_I/O(6)	L_I/O(9)	L_I/O(10)	R_I/O(9)	R_I/O(10)	R_I/O(11)	R_I/O(12)	R_I/O(13)	N
1	2	3	4	5	6	7	8	9	10	11	12	13	

### NOTES


- 1. For module dimensions, please refer to the module drawings in the packaging section.
- 2. For the IDT7M1011 (1K x 36 version), Pins C6 and C8 (L\_A(10) and R\_A(10) respectively) must be connected to VCC for proper operation of the

**MAY 1991** 


# B

### **FUNCTIONAL BLOCK DIAGRAMS**

### 7M1011



### 7M1012



2821 drw 03

### **PIN NAMES**

Left Port	Right Port	Names
L_CS	R_CS	Chip Selects
L_R/W(1-4)	R_R/W(1-4)	Read/Write Enables
L_ <u>OE</u>	R_OE	Output Enables
L_A (0-10)	R_A (0–10)	Address Inputs
L_I/O (0-35)	R_I/O (0-35)	Data Input/Outputs
Vo	DC .	Power
GI	ND	Ground

### NOTE:

2821 tbl 01

### **CAPACITANCE TABLE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	IDT7M1011 Max.	IDT7M1012 Max.	Unit
C_IN(1)	Input Capacitance (Address, CS, OE)	V_IN = 0V	50	50	pF
C_IN(2)	Input Capacitance (Data, R/W)	V_IN = 0V	15	15	pF
Соит	Output Capacitance (Data)	V_OUT = 0V	15	15	pF

### NOTE:

2821 tbl 05

## **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°С
lout	DC Output Current	50	50	mA

### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

### NOTE:

2821 tbl 03

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	οV	5.0V ± 10%

On the IDT7M1011 (1K x 36 version), Pins C6 and C8 (L\_A10 and R\_A10 respectively) need to be connected to VCC for proper operation of the module.

<sup>1.</sup> This parameter is guaranteed by design but not tested.

<sup>1.</sup> VIL  $\geq$  -3.0V for pulse width less than 20ns.

### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				<b>1</b> 1011	IDT7M1012		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max. Vin = GND to Vcc	_	40	_	40	μА
lLO	Output Leakage	Vcc = Max. CS ≥ ViH, Vout = GND to Vcc	-	40	_	40	μА
Vol	Output Low Voltage	Vcc = Min. IoL = 4mA		0.4		0.4	V
Voн	Output High Voltage	Vcc = Min. IoH = -4mA	2.4		2.4		٧

2821 tbl 06

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			IE	OT7M10	11	IC			
Symbol	Parameter	Test Conditions	Min.	Max.(1)	Max.(2)	Min.	Max.(1)	Max.(2)	Unit
lcc	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ VIL, Outputs Open, f = fMAX	1	1040	1240	_	1040	1240	mA
ISB	Standby Supply Current (Both Ports Inactive)	Vcc = Max., CS_L and CS_R ≥ VIH Outputs Open, f = fMAX	_	260	320		260	320	mA
ISB1	Standby Supply Current (One Port Inactive)	Vcc = Max., CS_L o CS ≥ VIH Outputs Open, f = fMAX		700	800	_	700	800	mA
ISB2	Full Standby Supply Current (Both Ports Inactive)	CS_L and CS_R ≥ Vcc -0.2V ViN > Vcc 0.2V or < 0.2V	-	60	120		60	120	mA

### NOTES:

- 1. For commercial grade (0°C to +70°C) versions only.
- 2. For military grade (-55°C to +125°C) versions only.

### 2821 tbl 07

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2821 tbl 08





Figure 1. Output Load



\*Including scope and jig.

Figure 2. Output Load (For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)

В

## **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	And the second s				7M101	1Sxx c	r 7M10	)12Sx)						] .
		-2	:5 <sup>(9)</sup>	-;	30	-4	10	-(	50	7	30	1	70	]
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Max.	Uni
Read C	cycle													
trc	Read Cycle Time	25	'	30	<u> </u>	40	`	50		60		70		ns
taa	Address Access Time		25	_	30	<u> </u>	40	_	50		60	_	70	ns
tacs (2)	Chip Select Access Time		25	_	30	. —	40		50	· .	60	_	70	ns
toE	Output Enable Access Time	_	12	_	15	_	25		30	<u> </u>	35	_	40	ns
toH _	Output Hold from Address Change	0		0	_	0		0		0		0		ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	0	_	0	_	0		0		0	_	0		ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10		12	_	15	_	20		30		35	ns
tolz (1)	Output Enable to Output in Low Z	. 0	_	0	_	0	. —	.0		0	·. —	0	_	ns
tonz (1)	Output Disable to Output in High Z	L_	10		12	_	: 15		20		30	\	35	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	1 —	0		0		0	_	0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	<u> </u>	50		50	_	50		50	_	50	_	50	ns
Write C	cycle													
twc	Write Cycle Time	25		30		40	-	50		60	1,5	70	_	ns
tcw <sup>(2)</sup>	Chip Select to End of Write	20	_	25	-	- 30	· —	35		40	_	50	_	ns
taw	Address Valid to End of Write	20	_	25	_	30		35		40	_	50		ns
tas	Address Set-Up Time	0		. 0	. —	. 0		0		0	_	0		ns
twp	Write Pulse Width	20	_	25		30		35	_	40	_	50		ns
twr	Write Recovery Time	0	-	0	. —	0	<u> </u>	0	_	0		0	_	ns
tow	Data Valid to End of Write	12	_	15	_	20	_	20		20		30		ns
tDH	Data Hold Time	0		0	_	0	· — :	0	_	0	_	0	_	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	10	1	12		15	-	20		30		35	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	10	-	12		15	_	20	-	30	_	35	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0		0		0	_	0	_	0	_	ns


1. This parameter is guaranteed by design but not tested.

- To access RAM array, CS ≤ VIL.
   Master mode is not available on this module.
- 4. The module is always in the Slave Mode.
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
- To ensure that the earlier of the two ports wins.
   To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. Preliminary specification only.

## TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) (1, 2, 4)




# TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) (1, 3, 5)




### NOTES:

- 1. R/W is high for Read Cycles
- Device is continuously enabled, \$\overline{CS}\$ = L. This waveform cannot be used for semaphore reads.
   Addresses valid prior to or coincident with \$\overline{CS}\$ transition low
- ŌĒ = L
- To access RAM, CS = L.
- This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) (1, 3, 5, 8)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1, 3, 5, 8)




### NOTES:

- 1. RVM must be high during all address transitions.
  2. A write occurs during the overlap (twp) of a low CS and a low R/W for memory array writing cycle.
  3. twn is measured from the earlier of CS or RVW going high to the end of write cycle.

- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
  5. If the CS low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.

  8. If  $\overline{OE}$  is low during a  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $R\overline{W}$  controlled write cycle, this requirement does not apply. and the write pulse can be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

### **ORDERING INFORMATION**



# 512K x 8 CMOS STATIC RAM MODULE

PRELIMINARY IDT7M4048

### **FEATURES:**

- · High density 4 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 static RAMs
- · Fast access time: 17ns (max.)
- · Low power consumption (L version)
  - Active: 110mA (max.)
  - CMOS Standby: 1.4mA (max.)
  - Data Retention: 800µA (max.) Vcc = 2V
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible

### DESCRIPTION:


The IDT7M4048 is a 4 megabit (512K x 8) CMOS static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit static RAMs and a decoder. The IDT7M4048 is available with access times as fast as 17ns. For low power applications, the IDT7M4048 version offers a data retention current of 800µA and a standby current of 1.4mA.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.


All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology Inc.

### PIN CONFIGURATION(1)



### **PIN NAMES**

1/00-7	Data Inputs/Outputs
A0-18	Addresses
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2822 thl 01

### NOTE:

1. For module dimensions, please refer to the module drawings in the packaging section.

### TRUTH TABLE

Mode	ত্ত	ŌĒ	WE	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L,	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	Din	Active

2822 tbl 09

2822 tbl 10

2822 tbl 03

## **CAPACITANCE**(1) (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	50	pF
CIN(C)	Input Capacitance (CS)	VIN = 0V	10	рF
Соит	Output Capacitance	Vout = 0V	40	pF

NOTE:

1. This parameter is guaranteed by design, but not tested.

## ARSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +160	°C
lout	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2		6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

NOTE:

1. VIL = -2.0V for pulse width less than 10ns.

## **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%

2822 tbl 04

131

## DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

			7M-	7M4048SxxCB, 7M4048LxxCB			
Symbol	Parameter	Test Conditions	17ns	-55ns	60ns	-120ns	]
			Min.	Max.	Min.	Max.	Unit
[lu]	Input Leakage	Vcc = Max., Vin = GND to Vcc		20	_	20	μА
ILO	Output Leakage	Vcc = Max., $\overline{CS}$ = VIH, Vout = GND to Vcc	_	20	_	20	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA <sup>(1)</sup> , IoL = 8mA <sup>(2)</sup>	_	0.4	_	0.4	>
Vон	Output High Voltage	VCC = Min., IOH = $-1 \text{ mA}^{(1)}$ , IOH = $-4 \text{ mA}^{(2)}$	2.4	_	2.4		>
Icc	Dynamic Operating Current	Vcc = Max., CS ≤ VIL; f = fMAX, Outputs Open	_	240	_	110	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, VCC = Max., f = fMAX, Outputs Open	_	120	_	12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	\overline{\overline{\sigma}} \geq \vert \text{Vcc - 0.2V, Vin ≥ Vcc - 0.2V} \\ \overline{\sigma} \text{or \leq 0.2V}	_	60	_	4	mA
		Very Low Power Version <sup>(3)</sup>	_	60		1.4	mA

### NOTES:

- 1. For 60ns-120ns versions only.
- 2. For 17ns-55ns versions only.
- 3. L version only.

## DATA RETENTION CHARACTERISTICS(5)


 $(TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		the state of the s			
Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention		2.0	· -	٧
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V		2 <sup>(4)</sup>	mA
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0		ns
tR <sup>(3)</sup>	Operation Recovery Time	Vin ≥ 0.2V	tRC <sup>(2)</sup>		ns

### NOTES:

- Vcc = 2V, TA = +25°C.
   tRc = Read Cycle Time.
- 3. This parameter is guaranteed by design, but not tested.
  4. For 60ns-120ns versions, ICCDR=800µA.
- 5. L version only.

### **DATA RETENTION WAVEFORM**



2822 tbl 05

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2822 tbl 07




Figure 1. Output Load




Figure 2. Output Load (for tolz, tcHz, toHz, twHz, tow and tcLz)

## **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V + 10\% TA = 0^{\circ}C to +70^{\circ}C)$ 

						8SxxCE	, 7 <b>M</b> 404	BLxxCB					
			(3)		) <sup>(3)</sup>	-25		-30		-35		1	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cy	cle									,		,	
trc	Read Cycle Time	17	_	20	_	25		30		35		ns	
taa	Address Access Time		17		20		25		30		35	ns	
tacs	Chip Select Access Time	-	17		20	-	25		30	_	35	ns	
toe	Output Enable to Output Valid	-	8		10	1	12	_	15	_	15	ns	
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	7	_	8	_	12		12	_	15	ns	
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	· · —	0	_	0	_	0		ns	
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5		5	Ī —	5	_	ns	
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	12		13	_	14		16	_	20	ns	
ton	Output Hold from Address Change	1	_	3		3	_	3	_	3	_	ns	
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	0	_	ns	
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	17	_	20		25		30	_	35	ns	
Write Cy	cle								•	•	•	-	
twc	Write Cycle Time	17	_	20		25	_	30	_	35		ns	
twp	Write Pulse Width	14	_	15	_	17	I –	20	_	25		ns	
tas <sup>(2)</sup>	Address Set-up Time	3	_	3		3		0	_	0	_	ns	
taw	Address Valid to End of Write	17 <sup>(4)</sup>	_	18	_	20		25	_	30	_	ns	
tcw	Chip Select to End of Write	17	_	18		20		25	_	30	_	ns	
tow	Data to Write Time Overlap	10		12	_	15	_	17	_	20	_	ns	
tDH <sup>(2)</sup>	Data Hold Time	0		0	_	0	_	0	_	0	_	ns	
twn <sup>(2)</sup>	Write Recovery Time	0	_	0		0	_	0	_	0	_	ns	
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	10		13	_	15	_	15		15	ns	
tow <sup>(1)</sup>	Output Active from End of Write	2	_	2		2	_	5		5		ns	

\* Including scope and jig

NOTES:

This parameter is guaranteed by design, but not tested.
 tAS=0ns for CS controlled write cycles. tDH, tWR= 3ns for WE controlled write cycles.

Preliminary specifications only.
 tAW=14ns for CS controlled write cycles.



## **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		7M4048SxxCB, 7M4048LxxCB										
			15		55	-6	iO <sup>(3)</sup>	-65	(3)	-7	0	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Read Cy	cle											
trc	Read Cycle Time	45		55		65		65		70		ns
taa	Address Access Time		45	<u> </u>	55		60		65	_	70	ns
tacs	Chip Select Access Time		45	_	55	_	60		65		70_	ns
tOE	Output Enable to Output Valid		25		30		30		35		45	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z		20	_	20		25		25		30	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5	_	3		5		0		ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	_	5	_	5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		20		20	_	25		25		40	ns
tон	Output Hold from Address Change	5	_	5		10	_	10	_	_	10	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	<u> </u>	0		0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	45	_	55	_	65	_	65		70	ns
Write Cy	rcle											
twc	Write Cycle Time	45		55		65		65	_	70	I —	ns
tWP	Write Pulse Width	35		45	_	50	_	55	_	55	_	ns
tas	Address Set-up Time	5	I —	5	_	0		0	_	0	_	ns
taw	Address Valid to End of Write	40	_	50	_	60	_	65	_	65	_	ns
tcw	Chip Select to End of Write	40		50	_	60	_	65	_	- 65	_	ns
tDW	Data to Write Time Overlap	20		20	_	30		30		35	T —	ns
tDH	Data Hold Time	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>	_	0	_	0	_	0	_	ns
twr	Write Recovery Time	0(2)		0 <sup>(2)</sup>		0	_	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	. 15	_	- 20	_	25		25	_	30	ns
tow <sup>(1)</sup>	Output Active from End of Write	5		5	_	0	_ ;	0		0		ns

This parameter is guaranteed by design, but not tested.
 tAS=0ns for S controlled write cycles. tDH, tWR= 5ns for WE controlled write cycles.

3. Preliminary specifications only.

## **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		1	7M4048	SXXCB	, 7 <b>M</b> 4048	BLxxCB		
			85	Γ-	100	-12	20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle							
trc	Read Cycle Time	85	_	100		120		ns
taa	Address Access Time		85	-	100		120	ns
tacs	Chip Select Access Time	_	85		100		120	ns
toE	Output Enable to Output Valid	_	48	_	50	_	60	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		33	_	35		40	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	_	0		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	. —	5	_	5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		43		45	_	50	ns
toH	Output Hold from Address Change	10	_	10		10	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	85	_	100	_	120	ns
Write C	ycle							
twc	Write Cycle Time	85	l –	100	_	120	_	ns
twp	Write Pulse Width	65	_	75	_	90	_	ns
tas	Address Set-up Time	2		5		5	_	ns
taw	Address Valid to End of Write	82	_	90	_	100	_	ns
tcw	Chip Select to End of Write	80	_	85	_	100	_	ns
tDW	Data to Write Time Overlap	38	_	40	_	45	_	ns
tDH	Data Hold Time	0	_	0	_	0		ns
twn	Write Recovery Time	0	_	0	<b>—</b>	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	33		35	_	40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0	_	0		ns


NOTE:

1. This parameter is guaranteed by design, but not tested.


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




- 1. WE is High for Read Cycle.
- 2. Device is continuously selected, CS = VIL.
- Address valid prior to or coincident with \$\overline{CS}\$ transition low.
   \overline{DE} = Vil.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



### NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (twe) of a low \overlap s and a low \overlap is.
   twn is measured from the earlier of \overlap s or \overlap E going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- During a WE controlled write cycle, write pulse ((twp) > twHz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### ORDERING INFORMATION



2822 drw 09

## 512K x 8 CMOS STATIC RAM MODULE

PRELIMINARY IDT7M4048 IDT7MB4048

### **FEATURES:**

- High density 4 megabit (512K x 8) static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 static RAMs
- Fast access time: 17ns (max.)Low power consumption (L version)
  - -- Active: 110mA (max.)
  - CMOS Standby: 400μA (max.)
- Data Retention: 200μA (max.) Vcc = 2V
- Surface mounted plastic packages on a 32-pin, 600 mil ceramic or FR-4 DIP substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible


### DESCRIPTION:

The IDT7M4048/7MB4048 is a 4 megabit (512K x 8) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using four 1 megabit static RAMs and a decoder. The IDT7MB4048 is available with access times as fast as 17ns. For low power applications, the IDT7M4048 version offers a data retention current of 200 $\mu$ A and a standby current of 400 $\mu$ A.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint. The IDT7MB4048 likewise is packaged in a 32-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4048 and 7MB4048 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

### **FUNCTIONAL BLOCK DIAGRAM**




UPDATE 1 B



CEMOS is a trademark of Integrated Device Technology Inc.

## PIN CONFIGURATION(1)



## **PIN NAMES**

I/O0-7	Data Inputs/Outputs
A0-18	Addresses
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2675 tbl 01

### NOTE:

1. For module dimensions, please refer to the module drawings in the packaging section.

## **TRUTH TABLE**

Mode	<u>cs</u>	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	الد	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	DIN	Active

2675 tbl 09

## **CAPACITANCE**(1) (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	35	pF
CIN(C)	Input Capacitance (CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	. 35	pF

### NOTE:

1. This parameter is guaranteed by design, but not tested.

2675 tbl 10

2675 tbl 03

## **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

### NOTE:

1. VIL = -2.0V for pulse width less than 10ns.

## RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5V ± 10%
Commercial	0°C 10 +70°C	UV	5V±

## DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	7M4048	BLxxN	7MB4048SxxP		1	
		• .	Min.	Max.	Min.	Max.	Unit	
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc	_	4	_	8	μА	
lLO	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	1 <del></del>	4	_	8	μА	
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA <sup>(1)</sup> , IoL = 8mA <sup>(2)</sup>	-	0.4	_	0.4	٧	
Vон	Output High Voltage	VCC = Min., IOH = -1 mA <sup>(1)</sup> , IOH = -4mA <sup>(2)</sup>	2.4	<del>-</del>	2.4	_	٧	
lcc	Dynamic Operating Current	Vcc = Max., CS ≤ ViL; f = fMAX, Outputs Open		110	_	480	mA	
ISB	Standby Supply Current (TTL Levels)	CS ≥ ViH, Vcc = Max., f = fMax, Outputs Open	_	12	_	250	mA	
ISB1	Full Standby Supply Current (CMOS Levels)	\overline{\overline{CS}} \ge \text{Vcc} - 0.2\text{V}, \text{Vin} \ge \text{Vcc} - 0.2\text{V} \\ \overline{cr} \le 0.2\text{V}		0.4	_	50	mA	

NOTES:

1. For 7M4048LxxN version only.

2. For 7MB4048SxxP version only.

2675 tbl 05

2675 tbl 09

## DATA RETENTION CHARACTERISTICS(1, 4)


 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

, , , , , , , , , , , , , , , , , , , ,	0 17 0 07					
Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit	
VDR	Vcc for Data Retention	, <del></del>	2.0		V	
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	<u> </u>	200	μΑ	
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	VIN ≤ Vcc - 0.2V or	0	<del>_</del> `	ns	
tR <sup>(3)</sup>	Operation Recovery Time	VIN ≥ 0.2V	tRC <sup>(2)</sup>	_	ns	

NOTES:

- 1. VCC = 2V, TA = +25°C.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by design, but not tested.
- 4. For 7M4048LxxN version only.

### **DATA RETENTION WAVEFORM**



B

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2
	2675 tbl 07




Figure 1. Output Load




Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		ĺ	7MB4048SxxP									
		-1	<sub>4</sub> (3)	-2	<sub>3</sub> (3)		25	-30	P	-3	5	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
tRC	Read Cycle Time	17		20		25		30		35		ns
taa	Address Access Time		17	-	20		25		30	-	35	ns
tacs	Chip Select Access Time		17	-	20	-	25		30	_	35	ns
tOE	Output Enable to Output Valid		8		10		12	_	15	_	15	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	7	_	- 8		12		12	_	15	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0		0		. 0	_	0	_	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	-	5	-	5		5	_	5	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	-	12	-	13	-	14		16	-	20	ns
tOH	Output Hold from Address Change	1		3	-	3		-3	_	3	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		O		0		0.	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		17		20		25	_	30	, <u> </u>	35	ns
Write Cy	cle											
twc	Write Cycle Time	17		20		25		30	_	35	_	ns
tWP	Write Pulse Width	14		15		17		20	_	25	_	ns
tas <sup>(2)</sup>	Address Set-up Time	3	_	3		3	_	0		0	_	ns
taw	Address Valid to End of Write	17 <sup>(4)</sup>		18		20		25	_	30	_	ns
tcw	Chip Select to End of Write	17	_	18		20	-	25		30		ns
tDW	Data to Write Time Overlap	10		12		15		17		20	_	ns
tDH <sup>(2)</sup>	Data Hold Time	0	_	0		0		0	_	0	_	ns
twR <sup>(2)</sup>	Write Recovery Time	0	_	0		0	<b>-</b>	0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		10	-	13		15		15		15	ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2		2	<b> </b>	5		5		ns

### NOTES:

This parameter is guaranteed by design, but not tested.
 tAS=Ons for CS controlled write cycles. tDH, tWR= 3ns for WE controlled write cycles.

Preliminary specifications only.
 tAW=14ns for CS controlled write cycles.

143

## **AC ELECTRICAL CHARACTERISTICS**

(VCC =  $5V \pm 10\%$ , TA =  $0^{\circ}$ C to  $+70^{\circ}$ C)

		7	7MB404	8SxxP				7M404	BLxxN			
		-4	15	-	55	-6	iO <sup>(3)</sup>	-65	(3)	-7	0	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	45		55		65	<u> </u>	65		70	<u> </u>	ns
taa	Address Access Time	_	45		55		60		65		70	ns
tacs	Chip Select Access Time		45		55	_	60		65	_	70	ns
tOE	Output Enable to Output Valid	-	25		30		30	_	35		45	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	20	_	20	l —	25		25	_	30	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5	_	3		5	_	0		ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	_	5	_	5		ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	20	_	20	_	25	_	- 25	_	40	ns
ton	Output Hold from Address Change	5		5	_	10	_	10			10	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0		. 0	_	0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	45	_	55		- 65		65		70	ns
Write Cy	cle						-					
twc	Write Cycle Time	45	_	55		65	_	65		70	_	ns
twp	Write Pulse Width	35		45		50	_	55	_	55	_	ns
tas	Address Set-up Time	5	_	5	_	0	_	.0	_	0	_	ns
taw	Address Valid to End of Write	40	- <u> </u>	50	_	60	_	65		65	_	ns
tcw	Chip Select to End of Write	40	_	50	_	60	_	65	_	65		ns
tDW	Data to Write Time Overlap	20	_	20		30		30	_	35	. —	ns
tDH	Data Hold Time	0 <sup>(2)</sup>		0 <sup>(2)</sup>		0	_	0	_	0	_	ns
twn	Write Recovery Time	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>		0	_	0	_	0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	15		20	_	25	_	25	_	30	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	_	5		0	. —	0	_	0	_	ns

### NOTES:

This parameter is guaranteed by design, but not tested.
 tAS=0ns for CS controlled write cycles. tDH, tWR= 5ns for WE controlled write cycles.
 Preliminary specifications only.

UPDATE 1 B

## **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


				7 <b>M</b> 40	48LxxN			
		-	85		100	-12	20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle	1						
trc	Read Cycle Time	85		100		120		ns
taa	Address Access Time	_	85		100		120	ns
tacs	Chip Select Access Time		85	_	100		120	ns
tOE .	Output Enable to Output Valid		48		50	_	60	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	33	_	35		40	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0		0		ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	43		45	_	50	ns
tон	Output Hold from Address Change	10		10		10	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	. 0		0		0	-	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	85		100		120	ns
Write Cy	rcle							
twc	Write Cycle Time	85	_	100	. —	120	_	ns
tWP	Write Pulse Width	65	_	75	_	90	_	ns
tas	Address Set-up Time	2	_	5	_	5		ns
taw	Address Valid to End of Write	82	_	90	_	100		ns
tcw	Chip Select to End of Write	80		85	_	100	_	ns
tDW	Data to Write Time Overlap	38.		40	_	45	_	ns
tDH	Data Hold Time	0	— .	0	_	0		ns
twn	Write Recovery Time	0	_	0	_	0	· -	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	<b> </b>	33		35	_	40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0		0	_	ns

NOTE


1. This parameter is guaranteed by design, but not tested.

# B


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




### NOTES:

- WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = VIL.$
- 3. Address valid prior to or coincident with CS transition low.
- 4.  $\overline{OE} = VIL$
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1, 2, 3, 5)}$



### NOTES:

- NOTES:

  WE or CS must be high during all address transitions.

  A write occurs during the overlap (twp) of a low CS and a low WE.


  twn is measured from the earlier of CS or WE going high to the end of write cycle.

  During this period, I/O pins are in the output state, and input signals must not be applied.

  If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.

  Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. During a WE controlled write cycle, write pulse ((twp) > twn/2 + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### **ORDERING INFORMATION**



2675 drw 09

# 256K x 8 CMOS STATIC RAM MODULE

### **FEATURES:**

- · High density 2 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 256K x 8 static RAMs
- Fast access time: 17ns (max.)Low power consumption (L version)
  - Active: 110mA (max.)
  - CMOS Standby: 700µA (max.)
  - Data Retention: 400µA (max.) Vcc = 2V
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible

### **DESCRIPTION:**


The IDT7M4068 is a 2 megabit (256K x 8) CMOS static RAM module constructed on a co-fired ceramic substrate using two 1 Megabit static RAMs and a decoder. The IDT7M4068 is available with access times as fast as 17ns. For low power applications, the IDT7M4068 version offers a data retention current of 400 $\mu$ A and a standby current of 700 $\mu$ A.

The IDT7M4068 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 2 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4068 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.


All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology Inc.

### PIN CONFIGURATION(1)



### PIN NAMES

I/O <sub>0-7</sub>	Data Inputs/Outputs
<b>A</b> 0-17	Addresses
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2675 tbl 01

## NOTE:

 For module dimensions, please refer to the module drawings in the packaging section.

**TOP VIEW** 

2. For proper operation of the module, Pin 1 must be connected to GND.

## TRUTH TABLE

Mode	S	ŌĒ	WE	Output	Power
Standby	ŀН	Х	Х	High-Z	Standby
Read	L	L	H	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	Din	Active

2675 tbl 11

2675 tbl 10

2675 tbl 03

## CAPACITANCE(1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	25	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	25	рF

NOTE:

1. This parameter is guaranteed by design, but not tested.

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +160	°C
lout	DC Output Current	50 ,	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL = -2.0V for pulse width less than 10ns.

### RECOMMENDED OPERATING

### **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5V ± 10%
		-	0075 #1 04

2675 tbl 04

149

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

	San Color		7M4	068SxxCB,	7M4068L	ххСВ	
Symbol	Parameter	Test Conditions	17ns-55ns		60ns		
	A description of the second		Min.	Max.	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc	= =	10	<del>-</del>	10	μА
ILO	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vouт = GND to Vcc		10	=	10	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA <sup>(1)</sup> , IoL = 8mA <sup>(2)</sup>		0.4	-	0.4	٧
Vон	Output High Voltage	VCC = Min., IOH = -1 mA <sup>(1)</sup> , IOH = -4mA <sup>(2)</sup>	2.4	_	2.4	_	٧
lcc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ ViL; f = fMAX, Outputs Open	-	240	+	110	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fMAX, Outputs Open	_	60		6	mA
ISB1	Full Standby Supply Current (CMOS Levels)	\overline{\overline{CS}} \ge \text{Vcc} - 0.2\text{V}, \text{Vin} \ge \text{Vcc} - 0.2\text{V} \\ \overline{cr} \le 0.2\text{V}	_	30		2	mA
		Very Low Power Version <sup>(3)</sup>		30	_	0.7	mA

### NOTES:

- 1. For 60ns-120ns versions only.
- 2. For 17ns-55ns versions only.
- 3. L version only.

## DATA RETENTION CHARACTERISTICS(5)


 $(TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention	<del>-</del> * :	2.0	_	V
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V		1 <sup>(4)</sup>	mA
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0	<u> </u>	ns
tR <sup>(3)</sup>	Operation Recovery Time	Vin ≥ 0.2V	tRC <sup>(2)</sup>		ns

### NOTES:

- 1. Vcc = 2V, Ta = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by design, but not tested.
- 4. For 60ns-120ns versions, ICCDR=400μA.
- 5. L version only.

### **DATA RETENTION WAVEFORM**



2675 tbl 09

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2675 tbl 07




Figure 1. Output Load




Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

### \* Including scope and jig

## **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	1078, TA = 0 0 10 +70 0)	7M4068SxxCB, 7M4068LxxCB										
			-17 <sup>(3)</sup>		-20 <sup>(3)</sup>		-25		-30		-35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle												
trc	Read Cycle Time	17	_	20	_	25		30		35	<u></u>	ns
taa	Address Access Time		17		20		25		30	_	35	ns
tacs	Chip Select Access Time	-	17		20		25		30	_	35	ns
toe	Output Enable to Output Valid	-	8	_	10	_	12	_	15	_	15	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	-	7	_	8		12	_	12		15	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0.	_	0 :		0	T -	0	_	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	T	5		5	-	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	12	_	13	_	14	_	16	_	20	ns
ton	Output Hold from Address Change	1	_	3	<b>—</b>	3	T	3	_	3	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	17	_	20	_	25	_	30	_	35	ns
Write Cycle												
twc	Write Cycle Time	17	_	20	_	25		30		35	_	ns
twp	Write Pulse Width	14	-	15		17	<u> </u>	20	-	25		ns
tas <sup>(2)</sup>	Address Set-up Time	3	-	3	1	3	_	0		0		ns
taw	Address Valid to End of Write	17 <sup>(4)</sup>	-	18	_	20		25	-	30		ns
tcw	Chip Select to End of Write	17	_	18	_	20	_	25		30	_	ns
tDW	Data to Write Time Overlap	10	_	12	_	15	_	17	_	20	_	ns
tDH <sup>(2)</sup>	Data Hold Time	0		0	_	0	_	. 0	_	0		ns
twR <sup>(2)</sup>	Write Recovery Time	0	_	0	_	0		0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	10	_	13	_	15	_	15		15	ns
tow <sup>(1)</sup>	Output Active from End of Write	2	_ 1	2	_	2	_	5	_	5		ns

### NOTES:

- 1. This parameter is guaranteed by design, but not tested.
- this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design, but not rested.
   this parameter is guaranteed by design in the parameter is guaranteed by design in the parameter is guaranteed by design in the parameter is guaranteed by design in the parameter is guaranteed by design in the parameter is guaranteed by de

2675 tbl 06

151 UPDATE 1 B

## **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

			7M4068SxxCB, 7M4068LxxCB									
			15	-55		-60 <sup>(3)</sup>		-65 <sup>(3)</sup>		-70		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle	,			970							
trc	Read Cycle Time	45	_	55	_	65	_	65	_	70	_	ns
taa	Address Access Time	_	45	_	55	_	60		65		70	ns
tacs	Chip Select Access Time		45	_	55	-	60	_	65	_	70	ns
tOE	Output Enable to Output Valid	_	25	_	30		30	-	35	_	45	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	20	-	20	-	25	_	25	_	30	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5	_	3	_	5	_	0	-	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	_	5	_	5	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	20	_	20	_	25	_	25	_	40	ns
tOH	Output Hold from Address Change	5	_	5		10	_	10		_	10	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	45	_	55	<b></b>	65		65		70	ns
Write Cy	cle										57.	
twc	Write Cycle Time	45		55		65	_	65	_	70	_	ns
tWP	Write Pulse Width	35	_	45	_	50	_	55	_	55	_	ns
tas	Address Set-up Time	5	- T	.5		0	_	0		0		ns
taw	Address Valid to End of Write	40		50	_	60	_	65	_	65	<u> </u>	ns
tcw	Chip Select to End of Write	40	_	50	-	60		65	_	65	T —	ns
tDW	Data to Write Time Overlap	20		20	_	30	_	30	_	35	_	ns
tDH	Data Hold Time	0(2)	<del>-</del>	0(2)		0	<u> </u>	0	_	0	T -	ns
twr	Write Recovery Time	0 <sup>(2)</sup>	<b> </b>	0 <sup>(2)</sup>	_	0		0	_	0	T —	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	15	-	20		25	- / <u></u> -	25	_	30	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	1 = -	5	_	0	_	0		0	_	ns

This parameter is guaranteed by design, but not tested.
 tAS=Ons for CS controlled write cycles. tDH, tWR= 5ns for WE controlled write cycles.

3. Preliminary specifications only.

#### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		7M4068SxxCB, 7M4068LxxCB							
		-	85		100	-12	20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cy	cle								
trc	Read Cycle Time	85		100	· —	120	***** <del></del>	ns	
taa	Address Access Time		85	_	100		120	ns	
tacs	Chip Select Access Time		85	_	100		120	ns	
toe	Output Enable to Output Valid		48		50		60	ns	
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	33	1	35	_	40	ns	
tolz(1)	Output Enable to Output in Low Z	0		0	_	0	_	ns	
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	·	5	_	ns	
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	43	-	45	-	50	ns	
ton	Output Hold from Address Change	10	_	10	_	10	_	ns	
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	-	0	-	ns	
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		85	1	100		120	ns	
Write Cy	cle								
twc	Write Cycle Time	85	_	100	_	120		ns	
twp	Write Pulse Width	65	_	75	_	90		ns	
tas	Address Set-up Time	2	_	5		5	_	ns	
taw	Address Valid to End of Write	82		90	_	100	_	ns	
tcw	Chip Select to End of Write	80		85	_	100	_	ns	
tDW	Data to Write Time Overlap	38		40		45	_	ns	
tDH	Data Hold Time	0		0	_	. 0		ns	
twr	Write Recovery Time	0	_	0	_	0	_	ns	
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	. —	33	_	35		40	ns	
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	_	ns	


NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = VIL.$
- Address valid prior to or coincident with  $\overline{CS}$  transition low.  $\overline{OE} = VIL$ .
- 4.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




#### NOTES:

- WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twr) of a low CS and a low WE.

  3. twn is measured from the earlier of CS or WE going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.

  If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- During a WE controlled write cycle, write pulse ((twp) > twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **ORDERING INFORMATION**



# 256K x 8 CMOS STATIC RAM MODULE

PRELIMINARY IDT7M4068 IDT7MB4068

#### **FEATURES:**

- · High density 2 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 256K x 8 static RAMs
- Fast access time: 17ns (max.)Low power consumption (L version)
  - Active: 110mA (max.)
  - CMOS Standby: 200µA (max.)
- Data Retention: 100μA (max.) Vcc = 2V
- Surface mounted plastic packages on a 32-pin, 600 mil ceramic or FR-4 DIP (Dual In-line Package) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible


#### **DESCRIPTION:**

The IDT7M4068/7MB4068 is a 2 megabit (256K x 8) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using two 1 Megabit static RAMs and a decoder. The IDT7MB4068 is available with access times as fast as 17ns. For low power applications, the IDT7M4068 version offers a data retention current of  $100\mu A$  and a standby current of  $200\mu A$ .

The IDT7M4068 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 2 megabits into the JEDEC DIP footprint. The IDT7MB4068 likewise is packaged in a 32-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4068 and 7MB4068 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### **FUNCTIONAL BLOCK DIAGRAM**




CEMOS is a trademark of Integrated Device Technology Inc.

**COMMERCIAL TEMPERATURE RANGE** 

**MAY 1991** 

## PIN CONFIGURATION(1)



#### **PIN NAMES**

I/O <sub>0-7</sub>	Data Inputs/Outputs
<b>A</b> 0-17	Addresses
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2823 tbl 01

#### NOTES:

- For module dimensions, please refer to the module drawings in the packaging section.
- For proper operation of the 7M4068LxxN module, Pin 1 must be connected to GND. For 7MB4068xxP module, Pin 1 is a no connect.

## TRUTH TABLE

Mode	<u>cs</u>	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L.	X	L	Din	Active

2823 tbl 09

2823 tbl 10

## **CAPACITANCE**(1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	25	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	25	рF

#### NOTE:

1. This parameter is guaranteed by design, but not tested.

## **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	[ —	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

1. VIL = -2.0V for pulse width less than 10ns.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5V ± 10%

2823 tbl 04

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	7M406	BLxxN	7MB40	068SxxP	
			Min.	Max.	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc		2		10	μА
lLO	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	_	2		10	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA <sup>(1)</sup> , IoL = 8mA <sup>(2)</sup>	_	0.4	_	0.4	٧
Vон	Output High Voltage	VCC = Min., IOH = $-1 \text{ mA}^{(1)}$ , IOH = $-4 \text{ mA}^{(2)}$	2.4	_	2.4	_	٧
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> ; f = f <sub>MAX</sub> , Outputs Open	-	110	_	300	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ ViH, Vcc = Max., f = fMAX, Outputs Open		6	_	120	mA
ISB1	Full Standby Supply Current (CMOS Levels)	\overline{\overline{\sigma}} \geq \text{Vcc} - 0.2\text{V}, \text{Vin} \geq \text{Vcc} - 0.2\text{V} \\ or \leq 0.2\text{V}		0.2	_	20	mA

NOTES:

1. For 7M4068LxxN version only.

2823 tbl 05

For 7MB4068SxxP version only.

## DATA RETENTION CHARACTERISTICS(1, 4)

 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention		2.0		V
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V		100	μА
tcDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0		ns
tR <sup>(3)</sup>	Operation Recovery Time	VIN ≥ 0.2V	tRC <sup>(2)</sup>		ns

NOTES:

2823 tbl 09

- 1. Vcc = 2V, Ta = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by design, but not tested.
- 4. For 7M4068LxxN version only.

#### **DATA RETENTION WAVEFORM**



11

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

Figure 1. Output Load

+5V

Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

## \* Including scope and jig

AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%. TA = 0°C to +70°C)

						7MB40	068SxxP					
		-17	(2)	-2	0 <sup>(2)</sup>		-25	-3	0	-3	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle				,						·	
trc	Read Cycle Time	. 17		20	_	25		30		35		ns
tAA	Address Access Time		17		20		25		30		35	ns
tacs	Chip Select Access Time	_	17	_	20		25		30		35	ns
tOE	Output Enable to Output Valid	_	8		10		12		15		15	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	-	7	_	10	. —	12	<u> </u>	12		15	ns
tolz(1)	Output Enable to Output in Low Z	0		0	_	0	_	0	_	0		ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2		5	_	5	_	5		5	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10		10	_	14	_	16	_	20	ns
tOH	Output Hold from Address Change	5	-	5	_	5	_	5	_	5	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	12	_	12		25	_	30	_	35	ns
Write Cy	cle											
twc	Write Cycle Time	17	_	20	-	25	_	30		35	·	ns
twp	Write Pulse Width	14	_	15	_	17	_	20	_	25	_	ns
tas	Address Set-up Time	0		0	_	0	_	0	_	0	_	ns
taw	Address Valid to End of Write	14	_	16	_	20	I –	25		30	_	ns
tcw	Chip Select to End of Write	14	_	15	_	20	Ι –	25	_	30	-	ns
tDW	Data to Write Time Overlap	10	_	12	_	15	T	17	_	20	_	ns
tDH	Data Hold Time	0	_	0	_	0		0		0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	10	_	13	_	15		18	_	20	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0	_	0	l —	0		0	_	ns

#### NOTES:

- 1. This parameter is guaranteed by design, but not tested.
- 2. Preliminary specifications only.

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7	MB406	8SxxP				7M406	BLxxN	-		
		-4	15	-	55	-6	o <sup>(2)</sup>	-65	(2)	-7	<u>'</u> 0	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	45		55		65		65		70		ns
taa	Address Access Time		45		55		60		65		70	ns
tACS	Chip Select Access Time	_	45	<u> </u>	55		60		65	_	70	ns
tOE	Output Enable to Output Valid		25		30	_	30	l. —	35		45	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	-	20	_	20		25	_	25	_	30	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	-	3	_	5	_	0	-	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	I —	-5	_	5	T —	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	20		25		25		25	_	40	ns
ton	Output Hold from Address Change	5		5	_	10		10	_	_	10	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	I	-0	_	0		0	_	0	I _	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	45	_	55		65	_	65		70	ns
Write Cy	cle											
twc	Write Cycle Time	45	_	55	_	65	_	65	_	70	_	ns
twp	Write Pulse Width	35	_	45	_	50	_	55	. —	55	<b>—</b>	ns
tas	Address Set-up Time	0	_	0	_	0		0	_	0	_	ns
taw	Address Valid to End of Write	40	_	50	_	60	_	65		65	_	ns
tcw	Chip Select to End of Write	40	_	50	_	60		65	_	65	<b>—</b>	ns
tDW	Data to Write Time Overlap	25	<b>—</b>	25	_	30		30	_	35	_	ns .
tDH	Data Hold Time	0	_	0		0		0	_	0	_	ns
twr	Write Recovery Time	0		0	_	0		0		0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		25	_	25	_	25		25		30	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	_	0	-	0	_	ns
NOTES:								·		·	·	2823 thi 0

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.

## **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


	en de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la companya de la companya de la companya de la companya de la companya de la companya de la co		7M4068LxxN					
		<u> </u>	<del></del>	_	100	-12	20	ĺ
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							<u> </u>
trc	Read Cycle Time	85	_	100		120		ns
taa	Address Access Time		85		100		120	ns
tacs	Chip Select Access Time		85	-	100	_	120	ns
toe	Output Enable to Output Valid	_	48	-	50	_	60	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	33	_	35	_	40	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0	_	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	_	5		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	43	_	45	_	50	ns
tон	Output Hold from Address Change	10		10	_	10		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0		0	-	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	85		100	_	120	ns
Write Cy	cle							
twc	Write Cycle Time	85	_	100	_	120	_	ns
tWP	Write Pulse Width	65	_	75	_	90	_	ns
tas	Address Set-up Time	2	_	5	_	5	74. <del></del>	ns
taw	Address Valid to End of Write	82	-	90		100		ns
tcw	Chip Select to End of Write	80	-	.85	_	100		ns
tDW	Data to Write Time Overlap	38	_	40	_	45	_	ns
tDH	Data Hold Time	0	-	. 0		0.		ns
twr	Write Recovery Time	0	_	0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	33		35	_	40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0		0		ns

NOTE:


1. This parameter is guaranteed by design, but not tested.

# В


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- I. WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low WE.

  3. twn is measured from the earlier of CS or WE going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.

  If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- During a WE controlled write cycle, write pulse ((twp) > twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## **ORDERING INFORMATION**



**UPDATE 1 B** 

drw 09




## 256K x 32 BiCMOS/CMOS STATIC RAM MODULE

PRELIMINARY IDT7M4077

#### **FEATURES:**

- · High density 8 megabit static RAM module
- Low profile 64 pin sidebraze DIP (Dual In-line Package)
- · Very fast access time: 15ns (max.)
- Surface mounted leadless chip carrier (LCC) components on an multilayer ceramic substrate
- · Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible
- Multiple GND pins and decoupling capacitors for maximum noise immunity

## PIN CONFIGURATION(1)



DIP TOP VIEW

#### NOTES:

 For module dimensions, please refer to module drawing in the packaging section.

#### **DESCRIPTION:**


The IDT7M4077 is a 256K x 32 static RAM module constructed on an a multilayer ceramic substrate using 8 1 megabit static RAMs in leadless chip carrier (LCC) packages. Availability of four write enable lines (one for each group of two RAMs) provides byte write capability. The IDT7M4077 is available with access time as fast as 15ns with minimal power consumption.

The IDT7M4077 is packaged in a 64 pin sidebraze DIP (Dual In-line Package). The DIP configuration allows 64 pins to be placed on a package 3.2 inches long, 0.6 inches wide and 0.31 inches tall.

All inputs and outputs of the IDT7M4077 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



2814 drw 01

#### **PIN NAMES**

I/O0-31	Data Inputs/Outputs
A0-17	Addresses
CS	Chip Select
₩ <b>E</b> 0-3	Write Enables
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2814 tbl 01

BICEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

#### **MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**MAY 1991** 

## **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ç
IOUT	DC Output Current	50	50	mA

#### NOTES:

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **TRUTH TABLE**

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	L	Н	DATAOUT	Active
Write	L	Х	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

2814 tbl 02

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Ci/o	I/O Capacitance (Data)	V(IN) = 0V	15	pF
CIN1	Input Capacitance (Address & Control)	V(IN) = 0V	90	рF
CIN2	Input Capacitance (WE)	V(IN) = 0V	35	pF

NOTE:

2814 tbl 04

#### RECOMMENDED DC OPERATING **CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

2814 tbl 05

## **RECOMMENDED OPERATING** TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	οV	5.0V ± 10%

2814 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Military Max.	Comm. Max.	Unit
ILI	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	120	80	μА
lu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	_	15	10	μΑ
LI	Input Leakage (WE)	Vcc = Max.; Vin = GND to Vcc	_	30	20	μΑ
lLO	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	_	15	10	μΑ
Vol	Output Low	Vcc = Min., IoL = 8mA	_	0.4	0.4	٧
Voн	Output High	Vcc = Min., IoH = -4mA	2.4		_	٧

Symbol	Parameter	Test Conditions	7M4077B <sup>(1)</sup> Max.	7M4077S <sup>(1)</sup> Military Max.	7M4077S Comm. Max.	Unit
icc ·	Dynamic Operating Current	f = fMAX; CS = VIL Vcc = Max.; Output Open	1600	1540	1200	mA
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fMAX	_	800	480	mA
ÍSB1	Full Standby Supply Current	<del>CS</del> ≥ Vcc − 0.2V; f = 0 Vin > Vcc − 0.2V or < 0.2V	_	640	80	mA

1. Preliminary specifications only.

<sup>1.</sup> This parameter is guaranteed by design but not tested.

<sup>1.</sup> VIL(min) = -1.5V for pulse width less than 10ns.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2814 tbl 08





Figure 1. Output Load

\* Includes scope and jig.



2814 drw 03

Figure 2. Output Load
(for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)




Figure 3. BiCMOS Output Load




Figure 4. BiCMOS Lumped Capacitive Load, Typical Derating

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				7M40	77Bxx			
		-1:	5 <sup>(2)</sup>	-17	<sub>7</sub> (2)	-20	0 <sup>(2)</sup>	]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
tRC	Read Cycle Time	15	_	17		20 .	_	ns
taa	Address Access Time		.15	_	17		20	ns
tacs	Chip Select Access Time		8	_	9	_	20	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	_	2	_	5		ns
tOE	Output Enable to Output Valid	-	6	_	8	_	10	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2	_	2		0	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	. 8	_	10	<del>-</del>	10	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	·	5	_	6	_	10	ns
tон	Output Hold from Address Change	5	_	5		5		ns
Write Cy	cle				::::::::::::::::::::::::::::::::::::			
twc	Write Cycle Time	15	_	17	_	20	-	ns
tcw	Chip Select to End of Write	9	-	10	-	. 15	-	ns
taw	Address Valid to End of Write	10	_	12		16	_	ns
tas	Address Set-up Time	0		. 0		0		ns
twp	Write Pulse Width	10		12		15	_	ns
twr	Write Recovery Time	0		0		0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		6	1 - 1	7		13	ns
tDW	Data to Write Time Overlap	6		. 8		12		ns
tDH	Data Hold from Write Time	0		0	- ·	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	2	_	2	7. L	0	<u> </u>	ns

NOTES:

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.


#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%$ . TA = -55°C to +125°C and 0°C to +70°C)


						7M407	7Sxx	1.1				
		-2	5	Ÿ	10	-3	5	-4	5	-5	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	25		30	_	35	_	45		55	. —	ns
taa	Address Access Time		25		30	_	35	_	45		55	ns
tacs	Chip Select Access Time		25		30	ı	35		45	_	55	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	1	5	_	5	1	-5		ns
tOE	Output Enable to Output Valid		12	_	15	_	18	_	23	_	25	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0	_	0	_	0	_	0	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	15		18	_	20		25	-	25	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	10	_	10	_	- 10	_	10	_	. 10	ns
ton	Output Hold from Address Change	5	_	5	_	5	_	- 5	_	5	-	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	Ö	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	25		30		35	_	45	·	55	ns
Write Cy	cle									1.		
twc	Write Cycle Time	25		30		35		45	-	55	-	ns
tcw	Chip Select to End of Write	20	_	25	-	30	_	40	<u> </u>	50	,	ns
taw	Address Valid to End of Write	20	_	25	_	30	_	40		50	_	ns
tAS	Address Set-up Time	0	_	0	_	0	_	0		0	_	ns
twp	Write Pulse Width	20	_	25	_	30	_	35	_	40	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		15	_	18	_	20		23	_	. 25	ns
tDW	Data to Write Time Overlap	15		17		20	_	25	_	30		ns
tDH	Data Hold from Write Time	0	_	0		0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	_	0	_	0	_	ns

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




#### NOTES:

- 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
  4.  $\overline{OE} = ViL$ .
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1,2,3,7)</sup>




## TIMING WAVEFORM OF WRITE CYCLE NO. 2<sup>(1,2,3,5)</sup>



- 1. WE or CS must be high during all address transitions.
  2. A write occurs during the overlap of a low CS and a low WE.
  3. twn is measured from the earlier of CS or WE going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- During a WE controlled write cycle, the write pulse width must be the larger of two or twhz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **ORDERING INFORMATION**



## SUBSYSTEMS "FLEXI-PAKTM" FAMILY 32K x 32 **CMOS EEPROM MODULE**

**PRELIMINARY** IDT7M7004

#### **FEATURES:**

- High-density 1 megabit CMOS EEPROM modules
- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules, with equivalent pin-outs. supporting a wide range of applications.
- Footprint compatible module upgrades to the next higher density with relative ease
- · Fast access time:
  - 75ns (max.) 7M7004 commercial
  - 95ns (max.) 7M7004 military
- · Surface mounted LCC components mounted on a co-fired ceramic substrate
- Offered in a 66-pin HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs and outputs directly TTL-compatible
- Please consult the factory regarding the number of Erase/ Write Cycles per Byte Minimum available on the module

#### **DESCRIPTION:**

The IDT7M7004 is a high-speed, high-density 1 megabit CMOS EEPROM module constructed on a multi-laver, cofired ceramic substrate using 432K x 8 EEPROM components in leadlesss chip carriers.


This module is part of the IDT Subsystems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmmable memory or those applications needing a combination of both. All of these module configurations have equivalent pin-outs, making these "plug-in compatible" (i.e. inter-changeable), suitable for a wide range of applications.

The IDT7M7004 is available with access times as fast as 75ns over the commercial temperature range and 95ns over the military temperature range.

This family of IDT modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and fits 1 megabit of memory into 1 sq. inch of board space.

All military IDT modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883 Class B. making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



UPDATE 1 B

2825 drw 01

Flexi-Pak is a trademark of Integrated Device Technology, Inc.

## **PIN NAMES**

Name	Description
I/O 0-31	Data Inputs/Outputs
A 0-16	Address Inputs
₩E 0-3	Write Enables
<u>CS</u> 0-3	Chip Selects
ŌĒ	Output Enable
VCC	Power Supply
GND	Ground

Tbl 01

## PIN CONFIGURATIONS (1, 2)

I/O 8	WE <sub>1</sub> I/C	O 15 ●1	●12	●23	34 ●	45 ●	56 ●	I/O 24	Vcc	I/O 31
1/09	CS <sub>1</sub> I/C	O 14   ●2	●13	●24	35 ●	46 ●	57 ●	I/O 25	СSз	I/O 30
I/O 10	GND I/C	D 13  ●3	●14	●25	36 ●	47 ●	58 ●	I/O 26	<b>WE</b> ₃	I/O 29
<b>A</b> 13	1/011 1/0	O 12   •4	●15	●26	37 ●	48 ●	59 ●	<b>A</b> 6	I/O 27	I/O 28
<b>A</b> 14	A10 O	Ē ●5	●16	●27	38 ●	49 ●	60 ●	<b>A</b> 7	Аз	A٥
<b>A</b> 15	A 11 GN	<b>1</b> D ●6	●17	●28	39 ●	50 ●	61 ●	GND	<b>A</b> 4	<b>A</b> 1
<b>A</b> 16	A12 W	E 0 ●7	●18	●29	40 ●	51 ●	62 ●	Aв	<b>A</b> 5	<b>A</b> 2
GND	Vcc I/	O 7   ●8	●19	●30	41 ●	52 ●	63 ●	<b>A</b> 9	WE 2	I/O 23
I/O 0	CS o I/O	O 6   ●9	●20	●31	42 ●	53 ●	64 ●.	I/O 16	CS <sub>2</sub>	I/O 22
I/O 1	GND I/	O 5 <b>●</b> 10	●21	●32	43 ●	54 ●	65 ●	I/O 17	GND	I/O 21
1/02	I/O 3 I/0	04 •11	●22	●33	44 ●	55 ●	66 ●	I/O 18	I/O 19	I/O 20

HIP

**TOP VIEW** 

Drw 02

- For module dimensions, please refer to the module drawings in the packaging section.
   For the IDT7M7004 (32K x 32 version), pins 6 and 7 are no connects.

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	ů
lout	DC Output Current	50	50	mA

#### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

## TRUTH TABLE (1)

Mode	<u>cs</u>	ŌĒ	WE	Output	Power
Standby	Н	X	Х	High Z	Standby
Read	L	L	Н	Dout	Active
Write	L	Н	L	DIN	Active
Read	L	Н	Н	High Z	Active

#### NOTE:

 For the proper operation of the module, OE must be High for all Write Cycles.

# RECOMMENDED DC OPERATING CONDITIONS

	Symbol	Parameter	Min.	Тур.	Max.	Unit
ĵ	Vcc	Supply Voltage	4.5	5.0	5.5	٧
Ì	GND	Ground	0	-0	0	٧
١	ViH	Input High Voltage	2.2	_	6.0	٧
	VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

## NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
CIN (1)	Input Capacitance (Data, CS, WE)	VIN = 0V	12	pF	
CIN (2)	Input Capacitance (Address, OE)	VIN = 0V	50	pF	
Соит	Output Capacitance	Vout = 0V	15	pF	

NOTE:

Tbl 02

1. This parameter is guaranteed by design but not tested.

# RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	οV	5.0V ± 10%
Military	-55°C to +125°C	0V	5.0V ± 10%

Tbl 06

Tbl 03

Tbl 05

#### DC ELECTRICAL CHARACTERISTICS


 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current (Address, ŌĒ)			40	μΑ
lu	Input Leakage (Data, WE, CS)	Vcc = Max., Vin = GND to Vcc		10	μΑ
lLO	Output Leakage	Vcc = Max. CS = Viн, Vouт = GND to Vcc	<del></del>	10	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 6mA		0.45	12 L
Vон	Output High Voltage	Vcc = Min., IoH = -4mA	2.4		٧
Icc	Dynamic Operating Current	f = 5 MHz, lout = 0 mA Vcc = Max.		320	mA
ISB	Standby Supply Current (TTL)	CS ≥ 2V to Vcc + 1V	<u></u>	12	mA

Tbl

#### **AC TEST CONDITIONS**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2
	Tbl O




\* Including scope and jig

	TRICAL CHARACTERISTIC		,00C)					- <del>-</del> .	opo uno			
(VCC = 5V :	± 10%, TA = -55°C to +125°C or 0°	C 10 +7	<u>0°C)</u>		7M700	4SxxCl	l or 7M	7004Sx	хСНВ			1.
Symbol	Parameters	-7 Min.	-75 Min. Max.		95 Max.	-1 Min.	25 Max.	-1 Min.	50 Max.	-2 Min.	00 Max.	Unit
READ	CYCLE					•				· · · · · · · · · · · · · · · · · · ·		<u></u>
tRC	Read Cycle Time	75		95	_	125	_	150	_	200	_	ns
taa	Address Access Time	_	75	_	95	-	125	_	150	_	200	ns
tacs	Chip Select Access Time	_	75		95	.—	125		150		200	ns
tOE	Output Enable to Output Valid	_	40		50	_	55	_	70	l —	80	ns
tcHZ (1)	Chip Select to Output in High Z	0	40	0	50	0	55	0	55	0	60	ns
ton .	Output Hold from Address Change	0	_	0		0		0	, —	. 0		ns
WRITI	CYCLE		-	•		<u> </u>		<b>.</b>				
twc	Write Cycle Time	0.4	10	0.4	10	0.4	10	0.4	10	0.4	10	ms
tan	Address Hold Time	50	_	50		50	_	50	_	50	_	ns
tas	Address Setup Time	2		2	_	2		2		2		ns
tWP	Write Pulse Width	105	100	105		105		105		105		ns
tcs	CS Set-up Time	0	-	Ö	_	0		0		0	_	ns
tCH	CS Hold Time	0		0.	_	0		0	_	0	_	ns
tDS	Data Set-up Time	55	_	55	_	55	_	55	_	55	_	ns
tDH	Data Hold Time	0		0	_	0 -	_	0	<del>-</del> .	0	. —	ns
PAGE	MODE WRITE CYCLE											,
twc	Write Cycle Time	0.4	- 10	0.4	10 -	0.4	10	0.4	10	0.4	10	ms
tah	Address Hold Time	50		50	_	50		50		50		ns
tas .	Address Setup Time	2	<del>-</del> -,	2		2	·	2		2	_	ns
tDS	Data Set-up Time	55	_	55	_	55	_	55		55		ns
tDH	Data Hold Time	0		0		0	_	0		0		ns
twp	Write Pulse Width	105	<u></u>	105		105		105		105		ns
tBLC	Byte Load Cycle Time	0.2	200	0.2	200	0.2	200	0.2	200	0.2	200	μs
twph	Write Pulse Width High	55		55		55		55		55	_	ns
	POLLING CYCLE							÷	".			
tDH <sup>(1)</sup>	Data Hold Time	0		0	-	0		0		0		ms
tOEH (1)	Output Enable Hold Time	0	A 200 - 2	0		0		0	-	0	_	ns
tOE (1)	Output Enable to Output Delay		100		100	_	100	_	100		100	ns
twr <sup>(1)</sup>	Write Recovery Time	2	_	2	_	2	_	2		2	_	ns


1. This parameter is guaranteed by design but not tested.

Tbl 09


## TIMING WAVEFORM OF READ CYCLE<sup>(1)</sup>



## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)



## TIMING WAVEFORM OF PAGE MODE WRITE CYCLE (1)




#### NOTES:

1. A6 through A14 must specify the page address during each High to Low transitions of WE (or CS). OE must be High only when WE and CS are both Low.

## B

## TIMING WAVEFORM OF DATA POLLING CYCLE




#### NOTES:

1. This parameter is guaranteed by design but not tested.

2. A6 through A14 must specify the page address during each High to Low transitions of WE (or CS). OE must be High only when WE and CS are both Low.

#### **ORDERING INFORMATION**



2825 drw 08



# SUBSYSTEMS "FLEXI-PAKTM" FAMILY 32K x 16/32K x 16 CMOS SRAM/EEPROM

MODULE

PRELIMINARY IDT7M7005

#### **FEATURES:**

- High-density CMOS module with SRAM and EEPROM memory on-board
- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules, with equivalent pin-outs, supporting a wide range of applications.
- Footprint compatible module upgrades to the next higher density with relative ease
- Fast access times:
  - 25ns (max.) commercial SRAM
  - 30ns (max.) military SRAM
  - 75ns (max.) commercial EEPROM
  - 95ns (max.) military EEPROM
- · Low power CMOS operation
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Offered in a 66-pin HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- Single 5V (±10%) power supply
- Multiple ground pins for maximum noise immunity
- · Inputs and outputs directly TTL-compatible
- Please consult the factory regarding the number of Erase/ Write Cycles per Byte Minimum available on the module

#### **DESCRIPTION:**

The IDT7M7005 is a high-speed, high-density CMOS module with both SRAM & EEPROM memory on-board. It is constructed on a multi-layer, co-fired ceramic substrate using 32K x 8 SRAM or EEPROM components in leadlesss chip carriers.


These modules are part of the IDT Subsystems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmmable memory or those applications needing a combination of both. All of these module configurations have equivalent pin-outs, making them "plug-in compatible" with each other, suitable for a wide range of applications.

The IDT7M7005 is available with SRAM access times as fast as 25ns over the commercial temperature range and 30ns over the military temperature range and EEPROM access times as fast as 75ns over the commercial temperature range and 95ns over the military temperature range.

These modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and fits the SRAM/EEPROM memory into 1 sq. inch of board space.

All military IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



2826 drw 01

Flexi-Pak is a Trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATIONS (1, 2)

1/08	WE <sub>1</sub>	I/O 15	●1	●12	●23	34,●	45 ●	56 ●	I/O 24	Vcc	I/O 31
1/09	CS <sub>1</sub>	1/014	●2	●13	●24	35 ●	46 ●	57●	I/O 25	CS3	I/O 30
I/O 10	GND	I/O 13	●3	●14	●25	36 ●	47 ●	58●	I/O 26	<b>WE</b> ₃	I/O 29
A 13	I/O11 -	I/O 12	●4	●15	●26	37 ●	48 ●	59●	A6	1/0 27	I/O28
A 14	A10	Œ	●5	●16	●27	38 ●	49 ●	60 ●	- <b>A</b> 7	Аз	Αo
A 15	A 11	GND	●6	●17	●28	39 ●	50 ●	61 ●	GND	A4	Αı
A 16	A12	₩E o	●7	●18	●29	40 ●	51 ●	62●	A8	A5	A <sub>2</sub>
GND	Vcc	1/07	●8	.●19	●30	41 ●	52 ●	63 ●	A9	WE 2	I/O 23
1/00	CS₀	I/O 6	●9	●20	●31	42 ●	53 ●	64 ●	I/O 16	CS <sub>2</sub>	I/O 22
1/01	GND	I/O 5	● 10	●21	●32	43 ●	54 ●	65●	I/O 17	GND	I/O 21
1/02	I/O3	1/0 4	●11	●22	●33	44 ●	55 ●	66 ●	I/O 18	I/O 19	I/O 20

2826 drw 02

#### HIP **TOP VIEW**

- 1. For module dimensions, please refer to the module drawings in the packaging section.
- 2. For the IDT7M7005 (32K x 16/32K x 16) version, pins 6 and 7 are no connects.

#### **PIN NAMES**

Name	Description
I/O 0-31	Data Inputs/Outputs
A 0-16	Address Inputs
WE 0-1	RAM Write Enables
WE 2-3	EEPROM Write Enables
CS 0-1	RAM Chip Selects
CS 2-3	EEPROM Chip Selects
ŌĒ	Output Enable
VCC	Power Supply
GND	Ground
<del></del>	2826 th 0

## RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

Γ	Grade	Ambient Temperature	GND	Vcc
	Commercial	0°C to +70°C	οV	5.0V ± 10%
	Military	-55°C to +125°C	٥V	5.0V ± 10%

#### TRUTH TABLE (1)

NOTE:

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	: X	Х	High Z	Standby
Read	L	L	Η.	Dout	Active
Write	L	note 1.	. L .	Din	Active
Read	L	Н	Н	High Z	Active

2826 tbl 02

1. For the SRAM array  $\overline{OE} = X$  (don't care); however, for the EEPROM array  $\overline{OE} = H \text{ (high)}.$ 

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN (1)	Input Capacitance (Data, CS, WE)	VIN = 0V	12	pF
CIN (2)	Input Capacitance (Address, OE)	VIN = 0V	50	pF
Соит	COUT Output Capacitance		15	рF

2826 tbl 03

#### NOTE:

1. This parameter is guaranteed by design but not tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	<b>V</b>
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA
	1	l	2	826 tbl 0

#### NOTE:

2826 tbl 05

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS (EEPROM)

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	ILI  Input Leakage Current			20	μА
lu	Input Leakage (Data, CS, WE)	Vcc = Max., Vin = GND to Vcc	<u> </u>	10	μА
ILO	Output Leakage	Vcc = Max. CS = Viн, Vouт = GND to Vcc	<del>-</del>	10	μА
lcc	Dynamic Operating Current	f = 5 MHz, lout = 0 mA Vcc = Max.		160	mA
ISB	Standby Supply Current (TTL)	CS ≥ 2V to Vcc + 1V		6	mA
Vol	Output Low Voltage	Vcc = Min., IoL = 6mA	· · · · · · · · · · · · · · · · · · ·	0.45	٧
Vон	Output High Voltage	Vcc = Min., IoH = -4mA	2.4	<del>-</del> ,	V

2826 tbl 07

## DC ELECTRICAL CHARACTERISTICS (SRAM)

Symbol	Parameter	Test Conditions	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
[ILI]	Input Leakage Current (Address, OE)	Vcc = Max., Vin = GND to Vcc	_	5	10	μА
lu	Input Leakage Current (Data, CS, WE)	Vcc = Max., Vin = GND to Vcc	-	10	20	μА
lto	Output Leakage Current	Vcc = Max.  CS = VIH, Vout = GND to Vcc	_	5	10	μА
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> f = fMAX, Output Open	_	400	440	mA
ISB	Standby Supply Curent	Vcc = Max., <del>CS</del> ≥ ViH f = fMAx, Output Open		40	140	mA
ISB1	Full Standby Supply Current	CS ≥ Vcc -0.2V VIN > Vcc -0.2V or < 0.2V	_	40	40	mA
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA	<del>-</del>	0.4	0.4	V
Vон	Output High Voltage	VCC = Min., IOH = -4mA	2.4	_	_	٧


#### NOTES

1. For  $TA = 0^{\circ}C$  to  $+70^{\circ}C$  versions only.

2. For Ta = -55°C to +125°C versions only.

#### **AC TEST CONDITIONS (EEPROM)**

<del>-</del>	<del></del>
In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2
	2826 tbl 0



\* Including scope and jig

Figure 1. Output Load

Figure 2. Output Load (for tcHz)

## **AC ELECTRICAL CHARACTERISTICS (EEPROM)**

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7M7005Sxx/xxCH 7M7005Sxx/xxCHB										
		-7	75	-	95	-1	25	-1	50	-2	00	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
READ	CYCLE											
trc	Read Cycle Time	75		95		125		150		200		ns
taa	Address Access Time	_	75	_	95	_	125	_	150	_	200	ns
tacs	Chip Select Access Time		75		95	_	125	_	150		200	ns
tOE	Output Enable to Output Valid	_	40	-	50		55	_	70	_	80	ns
tcHZ (1)	Chip Select to Output in High Z	0	40	0	50	0 :	55	0	55	0	60	ns
ton	Output Hold from Address Change	0		0	_	0	_	0	_	0	_	ns
WRITI	E CYCLE									*****************		
twc	Write Cycle Time	0.4	10	0.4	10	0.4	10	0.4	10	0.4	10	ms
tah	Address Hold Time	50	_	50		50		50		. 50	·	ns
tas	Address Setup Time	2	_	2		2		2		2	_	ns
twp	Write Pulse Width	105	_	105		105	-	105	_	105	_	ns
tcs	CS Set-up Time	0		0		0		0	_	0	_	ns
tch	CS Hold Time	0		0	_	0	_	0		0	_	ns
tDS	Data Set-up Time	55	_	55	_	55	_	55		55	. —	ns
tDH	Data Hold Time	0		0		0	_	0	<del>-</del> .	0		ns
PAGE	MODE WRITE CYCLE		,									
twc	Write Cycle Time	0.4	10	0.4	10	0.4	10	0.4	10	0.4	10	ms
tah	Address Hold Time	50		50		50		50		50		ns
tas	Address Setup Time	2	_	2		2	_	2		2		ns
tDS	Data Set-up Time	55	_	55	. —	55	_	55		55		ns
tDH	Data Hold Time	0		0		0		0		0		ns
twp	Write Pulse Width	105		105		105		105		105		ns
tBLC	Byte Load Cycle Time	0.2	200	0.2	200	0.2	200	0.2	200	0.2	200	μs
twph	Write Pulse Width High	55		55		55		55	· · · —	55		ns
	POLLING CYCLE							54.				
tDH (1)	Data Hold Time	0		0	. —	0	_	0		0		ms
tOEH (1)	Output Enable Hold Time	0		0		0		0		0		ns
tOE (1)	Output Enable to Output Delay	_	100	<u> </u>	100	_	100	_	100	l –	100	ns
twR (1)	Write Recovery Time	2	-	2		2		2		2		ns

#### NOTE

<sup>1.</sup> This parameter is guaranteed by design but not tested.

## **AC TEST CONDITIONS (SRAM)**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2826 tbl 08




Figure 1. Output Load

Figure 2. Output Load (for tCLZ, tOLZ, tCHZ, tOHZ, tOHZ, tOHZ)

\*Including scope and jig

## **AC ELECTRICAL CHARACTERISTICS (SRAM)**

 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

!				:		M7005S						- 1
			25		30		35		10	-4		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE		*					20.53				
trc	Read Cycle Time	25		30		35	<b>—</b> .	40	10 <u>1442</u> 11	45	· —	ns
taa	Address Access Time	_	25	-	30	_	35	_	40	_	45	ns
tacs	Chip Select Access Time	_	25	_	30	-	35	_	40	_	45	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	-	5	_	5		5	_	5	-	ns
toe	Output Enable to Output Valid	_	12	_	13	_	15	_	20		25	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2		2		2	l —	5	_	5	_	ns
tCHZ <sup>(1)</sup>	Chip Select to Output in High Z	l —	12	_	15	_	17		20		20	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	12	_	13	_	15	_	20	_	20	ns
toH	Output Hold from Address Change	3	_	3	-	5	_	5	_	5	<u>, —                                    </u>	ns
WRITE CY	YCLE										1 - 1	1.0
twc	Write Cycle Time	25	-	30		35	_	40	_	45	_	ns
tcw -	Chip Select to End of Write	20	_	25	-	30	_	35	_	40		ns
taw	Address Valid to End of Write	20	_	25		30	_	35		40	<b>—</b>	ns
tas	Address Set-up Time	0		0		0	_	2	_	2	<b>—</b>	ns
twp	Write Pulse Width	20		23		25	_	30	-	35	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z		12	_	13	_	17		20	_	20	ns
tDW	Data to Write Time Overlap	13	l —	15	_	16		16	_	20	_	ns
tDH	Data Hold from Write Time	3		3		3	_	3		5	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	. 5	_	5.	_	5	_	5		5	-	ns

NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

## В

## AC ELECTRICAL CHARACTERISTICS (SRAM CONTINUED)


 $(VCC = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7M7005Sxx/xxCH 7M7005Sxx/xxCHB										
		-50		-60		-70		-85		-100		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE												
trc	Read Cycle Time	50		60		70		85		100		ns
tAA	Address Access Time	_	50	_	60		70		85	_	100	ns
tacs	Chip Select Access Time	_	50		60		70	_	85		100	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	_	5	_	5	_	5	_	ns
toE	Output Enable to Output Valid	l –	- 30		30	_	35	_	40		45	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5	_	5	I —	5	I —	5	_	ns
tCHZ <sup>(1)</sup>	Chip Select to Output in High Z	_	20	_	25	_	30	-	35		40	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	20		25	. —	30		35	_	40	ns
toH	Output Hold from Address Change	5	-	5	1 —	- 5	_	5	_	5	—	ns
WRITE C	CLE											
twc	Write Cycle Time	50		60		70	_	85		100	I —	ns
tcw	Chip Select to End of Write	45	_	55	_	65	_	80	_	90	T —	ns
taw	Address Valid to End of Write	45		55	_	65	_	80		90	T —	ns
tas	Address Set-up Time	2	_	2	_	- 5	_	5	_	5	I —	ns
twp	Write Pulse Width	40		45		45		50		55	-	ns
twn	Write Recovery Time	0	_	0	T —	0	-	0	T -	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z	1-	20		25	_	30	_	35	_	40	ns
tDW	Data to Write Time Overlap	25		30	<u> </u>	30	-	35	l –	40	T -	ns
tDH	Data Hold from Write Time	5	T —	5	<u> </u>	5		5		5	T-	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	<u> </u>	5	<b> </b>	5	<u> </u>	5		- 5	-	ns
IOTE:	1		<del></del>						-		•	2826 tbl (

This parameter is guaranteed by design, but not tested.

#### **EEPROM TIMING WAVEFORMS**


## TIMING WAVEFORM OF READ CYCLE<sup>(1)</sup>




#### NOTES:

1. This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)




## TIMING WAVEFORM OF PAGE MODE WRITE CYCLE (1)



#### NOTES

1. A6 through A14 must specify the page address during each High to Low transitions of WE (or CS). OE must be High only when WE and CS are both Low.

## TIMING WAVEFORM OF DATA POLLING CYCLE




#### NOTES:

- 1. This parameter is guaranteed by design but not tested.
- 2. A6 through A14 must specify the page address during each High to Low transitions of WE (or CS). OE must be High only when WE and CS are both Low.


B

#### **SRAM TIMING WAVEFORMS**


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




- 1. WE is high for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- 3. Address valid prior to or coincident with CS transition low.
- 4.  $\overline{OE} = V_{IL}$
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1, 2, 3, 5)



- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (twp) of a low \(\overlap\) and a low \(\overlap\).
   twn is measured from the earlier of \(\overlap\)S or \(\overlap\)E going High to the end of write cycle.
- 4. During this period, I/O pins are in the output state, input signals must not be applied.
- If the CS Low transition occurs simultaneously with or after the WE Low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested. During a WE controlled write cycle, write pulse (twp > twhz + tow) to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If OE is high during an WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **ORDERING INFORMATION**



2826 drw 08

## 64K x 16 BICMOS STATIC RAM MODULE

PRELIMINARY IDT7MB4064

#### **FEATURES:**

- · High density 1 megabit BiCMOS static RAM module
- · Low profile 40-pin DIP (Dual In-line Package)
- Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible
- · Multiple GND pins for maximum noise immunity


#### DESCRIPTION:

The IDT7MB4064 is a 64K x 16 BiCMOS static RAM module constructed on an epoxy laminate (FR-4) substrate using 4 64K x 4 static RAMs in plastic SOJ packages. Availability of two chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 256K static RAMs fabricated in IDT's high performance, high reliability BiCEMOS™ technology. The IDT7MB4064 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MB4064 is packaged in a 40 pin FR-4 DIP (Dual In-line Package). The DIP configuration allows 40 pins to be placed on a package 2.0 inches long and 0.60 inches wide and 0.36 inches tall.

All inputs and outputs of the IDT7MB4064 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.


#### PIN CONFIGURATION(1)



#### NOTE:

 For module dimensions, please refer to the module drawings in the packaging section.

#### **FUNCTIONAL BLOCK DIAGRAM**



2827 drw 01

#### PIN NAMES

1 111 11/111111111111111111111111111111	
I/O0-15	Data Inputs/Outputs
A0-15	Addresses
CSL, CSU	Chip Selects Lower, Upper
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2827 tbl 01

BICEMOS is trademark of Integrated Device Technology, Inc.

COMMERCIAL TEN	/IPERATI	URE R	ANGE
----------------	----------	-------	------

**MAY 1991** 

DSC-7080/-191

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

NOTE:

2827 tbl 05

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commerical	0°C to +70°C	OV	5.0V ± 10%

2827 tbl 06

2827 tbl 04

#### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	V(IN) = 0V	10	рF
CIN(A)	Input Capacitance (Address & Control)	V(IN) = 0V	40	pF
Соит	Output Capacitance	V(OUT) = 0V	14	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

#### **TRUTH TABLE**

Mode	CS	ŌĒ	WE	Output	Power
Read	L	L	Н	DATAOUT	Active
Write	L	X	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

2827 tbl 02

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	, V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%. TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
Input Leakage   VCC = Max.; VIN = GND to VCC   (Address and Control)		Vcc = Max.; Vin = GND to Vcc	_	40	μА	
[LI]	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		10	μА	
lLO	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	_	10	μА	
Vol	Output Low	Vcc = Min., IoL = 8mA		0.4	V	
Vон	Output High	VCC = Min., IOH = -4mA	2.4		V	
lcc	Operating Current	Vcc = Max,CS ≤ VIL; f = fMAX, Outputs Open	_	720	mA	

<sup>1.</sup> VIL (min) = -1.5V for pulse width less than 10ns.

## ${\sf R}$

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4




Figure 1. Output Load

Figure 2. Output Load (for tolz, tohz, tchz, tchz, tchz, twhz, tow)




Figure 3. BiCMOS Output Load

Figure 4. Lumped Capacitive Load, Typical Derating

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


					7MB40	64BxxP				1.
	*	-10	(2)	-12	(2)	-	15	-1	7	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	10		12	_	15	_	17		ns
taa	Address Access Time	_	10		12	_	15		17	ns
tacs	Chip Select Access Time		4	_	5		6	_	7	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	_	2		2	_	2	_	ns
tOE	Output Enable to Output Valid		4	_	5		6		7	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2	l –	2	_	2	_	2		ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	<u> </u>	6	_	7		8		9	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	3		4	_	5	_	6	ns
tOH	Output Hold from Address Change	5	l —	5	_	5	_	5	_	ns
Write Cy	cle						r <sub>s</sub>			
twc	Write Cycle Time	- 10	_	12	_	15	_	17	_	ns
tcw	Chip Select to End of Write	7	_	8	_	9		10		ns
taw	Address Valid to End of Write	8	_	9	_	10	_	11		ns
tas	Address Set-up Time	0	_	0	_	0		0		ns
twp	Write Pulse Width	8	_	9	_	10		11	_	ns
twR	Write Recovery Time	0		0		0		0	I –	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		4		5	_	6	_	7	ns
tDW	Data to Write Time Overlap	4		5	_	6	_	8	_	ns
tDH	Data Hold from Write Time	0	_	0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2	_	2		2		ns

#### NOTES


1. This parameter is guaranteed by design, but not tested.

2. Preliminary specifications only.


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




- Address valid prior to or coincident with  $\overline{CS}$  transition low.  $\overline{OE} = VIL$ . 3.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1)</sup>




## TIMING WAVEFORM OF WRITE CYCLE NO. 2<sup>(1,6)</sup>



- WE or CS must be high during all address transitions.
   A write occurs during the overlap (twn) of a low CS.

- twis measured from the earlier of CS or WE going high to the end of the write cycle.
  During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
- OE is continuously low (OE = VIL).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

#### **ORDERING INFORMATION**



2827 drw 11



#### 256K x 20 **BICMOS/CMOS STATIC RAM** MODULE

**PRELIMINARY IDT7MB4065** 

#### **FEATURES:**

- High density 256K x 20 BiCMOS/CMOS static RAM module
- Low profile 48-pin FR-4 DIP (Dual In-line Package)
- Fast access time: 12ns (max.)
- · Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL compatible
- · Multiple GND pins for maximum noise immunity

#### **DESCRIPTION:**

The IDT7MB4065 is a 256K x 20 BiCMOS/CMOS static RAM module constructed on an epoxy laminate (FR-4) substrate using 5 256K x 4 static RAMs in plastic SOJ packages. The IDT7MB4065 is available with access time as fast as 12ns with minimal power consumption.

The IDT7MB4065 is packaged in a 48 pin FR-4 DIP (Dual In-line Package). The dual row configuration allows 48 pins to be placed on a package 2.4 inches long, 600 mils wide and 0.35 inches tall.

All inputs and outputs of the IDT7MB4065 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### PIN CONFIGURATION(1)

GND 🗔	1	48
I/O19 🗀	2	47 🗀 A17
I/O18 🗀	3	46 🗀 A16
I/O17 🗀	4	45 🔲 A <sub>15</sub>
I/O16	5	44 🔲 A14
I/O15 🗀	6	43 🔲 A13
I/O14 🔙	7	42 🔲 A <sub>12</sub>
I/O13	8	41 🔲 A11
I/O12	9	40 🔲 A10
I/O11	10	39 A <sub>9</sub>
I/O10	-11	38 🔲 CSU
GND	12	37 🔲 CSL
Œ 🗀	13	36 🔲 GND
I/O9	14	35 WE
I/O8 🗀	15	34 🔲 A8
I/O7 🗀	16	33 🔲 A7
I/O6	17	32 🔲 A6
I/O5	18	31 🔲 A5
I/O4 🗀	19	30 🔲 🗛
I/O3 🗀	20	29 🔲 A3
I/O2	21	28 🔲 A2
I/O1	22	27 🔲 A1
1/00 🔲	23	26 🔲 Ao
Vcc 🖂	24	25 🔲 GND

2828 drw 01


UPDATE 1 B

#### DIP **TOP VIEW**

#### NOTE:

1. For module packaging dimensions, please refer to the module drawings in the packaging section.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN NAMES

I/O0-19	Data Inputs/Outputs
<b>A</b> 0-17	Address
CSL	Chip Selects - Lower Byte
CSU	Chip Selects - Upper Byte
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Comm.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2828 tbl 02 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **TRUTH TABLE**

Mode	<u>cs</u>	ŌĒ	WE	Output	Power
Standby	Н	X	х	Hi-Z	Standby
Read	L	L	Н	Dout	Active
Write	L	Х	L	Din	Active
Read	L L	Н	Н	Hi-Z	Active

2828 tbl 08

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	-	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧
NOTE:				2	828 tbl 03

#### RECOMMENDED OPERATING TEMPERA-**TURE AND SUPPLY VOLTAGE**

Grade	Amblent Temperature	GND	Vcc
Commercial	0°C to +70°C	οV	5.0V ± 10%

2828 tbl 04

#### **CAPACITANCE**

 $(TA = +25^{\circ}C, F = 1.0MHz)$ 

Symbol	Parameter (1)	Conditions	Max.	Unit
C IN(D)	Input Capacitance	VIN = 0V	12	рF
C IN(A)	Input Capacitance (Address and Control)	VIN = 0V	42	рF
Соит	Output Capacitance	Vout = 0V	12	рF

#### NOTE:

1. This parameter is guaranteed by design but not tested.

2828 tbl 09

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%. TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LI	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	<del>-</del>	50	μΑ
lu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		10	μΑ
lLO	Output Leakage	Vcc = Max.; CS = ViH, Vout = GND to Vcc	_	10	μА
Vol	Output Low	VCC = Min., IOL = 8mA	<del>-</del>	0.4	V
Voн	Output High	VCC = Min., IOH = -4mA	2.4	. —	٧


Symbol	Parameter	Test Conditions	7MB4065B <sup>(1)</sup> Max.	7MB4065S Max.	Unit
Icc	Dymanic Operating Current	f = fMAX <sup>(2)</sup> ; CS = ViL VCC = Max.; Output Open	1000	750	mA
ISB	Standby Supply Current	CS ≥ VIH, VCC = Max. Outputs Open, f = fMax <sup>(2)</sup>		300	mA
ISB1	Full Standby Supply Current	CS ≥ Vcc - 0.2V; F = 0 Vin > Vcc - 0.2V or < 0.2V		10	mA


1. Preliminary specifications only.

2. fmax = 1/tRC

<sup>1.</sup> VIL = -2.0V for pulse width less than 10ns.

#### **AC TEST CONDITIONS**








Figure 1. Output Load

Figure 2. Output Load (for tolz, tohz, tchz, tclz, twhz, tow)

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MB4065BxxP								
7.0		-1:	2 <sup>(2)</sup>	-15	(2)	-17	7 <sup>(2)</sup>			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
Read Cy	Read Cycle									
trc	Read Cycle Time	12	_	15		17	_	ns		
taa	Address Access Time	_	12	_	15	_	17	ns		
tacs	Chip Select Access Time		7		8	_	9	ns		
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	_	2	-	2	_	ns		
tOE	Output Enable to Output Valid	_	5	_	6	_	8	ns		
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2	_	2		2		ns		
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	, <u> </u>	7 7		8		10	ns		
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		4		5	_	6	ns		
ton	Output Hold from Address Change	5	_	5		5		ns		
Write Cy	cle									
twc	Write Cycle Time	. 12	_	15		17	-	ns		
tcw	Chip Select to End of Write	8	_	9		10	-	ns		
taw	Address Valid to End of Write	. 9	_	10	<u> </u>	12	. — .	ns		
tas	Address Set-up Time	0.		0	_	0		ns		
twp	Write Pulse Width	9	_	10		12	_	ns		
twn	Write Recovery Time	0		0	_	0		ns		
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	5	_	6	_	7	ns		
tDW	Data to Write Time Overlap	5	* * *	6	_	8	_	ns		
tDH ·	Data Hold from Write Time	0		0		0	_	ns		
tow <sup>(1)</sup>	Output Active from End of Write	2	/	2	3. <u>—</u> 1917	2		ns		

#### NOTES:

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.




Figure 3. BICMOS Output Load




Figure 4. BiCMOS Lumped Capacitive Load, Typical Derating

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


	**	7MB4065SxxP										
	The second secon	-	20(2)	-2	5		30		35		15	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycl	e											
trc	Read Cycle Time	20		25		30		35		45	_	ns
taa	Address Access Time	-	20	-	25		30		35	_	45	ns
tacs	Chip Select Access Time	-	20	T -	25		30	_	35	_	45	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5		5	_	5	_	5		ns
tOE	Output Enable to Output Valid	_	10	_	12	-	15	_	18	_	23	ns
toLZ(1)	Output Enable to Output in Low Z	0	_	0		0	_	0	_	0	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	10	_	12	-	15	_	18	_	20	ns
tOHZ(1)	Output Disable to Output in High Z		10	T -	10	-	10	_	10	-	10	ns
ton	Output Hold from Address Change	3		3		3	_	5 .		5		ns
tPU (1)	Chip Select to Power Up Time	0		0	_	0		0.		0	_	ns
tPD(1)	Chip Deselect to Power Down Time		20		25	-	30	_	35	_	45	ns
Write Cycl	e :			<del></del>								-
twc	Write Cycle Time	20		25		30	_	35	_	45		ns
tcw	Chip Selection to End of Write	15		20		25	_	30	_	40	_	ns
taw	Address Valid to End of Write	15		20	<u> </u>	25		30		40	_	ns
tas	Address Set-up Time	0		0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20	_	25	_	30	_	35		ns
twr	Write Recovery Time	0	_	0	_	0		0		0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		13		15		18	_	20	_	23	ns
tow	Data to Write Time Overlap	12	_	15	_	17	_	20	<del>-</del>	25		ns
tDH	Data Hold from Write Time	0		0	_	0		0		0		ns
tow(1)	Output Active from End of Write	0		0		0		0	_	0	_	ns

UPDATE 1 B

#### NOTES


- 1. This parameter is guaranteed by design but not tested.
- 2. Preliminary specifications only.

## TIMING WAVEFORM OF READ CYCLE NO. 1 (1)




## TIMING WAVEFORM OF READ CYCLE NO. 2 (1,2,4)


2828 drw 05



## TIMING WAVEFORM OF READ CYCLE NO. 2 (1,3,4)




- 1. WE is High for Read Cycle.
- 2. Device is continuously selected.  $\overline{CS} = VIL$ .
- 3. Address valid prior to CS transition low.
- 4.  $\overline{OE}$  = VIL.
- 5. Transition is measured ±200 mV from steady state. This parameter is guaranteed by design, but not tested.




2828 drw 08

## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CYCLE) (1,5,6)



- 1. WE or CS must High during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low WE.
- 3. twp is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, so input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. If CS is low during this period, I/O pins are in the output state, and input signals must not be applied.
- 9. Transition is measured ±200 mV from steady state. This parameter is guaranteed by design, but not tested.

#### **ORDERING INFORMATION**





# 256K X 16 BICMOS/CMOS STATIC RAM MODULE

#### PRELIMINARY IDT7MB4066

#### **FEATURES:**

- High density 4 megabit BiCMOS/CMOS static RAM module
- Low profile 48-pin FR-4 DIP (Dual In-line Package)
- · Fast access time: 12ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible
- · Multiple GND pins for maximum noise immunity

#### **DESCRIPTION:**

The IDT7MB4066 is a 256K x 16 CMOS static RAM module constructed on an epoxy laminate (FR-4) substrate using 4 256K x 4 static RAMs in plastic SOJ packages. Availability of two chip select lines (one for each group of two RAMs) provides byte access. The IDT7MB4066 is available with access time as fast as 12ns with minimal power consumption.

The IDT7MB4066 is packaged in a 48 pin FR-4 DIP (Dual In-line Package). The dual row configuration allows 48 pins to be placed on a package 2.4 inches long, 600 mils wide and 0.35 inches tall.


All inputs and outputs of the IDT7MB4066 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### PIN CONFIGURATION (1)

	_			•	
GND	1 -		48		Vcc
I/O15	2		47		<b>A</b> 17
I/O14 🗀	3		46		A16
I/O13 🗀	4		45		A15
I/O12	5	: C .	44		<b>A</b> 14
I/O11	6		43		A13
I/O10	7		42		<b>A</b> 12
I/O9	8		41		A11
I/O8	9		40		<b>A</b> 10
NC 🗀	10		39		<b>A</b> 9
NC 🗀	11		38		<del>CSU</del>
GND _	12	9 5	37		CSL
OE 🗀	13		- 36		GND
NC 🗀	14		35		WE
NC 🗀	15		34		Ав
I/O7 🗀	16		33		<b>A</b> 7
I/O6	17		32	□	A <sub>6</sub>
I/O5	18		31		<b>A</b> 5
I/O4	19		30		A <sub>4</sub>
I/O3 🗔	20		29		Аз
I/O2	21		28		<b>A</b> 2
I/O1 🗔	22	*	27		<b>A</b> 1
1/0₀ □	23	27.	26		Ao
Vcc 🖂	24		25		GND

DIP 2829 drw

#### **FUNCTIONAL BLOCK DIAGRAM**



2829 drw 02

#### PIN NAMES

UPDATE 1 B

I/O0-15	Data Inputs/Outputs
A0-17	Address
CSL	Chip Select - Lower Byte
CSU	Chip Select - Upper Byte
WE	Write Enable
ŌĒ	Output Enable
NC	No Connect
Vcc	Power
GND	Ground

2829 tbl 01

 For module dimensions, please refer to the module drawings in the packaging section.

**COMMERCIAL TEMPERATURE RANGE** 

**MAY 1991** 

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Comm.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2829 tbl 02 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2		6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	. V
NOTE:		·		2	829 tbl 0

1. VIL = -2.0V for pulse width less than 10ns.

#### 2829 tbl 03

#### **RECOMMENDED OPERATING TEMPERA-TURE AND SUPPLY VOLTAGE**

	Ambient	1.00	1 2
Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	οV	5.0V ± 10%

2829 tbl 04

#### **TRUTH TABLE**

Mode	<u>cs</u>	ŌĒ	WE	Output	Power
Standby	Н	X	Х	Hi-Z	Standby
Read	L	L	Н	Dout	Active
Write	L	Х	L	Din	Active
Read	L	Н	Н	Hi-Z	Active

2829 tbl 08

#### **CAPACITANCE**

 $(TA = +25^{\circ}C, F = 1.0MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C IN(D)	Input Capacitance	VIN = OV	12	pF
C IN(A)	Input Capacitance (Address and Control)	VIN = 0V	36	рF
Соит	Output Capacitance	Vout = 0V	12	pF

2829 tbl 09

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage (Address and Control)	Vcc = Max.; VIN = GND to Vcc	_	40	μА
lu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		10	μА
lto	Output Leakage	Vcc = Max.; CS = ViH, VouT = GND to Vcc	_	10	μА
Vol	Output Low	Vcc = Min., IoL = 8mA		0.4	٧
Vон	Output High	Vcc = Min., IoH = -4mA	2.4	. · ·	٧

Symbol	Parameter	Test Conditions	7MB4066B <sup>(1)</sup> Max.	7MB4066S Max.	Unit
ICC	Dymanic Operating Current	f = fMAX <sup>(2)</sup> ; CS = VIL VCC = Max.; Output Open	800	600	mA
ISB	Standby Supply Current	CS ≥ VIH, VCC = Max. Outputs Open, f = fMax <sup>(2)</sup>		240	mA
ISB1	Full Standby Supply Current	CS ≥ Vcc - 0.2V; F = 0 Vin > Vcc - 0.2V or < 0.2V	_	8	mA

#### NOTES:

1. Preliminary specifications only.

2.  $f_{MAX} = 1/t_{RC}$ 

## B

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times Input Timing Reference Levels	5ns 1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2829 tbl 06




Figure 1. Output Load

Figure 2. Output Load 2829 drw 03 (for tolz, tohz, tchz, tclz, twhz, tow)

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MB4066BxxP						
		-1	2 <sup>(2)</sup>	-1	-15 <sup>(2)</sup>		7 <sup>(2)</sup>	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle						200	
tRC	Read Cycle Time	12		15		17	_	ns
tAA	Address Access Time		12	_	15	_	17	ns
tacs	Chip Select Access Time		7	_	8	_	9	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	<del>-</del>	2		2	-	ns
tOE ·	Output Enable to Output Valid	_	5	_	6	_	8	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2		2	_	2		ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	7	T	8	T	10	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		4	_	5	_	6	ns
tон	Output Hold from Address Change	5		5		- 5	_	ns
Write Cy	cle						•	
twc	Write Cycle Time	12		15		17		ns
tcw	Chip Select to End of Write	8	_	9	l	10		ns
taw	Address Valid to End of Write	9		10		12		ns
tas	Address Set-up Time	0		0	_	0	_	ns
twp	Write Pulse Width	9	_	10	_	12	_	ns
twn	Write Recovery Time	0	_	0	T	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	5		6	_	7	ns
tDW	Data to Write Time Overlap	5		6	_	8	_	ns
tDH	Data Hold from Write Time	0		0		0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2	T	2		ns

#### NOTES:

- 1. This parameter is guaranteed by design, but not tested.
- 2. Preliminary specifications only.

2829 tol 09




Figure 3. BICMOS Output Load




Figure 4. BiCMOS Lumped Capacitive Load, Typical Derating

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

						7MR40	66SxxP					- 5
	lander of the second se	<del>  .</del>	20(2)	-2	5		30 30	-3	15	-45		Γ
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	Brings and war and the second		<u> </u>	•	-					. e1 e ta		
trc	Read Cycle Time	20		25	-	30	-	35	_	45		ns
taa	Address Access Time	_	20		25	-	30	_	35	, <del>-</del>	45	ns
tacs	Chip Select Access Time	—	20	_	25	T	30	7.	35	_	45	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	<del></del>	5	_	5	_ ·	5	_	5 .	-	ns
toe	Output Enable to Output Valid	-	10	_	12	T -	15	-	18	<b>—</b>	23	ns
toLZ(1)	Output Enable to Output in Low Z	0	_	0		0	_	0		0		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	10	_	12	1 –	. 15	- ;	18	_	20	ns
tOHZ(1)	Output Disable to Output in High Z		10		10	1 —	10	· <del>-</del>	. 10	_	10	ns
to <sub>H</sub>	Output Hold from Address Change	3		3	_	3		5		5		ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0		0	–	0		0	-	ns
tPD(1)	Chip Deselect to Power Down Time	_	20	_	25	T-	30	_	35	<b>—</b>	45	ns
Write Cycl	9	:		:	100							
twc	Write Cycle Time	20	_	25	_	30		35	-	45		ns
tcw	Chip Selection to End of Write	15		20	-:	25		30		40	-	ns
taw	Address Valid to End of Write	15	<del></del>	20		25	_	30		40	_	ns
tas	Address Set-up Time	0		0	_	0	_	0		0	_	ns
twp	Write Pulse Width	15		20		25		30		35		ns
twn	Write Recovery Time	0		0		0		0		0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	· —	13	_	15	T -	18	_	20	<b> </b>	23	ns
tow	Data to Write Time Overlap	12		15		17		20		25	_	ns
toн	Data Hold from Write Time	0		0		0	_	0		0	-	ns
tow(1)	Output Active from End of Write	0		0		0		0		0		ns


#### NOTES:

1. This parameter is guaranteed by design but not tested.


2. Preliminary specifications only.

# В


## TIMING WAVEFORM OF READ CYCLE NO. 1 (1)




## TIMING WAVEFORM OF READ CYCLE NO. 2 (1,2,4)




#### TIMING WAVEFORM OF READ CYCLE NO. 2 (1,3,4)



- 1. WE is High for Read Cycle.
- 2. Device is continuously selected.  $\overline{CS} = VIL$ .
- 3. Address valid prior to CS transition low.
- 4.  $\overline{OE} = VIL.$
- 5. Transition is measured ±200 mV from steady state. This parameter is guaranteed by design, but not tested.




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CYCLE) (1,5,6)



- 1. WE or CS must High during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low WE.
- 3. twp is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, so input signals must not be applied.

  5. If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. If CS is low during this period, I/O pins are in the output state, and input signals must not be applied.
- 9. Transition is measured ±200 mV from steady state. This parameter is guaranteed by design, but not tested.

#### **ORDERING INFORMATION**






#### 256K x 32 CMOS STATIC RAM MODULE

PRELIMINARY IDT7MB4067

#### **FEATURES:**

- · High density 8 megabit static RAM module
- Low profile 60 pin DIP (Dual In-line Package)
- Very fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- · Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible
- Multiple GND pins and decoupling capacitors for maximum noise immunity

#### PIN CONFIGURATION(1)



#### DIP TOP VIEW

#### NOTE:

1. For package dimensions, please refer to the module drawings in the packaging section.


#### **DESCRIPTION:**

The IDT7MB4067 is a 256K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MB4067 is available with access time as fast as 20ns with minimal power consumption.

The IDT7MB4067 is packaged in a 60 pin DIP (Dual In-line Package). The DIP configuration allows 60 pins to be placed on a package 3.0 inches long and 0.6 inches wide and 0.365 inches tall.

All inputs and outputs of the IDT7MB4067 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN NAMES**

A0-A17	Addresses
I/O0-31	Data Inputs/Outputs
CS₀	Chip Select for I/Oo-7
CS₁	Chip Select for I/O8-15
CS₂	Chip Select for I/O16-23
<del>CS</del> ₃	Chip Select for I/O24-31
WE <sub>0</sub>	Write Enable for I/O0-15
WE₁	Write Enable for I/O16-31
GND	Ground
Vcc	Power

2830 tbl 01

BICEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

#### **COMMERCIAL TEMPERATURE RANGE**

**MAY 1991** 

2830 drw 01

Output

Hi-Z

Dout

Din

141

Power

Standby

2830 tbl 02

Active Active

#### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cvo	Data I/O Capacitance	V(IN) = 0V	15	pF
CIN(W)	Input Capacitance (WE)	V(IN) = 0V	35	pF
CIN(C)	Input Capacitance (CS)	V(IN) = 0V	18	pF
CIN(A)	Input Capacitance (Address)	V(IN) = 0V	60	pF

#### NOTE:

This parameter is guaranteed by design but not tested.

ABSOLUTE MAXIMUM RATINGS(1)							
Symbol	Rating	Value	Unit				
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V				
TA	Operating Temperature	0 to +70	°C				
TBIAS	Temperature Under Bias	-10 to +85	°C				
Tstg	Storage Temperature	-55 to +125	°C				
IOUT	DC Output Current	50	mA				

WE

Х

Н

#### NOTES:

**TRUTH TABLE** 

Mode

Read

Write

Standby

CS

Н

L

1. Stresses greater than those listed under ABSOLUTE MAXIMUM

RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING **CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL (min) = -1.5V for pulse width less than 10ns.

#### **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2830 tbl 06

2830 tbl 05

2830 tbl 04

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%. TA = 0^{\circ}C to +70^{\circ}C)$ 


			7MB		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
lu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	<u> </u>	10	μА
lLO	Output Leakage	Vcc = Max.; CS = ViH, Vout = GND to Vcc	_	10	μА
Vol	Output Low	Vcc = Min., IoL = 8mA	_	0.4	V
Vон	Output High	Vcc = Min., IoH = -4mA	2.4	_	٧

			7M	B4067	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lcc	Dynamic Operating Current	f = fMAX; $\overline{\text{CS}}$ = VIL VCC = Max.; Output Open		1200	mA
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fMAX		480	mA
ISB1	Full Standby Supply Current	<del>CS</del> ≥ Vcc − 0.2V; f = 0 ViN > Vcc − 0.2V or < 0.2V		80	mA

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 & 2

2830 tbl 08






Figure 1. Output Load

Figure 2. Output Load (for tCH Z, tCLZ, tWHZ,tOW)

\* Includes scope and jig.

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


		7MB4067SxxP										
		-20	(2)	72	25	ទុ	0	-	5	-4	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	20		25	_	30		35	_	45		ns
taa	Address Access Time		20		25	_	30		35		45	ns
tacs	Chip Select Access Time		20	<u> </u>	25	_	30	-	35	_	45	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5		5		5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10	_	. 12	_	15		18	_	20	ns
tOH	Output Hold from Address Change	3	<i>;</i>	3		3	_	5	_	5	-	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	- 0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	20	_	25	_	30		35	- I	45	ns
Write Cy	cle											
twc	Write Cycle Time	20	I —	25	_	30	l —	35		45	4	ns
tcw	Chip Select to End of Write	15	_	20		25		30		40		ns
taw	Address Valid to End of Write	15		20	_	25	— ,	30		40	_	ns
tas	Address Set-up Time	0	_	0	-	0	I —	0	_	0	_	ns
twp	Write Pulse Width	15		20	-	25		30	_	35	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		13		15		18		20		23	ns
tow	Data to Write Time Overlap	12		15	_	17		20	_	25	_	ns
tDH	Data Hold from Write Time	0		0	_	0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	. — .	0	_	0	[	0	_	0	-	ns

NOTES


1. This parameter is guaranteed by design, but not tested.

2. Preliminary specifications only.


## TIMING WAVEFORM OF READ CYCLE NO. 1 (1)



## TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)




## TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)




- 3. Address valid prior to or coincident with CS transition low.
- OE = VIL. 4.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) (1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1, 2, 3, 5)



- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (twe) of a low S and a low WE.
   twn is measured from the earlier of S or WE going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.
- 7. During a WE controlled write cycle, the write pulse width must be the larger of twp or (twHz + tbW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow.

#### **ORDERING INFORMATION**



2830 drw 010



# DUAL (16K x 60) DATA/INSTRUCTION CACHE MODULE FOR IDT79R3000 CPU

#### PRELIMINARY IDT7MB6139

#### **FEATURES:**

- High-speed CMOS static RAM module constructed to support the IDT79R3000 RISC CPU as a complete data and instruction cache
- Operating frequencies to support 12MHz, 16.7MHz, 20MHz, 25MHz and 33MHz IDT79R3000
- Available in high-density, low profile 128-pin QIP (Quad In-line Package) with special stand-off
- Surface mounted SO components on a multi-layer epoxy substrate (FR-4)
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- On-board address latches for direct interface to the IDT79R3000 CPU
- TTL compatible I/Os
- Single 5V (± 10%) power supply

#### PIN CONFIGURATION

							_	
GND	65 66 66 67 68 69 70 71 72 73 74 75 76 77 78 80 81 82 83 84 85 86 89 90 91 91 92 93 94 95	GND D1 D3 D5 D7 D9 OE1 GND D10 OE5 D12 CC A1 A3 A5 GND LE1 LE3 LE2 GND D21 OE2 GND D22 GND D22 COE6 D24 D26 D28 D28 D30 D30 D30 VCC		VCC N.C. D58 D56 GND WE4 D54 D51 GND A12 A10 A8 LE2 LE4 GND D47 D45 D43 WE7 GND D42 D40 VCC D37 D35 GND	128(1) 127(1) 127(1) 127(1) 125(1) 125(1) 123(1) 122(1) 119(1) 118(1) 119(1) 119(1) 119(1) 109(1) 109(1) 101(1) 101(1) 102(1) 101(1) 102(1) 101(1) 102(1) 101(1) 102(1) 103(1) 104(1) 109(1) 10	64 64 61 63 61 61 60 60 60 59 58 55 54 55 55 54 49 48 44 44 44 44 44 44 41 40 39 38 37 36 36 36 36 36 36 36 36 36 36 36 36 36		VCC N.C. D59 D57 D55 OE4 CST8 D52 A13 A11 A9 CST8 D52 A13 A11 A9 CST8 D52 A13 A11 D49 D48 D44 OE7 CST3 D53 D54 D55 D52 D52 D53 D54 D55 D55 D55 D55 D55 D55 D55 D55 D55
			QIP				2800	drw 01
							-000	J. W U 1

#### NOTES:

 Pins 62, 63, 126, and 127 must be connected to GND for proper operation of this module.

**TOP VIEW** 

For module dimensions, please refer to module drawings in the packaging section.

#### DESCRIPTION:

The IDT7MP6139 is a 240K-byte high-speed CMOS static RAM cache module constructed on a multilayer epoxy substrate (FR-4) using 28 (16K X 4) SRAMs, 8 IDT74FCT373 latches, and a IDT74FCTT244 buffer.

The construction and specifications of this module have been optimized to support its use as a complete 16K deep Instruction and Data cache for the IDT79R3000 MIPs $^{\text{TM}}$  microprocessor.


The IDT7MB6139 is organized as two separate banks of 16K x 60 with the IDT74FCT373s being used as address latches. The two banks of RAM with their associated address latches share a common 14-bit ADDRESS bus and a common 60-bit DATA bus. The chip select, write enable, RAM output enable and latch enable controls for the two banks are brought out separately to support interleaving access to the two banks of RAM. Each bank of address latches reduces the capacitance loading on the outpuits of the latches; thereby, enhancing CPU performance.

All inputs and outputs of the IDT7MB6139 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.


#### **PIN NAMES**

Do - D59	Data Inputs/Outputs
A0 - A13	Address Inputs
LE1 - LE4	Latch Enables
CS11 - CS18	RAM Selects
WE1 - WE8	Write Enables
OE1 - OE8	Output Enables
GND	Ground
Vcc	Power Supply
N.C.	No connection (1)

#### **CACHE - BANK "A"**



**CACHE - BANK "B"** 



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Comm.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperture	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2800 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **TRUTH TABLE**

Mode	CS1	CS2	ŌĒ	WE	Output	Power
Standby	Н	Х	X	Х	High Z	Standby
Standby	Х	Η	Х	Х	High Z	Standby
Read	L	L	L	Н	Dout	Active
Read	L	L	Н	Н	High Z	Active
Write	L	L	Х	L	DIN	Active

2800 tbl 07

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6	٧
ViL	Input Low Voltage	-0.5 <sup>(*)</sup>	_	0.8	٧

NOTE: 1. Vև (min.) = -3.0V for pulse width less than 20ns.

#### 2800 tbl 03

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2800 tbl 04

## CAPACITANCE $^{(1)}$ ( $T_A = +25^{\circ}$ C, F = 1.0 MHz)

Symbol	Parameter	Conditions	Тур.	Unit					
CIN	Input Capacitance	VIN = 0V	30	рF					
COUT	Output Capacitance	Vout = 0V	18	pF					
NOTE: 2800 tbl 08									

NOTE:

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC=5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


			12 MHz		16.7 MHz		20 MHz		25 MHz		33 MHz		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lu .	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	-20	20	-20	20	-20	20	-20	20	-20	20	μА
llo ""	Output Leakage Current	Vcc = Max., $\overline{CS}$ = VIH, Vout = GND to Vcc	-10	10	-10	10	-10	10	-10	10	-10	10	μА
ICC1	Operating Current	CS = VII, VCC = Max. Outputs Open, f = 0	_	3000		3000		3000	_	3500	_	3750	mA
ICC2	Dynamic Operating Current	Vcc = Max., $\overline{\text{CS}}$ = VII, f = fMAX, Outputs Open		3750		3750	_	4050	_	4500	_	4750	mA
ISB1	Full Standby Operating Current	$\overline{\text{CS}} \ge \text{Vcc} - 0.2\text{V}, \text{Vin} > \text{Vcc} - 0.2\text{V} \text{ or } < 0.2\text{V}$	_	450	_	450	_	450	_	600	_	750	mA
ISB	Standby Power Supply Current	CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX		1500	_	1500	_	1650	_	1800		2000	mA
Vон	Output High Voltage	Vcc = Min., IOH = 4mA	2.4	_	2.4	_	2.4	_	2.4	_	2.4	_	٧
VOL	Output Low Voltage	Vcc = Min. IoL = 8mA	_	0.4	_	0.4	_	0.4	_	0.4	_	0.4	٧


<sup>1.</sup> This parameter is guaranteed by design but not tested.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V					
Input Rise/Fall Times	5ns					
Input Timing Reference Levels	1.5V					
Output Reference Levels	1.5V					
Output Load	See Figures 1 and 2					

2800 tbl 06





\* Including scope and jig.

Figure 1. Output Load

Figure 2. Output Load (for toLz, toHz)

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

•	ı					<del></del>				<del></del>		
		12MHz		16.7 MHz		20 MHz		25 MHz		33 MHz		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	lead Cycle											
tle	Latch Enable Width	8	_	6	_	6	_	6	-	6	_	ns
tas	Address Setup Time to LE	4	_	2	_	2	_	4	_	4	_	ns
tan	Address Hold Time from LE	3	_	1.5	_	1.5	_	3.5	_	3.5	_	ns
tAA <sup>(2)</sup>	Address Access Time	_	45	_	35	_	30	_	25	_	20	ns
tacs	Chip Select Time	_	40	_	30	-	25	_	20	_	15	ns
toe	Output Enable Time		22	_	17	_	13	_	8		5	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	2	16	2	14	2	10	2	8	2	6	ns
toHZ <sup>(1)</sup>	Output Disable to Output in Low Z	5	_	5		5	_	5		5		ns
Write Cyc	cle garage de la company		1 1									
tLE	Latch Enable Width	8	_	6		6	_	6	<u> </u>	6	<b>—</b>	ns
tas	Address Setup Time to LE	4	_	. 2	_	2	_	- 4	<b>—</b>	4	_	ns
tan	Address Hold Time from LE	3	1 —	1.5	_	1.5	_	3.5	_	3.5	_	ns
taw	Address Valid to End of Write	40	_	30		25	-	23	_	20	_	ns
tcw	Chip Select to End of Write	35	_	25	_ :	20	_	:18		15		ns
twp	Write Pulse Width	30	_	25	T- T	20		17		12	_	ns
tDW	Data Valid to End of Write	20	_	13		13		11	<u> </u>	8	-	ns
tDH	Data Hold Time	0		0	_	0	_	0	_	0	_	ns


#### NOTES:

2800 tbl 07

1. This parameter is guaranteed by design but not tested.

2. LE already asserted.

## TIMING WAVEFORM OF READ CYCLE<sup>(1)</sup>




#### NOTES:

- WE and CS must be High for all address transitions.
- 2. This parameter is guaranteed by design but not tested.

В


#### TIMING WAVEFORM OF WRITE CYCLE<sup>(1)</sup>



#### NOTE:

1. A write occurs (twp) during the overlap of a Low  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  and a High LE.

#### **ORDERING INFORMATION**



В



#### 128K x 8 64K x 8 CMOS DUAL-PORT STATIC RAM MODULE

ADVANCE INFORMATION IDT7MP1021 IDT7MP1023

#### **FEATURES**

- High density 1M/512K CMOS dual-port static RAM module
- · Fast access times:
  - 25, 30, 35, 40, 50, 65ns
- · Fully asynchronous read/write operation from either port
- · On-board semaphore (SEM) controls
- Surface mounted plastic components on a 64-pin FR-4 SIMM (Single In-line Memory Module)
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Single 5V (±10%) power supply
- · Input/outputs directly TTL compatible

#### PIN CONFIGURATION

vcc	1		1
		2	GND
L_OE	3	4	R_OE
L_R/W	5	6	R_R/W
L_SEM	7	. 8	R_SEM
L_CS	9	10	R_CS
L_I/O(0)	11	12	R_I/O(0)
L_I/O(1)	13	- 14	R_I/O(1)
GND	15	16	R_I/O(2)
L_I/O(2)	17	18	R_I/O(3)
L_I/O(3)	19	20	R_I/O(4)
L_I/O(4)	21	22	R_I/O(5)
L_I/O(5)	23	24	R_I/O(6)
L_I/O(6)	25	26	R_I/O(7)
L_I/O(7)	27	28	R_A(0)
L_A(0)	29	30	R_A(1)
L_A(1)	31	32	R_A(2)
L_A(2)	33	34	R_A(3)
L_A(3)	35	36	R_A(4)
L_A(4)	37	38	R_A(5)
L_A(5)	39	40	R_A(6)
L_A(6)	41	40	R_A(7)
L_A(7)	43		
L_A(8)	45	44	R_A(8) GND
L_A(9)	47	46	
L_A(10)	49	48	R_A(9)
L_A(11)	51	50	R_A(10)
L_A(12)	53	52	R_A(11)
L_A(13)	55	54	R_A(12)
L_A(14)	57	56	R_A(13)
L_A(15)	59	58	R_A(14)
L_A(16)	61	60	R_A(15)
GND	63	62	R_A(16)
GIAD		64	VCC

SIMM TOP VIEW

#### **DESCRIPTION:**

The IDT7MP1021/IDT7MP1023 is a 128K x 8/64K x 8 high-speed CMOS dual-port static RAM module constructed on a multilayer glass epoxy laminate (FR-4) substrate using eight IDT7006 (16K x 8) dual-port RAMs and two IDT 74FCT138 decoders or depopulated using only four IDT7006s and two decoders. This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. The  $\overline{\text{SEM}}$  controls can be used to facilitate port-to-port communication via "handshake" signaling. The  $\overline{\text{SEM}}$  controls are logic latches which are part of the IDT7006 but independent of the dual-port RAM memory array. This control allows the signalling of information to easily pass through the dual-port module.

The IDT7MP1021/1023 module is packaged on a multilayer glass expoxy laminate (FR-4) 64-pin SIMM (Single Inline Memory Module) with dimensions of only 3.85" x 0.305" x 1.12". Maximum access times as fast as 25ns over the commercial temperature range are available.

All inputs and outputs of the IDT7MP1021/1023 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

#### **PIN NAMES**

Left Port	Right Port	Description
L_A (0-16)	R_A (0-16)	Address Inputs
L_I/O (0-7)	R_I/O (0-7)	Data Inputs/Outputs
L_R/W	R_R∕₩	Read/Write Enables
L_CS	R_CS	Chip Select
L_ <u>OE</u>	R_OE	Output Enable
L_SEM	R_SEM	Semaphore Control
V	cc	Power
G	ND	Ground

CEMOS is a trademark of Integrated Device Technology, Inc.

IDT7MP4046



#### 256K x 16 CMOS STATIC RAM MODULE

#### **FEATURES:**

- · High-speed 4 megabit CMOS static RAM module
- Fast access time: 70ns (max.)
- · Low power consumption
  - Active: 220mA max.
  - CMOS Standby: 450µA max.
  - Data retention: 250μA max. (Vcc= 2V)
- Surface mounted small outline plastic packages on a 45 pin FR-4 SIP (Single In-line Package)
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible


#### DESCRIPTION:

The IDT7MP4046 is a 256K x 16 CMOS static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using 4 128K x 8 static RAMs in small outline plastic packages and a one-of-four decoder. Availability of two Write Enables and two Output Enables provides byte access and output control flexibility. The IDT7MP4046 is available with access times as fast as 70ns with a maximum operating current of 220mA. For battery backup applications, there is a very low data retention current.

The IDT7MP4046 is packaged in a 45 pin FR-4 SIP (Single In-line Package). This results is a package 4.5 inches in length and 0.14 inches in thickness.

All inputs and outputs of the IDT7MP4046 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.


#### **FUNCTIONAL BLOCK DIAGRAM**



В

CEMOS is a trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATION(1, 2)



#### SIP 2832 drw 02 FRONT VIEW

#### NOTES:

 For module dimensions, please refer to the module drawings in the packaging section.

2. Pins 21 and 24 must be tied together.

#### **PIN NAMES**

I/O0-I/O15	Data Inputs/Outputs
A0-A17	Addresses
CS	Chip Select
WE0-1	Write Enables
OE0-1	Output Enables
Vcc	Power
GND	Ground

2832 tbl 01

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

2832 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **CAPACITANCE**(1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN(A)	Input Capacitance (Address)	VIN = 0V	30	pF
CIN(D)	Input Capacitance (Data, WE, OE)	VIN = 0V	15	рF
CIN(C)	Input Capacitance(CS)	VIN = 0V	8	рF
Cout	Output Capacitance	Vout = 0V	20	pF

NOTE:

2832 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	T —	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

#### TRUTH TABLE

Mode	CS	WE	Output	Power
Standby	Н	Х	High Z	Standby
Read	L	Н	DATAOUT	Active
Write	L	L	High Z	Active

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Š	F1.	Ambient		
	Grade	Temperature	GND	Vcc
	Commercial	0°C to +70°C	OV	5.0V ± 10%

2832 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc	-	4	μА
lto	Output Leakage	Vcc = Max. CS = VIH, VOUT = GND to Vcc		4	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA	:	0.4	V
Vон	Output High Voltage	Vcc = Min., IOH = -1mA	2.4		V
lcc	Dynamic Operating Current	Vcc = Max., $\overline{\text{CS}}$ = ViL, f = fMax, Output Open	<del>-</del>	220	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ ViH, Vcc = Max., f = fмax, Ouput Open		12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	CS ≥ VHC, VIN ≥ VHC or ≤ VLC Vcc = Max., Output Open	<del>-</del>	450	μА

2832 tbl 02

2832 tbl 07

2832 tbl 10

#### DATA RETENTION CHARACTERISTICS (1)


 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max. cc @ 2.0V	Unit
VDR	Vcc for Data Retention	— — — — — — — — — — — — — — — — — — —	2.0		٧
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V		250	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V	0	# 10 <u></u>	ns
tR <sup>(3)</sup>	Operation Recovery Time	Vin ≥ - 0.2V	tRC <sup>(2)</sup>	<del></del>	ns

#### NOTES:

- 1. Vcc = 2V, Ta = +25°C.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by design, but not tested.

#### **DATA RETENTION WAVEFORM**



B

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2
	2832 tbl 08

5V 480Ω DATAOUT 30pF\*

Figure 1. Output Load




Figure 2. Output Load (for tcLz, toLz, tcHz, toHz, toW, and tWHZ)

\*Including scope and jig

#### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

7MP4046LxxS						1.0	1.			
			70	-8	5	-100	00	-1	20	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE		•							
trc	Read Cycle Time	70		85	_	100	1 22 1	120	_	ns
taa	Address Access Time		70	_	85		100	_	120	ns
tacs	Chip Select Access Time		70	_	85	-	100	_	120	ns
toE	Output Enable to Output Valid		45		48	_	50	-	60	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		30	-	33		35		40	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0.	_	0	_	0		0		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	_	5		5	_	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		40	-	43		45		50	ns
ton	Output Hold from Address Change	10		10	l —	10	<u> </u>	10		ns
WRITE C	YCLE		<del>1</del>	•		•		-		
twc	Write Cycle Time	70		85	. —	100	I —	120	l –	ns
twp	Write Pulse Width	55	_	65	_	75	_	90	-	ns
tas	Address Set-up Time	0	_	2	_	- 5		5	-	ns
taw	Address Valid to End of Write	65		82		90	_	100	_	ns
tcw	Chip Selection to End of Write	65	_	. 80	_	85	_	100		ns
tDS	Data Set-up Time	35	-	38	_	40	<u> </u>	45	l —	ns
tDH	Data Hold Time	0	_	0	-	0	<u> —</u>	0	_	ns
twn	Write Recovery Time	0		0		0	<del>  -</del>	0		ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z		30		33	_	35		40	ns
tow <sup>(1)</sup>	Output Active from End of Write	. 0	_	0	-	0	_	. 0		ns


NOTE:

1. This parameter is guaranteed by design, but not tested.


#### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- WE is high for Read Cycle.
- Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- Address valid prior to or coincident with  $\overline{CS}$  transition low.  $\overline{OE} = VIL$ .
- 4.
- Transition is measured ±200mV from steady state. This parameter is guaranteed, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




#### NOTES:

- 1. WE or CS must be high during all address transitions.

- A write occurs during the overlap (twP) of a low CSand a low WE.
   twn is measured from the earlier of CS or WE going High to the end of write cycle.
   During this period, I/O pins are in the output state and inputs signals must not be applied.
   If the CS Low transition occurs simultaneously with or after the WE Low transitions, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).. This parameter is graranteed by design, but not tested.
- During a WE controlled write cycle, write pulse ((twp) > twnz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required two. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **ORDERING INFORMATION**





#### 256KB/ 1MB/ 4MB **IDT79R4000 SECONDARY CACHE** MODULE BLOCK FAMILY

**PRELIMINARY IDT7MP6074** IDT7MP6084 **IDT7MP6094** 

#### **FEATURES:**

- High-speed BiCEMOS™/CEMOS™ secondary cache module block constructed to support the IDT79R4000
- Available as a pin compatible family to build 256 kilobyte. 1 megabyte and 4 megabyte secondary caches
- Zero wait-state operation
- Four word line size
- Operating frequencies to support 50MHz and 75MHz IDT79R4000
- Available as a set of four identical high density 80 lead (gold-plated fingers) SIMMs (Single In-Line Memory Modules)
- Surface mounted plastic components on a multilaver epoxy laminate (FR-4) substrate
- Multiple ground pins and decoupling capacitors for maximum noise immunity
- TTL compatible I/Os
- Single 5V (±10%) power supply


#### **DESCRIPTION:**

The IDT7MP6074 is a 256 kilobyte IDT79R4000 secondary cache module block constructed on a multilayer epoxy laminate substrate (FR-4), using 11 16K x 4 static RAMs and 2 IDT74FBT2827 drivers. The IDT7MP6084 is a 1 megabyte IDT79R4000 secondary cache module block using 11 64K x 4 static RAMs, and the IDT7MP6094 is a 4 megabyte IDT79R4000 secondary cache module block using 11 256K x 4 static RAMs. The IDT74FBT2827 has internal 25Ω series resistors and BiCEMOS™ I/Os resulting in the fastest propagation times with minimal overshoot and ringing. Four identical cache module blocks comprise a full secondary cache.

The IDT7MP6074/84/94 support use in an IDT79R4000based system at speeds of 50MHz and 75MHz with zero waitstate operation. Module supports a four word line size. For other line sizes, please consult factory.

All inputs and outputs of the IDT7MP6074/84/94 are TTLcompatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refresh for operation.

#### **FUNCTIONAL BLOCK DIAGRAM**



BICEMOS and CEMOS are trademarks of Integrated Device Technology Inc.

**COMMERCIAL TEMPERATURE RANGE** 

**MAY 1991** 

#### PIN CONFIGURATION(1, 2)

GND I/O0 I/O2 I/O4 I/O6 I/O71 I/O13 GND I/O16 I/O18 I/O20 I/O22 VCC I/O24 I/O26 I/O26 I/O25 I/O31	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40	VCC I/O1 I/O3 I/O5 GND I/O10 I/O12 I/O15 I/O17 I/O19 I/O23 I/O25 I/O27 I/O29 I/O32
I/O33 I/O35 WE A1 A3 A5 GND DCS A7 A9 A11 A12 A14 A16 TCS GND T2 T4 T6 VCC	41 43 45 47 49 51 53 55 57 61 63 65 67 69 71 73 75 77	42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80	I/O34 GND A0 A2 A4 A6 VCC OE A8 A10 GND A13 A15 A17 T0 T1 T3 T5 T7 GND

#### SIMM TOP VIEW

#### NOTES:

- For the IDT7MP6084 (1MB version), pins 67 and 68 are no connects for proper operation of the module. For the IDT7MP6074 (256KB version), pins 65, 66, 67 and 68 are no connects for proper operation of the module.
- For package dimensions, please refer to the module drawings in the packaging section.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5V ± 10%

#### **PIN NAMES**

I/Oo-35	Data Inputs/Outputs
To-7	Tag Inputs/Outputs
A0-17	Address Inputs
DCS	Data Chip Select
TCS	Tag Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power Supply
GND	Ground
<u> </u>	<u> </u>

t bl 01

#### **CAPACITANCE**

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	VIN = 0V	10	pF
CIN(A)	Input Capacitance (A1-15, OE, TCS, DCS)	VIN = 0V	10	pF
CIN(B)	Input Capacitance (Ao, WE)	VIN = 0V	100	pF
COUT	Output Capacitance	Vout = 0V	10	pF

NOTE:

1. This parameter is guaranteed by design, but not tested.

tbl 03

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	. 0	0	٧
VIH	Input High Voltage	2.2		6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:1. V<sub>I</sub>L = -1.5V for pulse width less than 10ns.

tbl 04

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating <sup>(1)</sup>	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### OTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

tbl 05

drw 02

UPDATE 1 B 235

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			50MHz 75MHz				
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI1	Input Leakage (except Ao, WE)	Vcc = Max., Vin = GND to Vcc	_	10	_	10	μА
<b> </b> LI2	Input Leakage (Ao, WE)	Vcc = Max., Vin = GND to Vcc		110	_	110	μА
ILO	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc		10	_	10	μА
Icc	Operating Current	CS = VIL; Vcc = Max., Outputs Open	_	2200	_	TBD	mA
Vон	Output High Voltage	Vcc = Min., IoH = -4mA	2.4	ŀ	2.4	_	٧
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA	_	0.4	_	0.4	٧

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load

Figure 2. Output Load (for tolz and tohz)

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


		7MP6	074S50 084S50 094S50	7MP60	974S75 984S75 994S75	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ C	YCLE					
taa	Address Access Time	_	25		15	ns
tOE	Output Enable to Output Valid		25	_	15	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	20	<del>-</del>	13	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	_	ns
WRITE C	YCLE				with the state of	
taw	Address Valid to End of Write	25	_	15	_	ns
twp	Write Pulse Width	20	_	10	_	ns
tow	Data Valid to End of Write	17		8	. <del></del> , , , , , ,	ns
tDH	Data Hold Time	0		0	<del>-</del>	ns

NOTE:

1. This parameter is guaranteed by design but not tested.

<sup>\*</sup> Including scope and jig.

#### **TIMING WAVEFORM OF READ CYCLE(1)**




drw 04

#### NOTES:

1. This parameter is guaranteed by design, but not tested.


#### **TIMING WAVEFORM OF WRITE CYCLE**



 ${f B}$ 

drw 07

#### **ORDERING INFORMATION**



drw 08



#### 128K/ 256K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL™. i486™

PRELIMINARY IDT7MP6085 IDT7MP6087

#### **FEATURES:**

- 128K/ 256K byte pin compatible secondary cache modules
- Ideal for use with Chips and Technologies M/PAX™ multiprocessor chipset
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write
- Matches all timing and signals of the i486 processor
- · Operates with i486 speeds of up to 50MHz
- 80 lead FR-4 SIMM (Single-in-Line Memory Module)
- · Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

#### **DESCRIPTION:**

The IDT7MP6085 and the IDT7MP6087 are pin compatible secondary cache modules. The IDT7MP6085 is a 128K byte cache and the IDT7MP6087 is a 256K byte cache. The IDT7MP6087 uses eight IDT71589 32K x 9 CacheRAMs in plastic surface mount packages mounted on both sides of a


multilayer epoxy laminate (FR-4) substrate with gold-plated lead fingers while the IDT7MP6085 uses four IDT71589s on one side of the same substrate. Extremely high speeds are achieved using IDT's high performance, high reliability CEMOS™ technology. This module is designed to facilitate the implementation of the highest performance secondary caches for the i486 and is ideal for designs with Chips and Technologies M/PAX™ multiprocessor chipset.

The IDT7MP6085 and IDT7MP6087 RAMs contain a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

The SIMM package configuration allows 80 leads to be placed on a package 4.65 inches long by 0.56 inches tall. The IDT7MP6085 is 0.21 inches thick, and the IDT7MP6087 is 0.35 inches thick. The IDT7MP6085 and IDT7MP6087 are available to interface with a 50MHz i486. All inputs and outputs of the IDT7MP6085 and IDT7MP6087 are TTL compatible and operate from a single 5V power supply.

#### **FUNCTIONAL BLOCK DIAGRAM**



BICEMOS, CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc. Intel and I486 are trademarks of Intel Corp.

M/PAX is a trademark of Chips and Technologies, Inc.

COMMERCIAL TEMPERATURE RANGE

**MAY 1991** 

#### PIN CONFIGURATION(1, 2)

GND VCC I/O1 I/O3 I/O5 I/O7 WE1 I/O10 I/O12 I/O14 I/O16 GND CS2 OE2 A1 A3 A5 A7 GND	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40	GND I/O0 I/O2 I/O4 I/O8 GND I/O11 I/O13 I/O15 I/O17 CS0 OEb A0 A2 A4 A6 ADS VCC
VCC CLK A9 A11 A13 VCC CS3 OE3 I/O 18 I/O 22 I/O 24 I/O 26 GND I/O 29 I/O 31 I/O 33 I/O 35 GND	41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77	42 44 46 50 52 54 56 68 60 62 64 66 70 72 74 76 78	GND A8 A10 A12 A14 CS1 OE1 GND I/O19 I/O21 I/O23 I/O25 WE2 WE3 I/O30 I/O32 I/O32 I/O34 VCC GND

#### SIMM TOP VIEW

#### 2834 drw 02

#### NOTES:

- For the IDT7MP6085 (128K byte) version, pins 27, 29, 53, 55 are no connects
- For module dimensions, please refer to the module drawings in the packaging section.

#### **PIN NAMES**

A0-A14	Address Inputs
I/O0-I/O35	Data Input/Output
<u>CS</u> 0-3	Word Chip Select/Count Enable
WE₀-3	Byte Write Enables
OE0-3	Word Output Enables
ADS	Address Status
CLK	System Clock
GND	Ground
Vcc	Power

2834 tbl 01

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE

2834 tbl 03

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2834 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Votage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

2834 tbl 05

1. VIL = -3.0V for pulse width less than 5ns.

#### CAPACITANCE(1)

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
Cin	Input Capacitance (CS, OE, WE)	VIN = 0V	20	pF
CIN	Input Capacitance (Address, CLK, ADS)	VIN = 0V	70(2)	pF
CI/O	I/O Capacitance	Vout = 0V	20(3)	рF

NOTE

- This parameter is determined by device characterization but is not production tested and applies to both the IDT7MP6085 and IDT7MP6087 unless otherwise noted.
- 2. Specification for IDT7MP6085 is 42 pF.
- 3. Specification for IDT7MP6085 is 13pF.

#### TRUTH TABLE(1)

CLK	Previous ADS	ADS	Address	WE	CS	ŌĒ	1/0	Function
1	H	L	Valid Input	Х	Х			Preset Address Counter
1	Х	Н	_			_	_	Ignore External Address Pins
1	L	Х	_	_		_	_	Ignore External Address Pins
Î	X	Н			L	_		Sequence Address Counter
1	L	Х	_	_	L	_	-	Sequence Address Counter
î	Х	Н	<del>-</del>	_	Н	_	_	Suspend Address Sequencing
1	L	Х	. —	_	Н	_		Suspend Address Sequencing
_	_	. —	. —	_	_	Н	Hi-Z	Outputs Disabled
_	_		_	Н	_	L	DATAOUT	Read
1	Х	·H		L	L	Н	DATAIN	Write
1	, <b>L</b>	Х	—	L	L	Н	DATAIN	Write
_	<del>-</del>	_	<del></del> ,	L	L	L	_	Not Allowed

NOTE:

2834 tbl 11

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max. <sup>(1)</sup>	Unit
[lu]	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc		80 <sup>(2)</sup>	μΑ
_	(Address, CLK, ADS)				
/ [ki]	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	<del>-</del>	20	μΑ
	(CS, OE)				
lu	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	_	20 <sup>(3)</sup>	μΑ
	(Data, WE)		**		
lro	Output Leakage Current	CS = VIH, VOUT = 0V to VCC, VCC = Max.	— <u> </u>	20 <sup>(3)</sup>	μА
Vol	Output Low Voltage	loL = 8mA, Vcc = Min.		0.4	V .
Vон	Output High Voltage	loн = -4mA, Vcc = Min.	2.4	. —	٧

#### NOTES

- 1. Specifications apply to both the IDT7MP6085 and IDT7MP6087 unless otherwise noted.
- 2. Specification for IDT7MP6085 is 40µA.
- 3. Specification for IDT7MP6085 is 10µA.

#### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

			IDT7	MP6085	IDT7N		
Symbol	Parameter	Test Condition	50MHz <sup>(1)</sup>	25,33,40MHz	50MHz <sup>(1)</sup>	25,33,40MHz	Unit
ICC1	Operating Power Supply Current	CS ≤ VIL Outputs Open VCC = Max., f = 0 <sup>(2)</sup>	-	520		1040	mA
ICC2	Dynamic Operating Current	CS ≤ VIL Outputs Open Vcc = Max., f = fMAX <sup>(2)</sup>	1050	960	2100	1920	mA

NOTES:

<sup>1.</sup> H = HIGH, L = LOW, X = Don't Care, "-" = Unrelated, Hi-Z = High Impedance.

<sup>1.</sup> Preliminary specification only.

<sup>2.</sup> At f = fMAX, address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

#### **FUNCTIONAL DESCRIPTION**

The IDT7MP6085 and the IDT7MP6087 are based on the IDT71589 CacheRAM with internal edge-triggered registers dedicated to support the Intel i486 CPU. These registers support the fastest system designs and allow a 128K byte or larger cache to be designed to consume the smallest number of chips, the lowest power and board space, and allow the designer to avoid the use of expensive high-speed cache-tag RAMs and PLDs.

The internal registers are designed to support two high speed functions: Burst read cycles and a late-abort self-timed write cycle.

Burst read cycles are accomplished through the assertion of the ADS signal with a valid address input during the rising edge of the clock input. This address will be used to access the data in the CacheRAM module during the next clock cycle, and data will be output during the following three cycles in accordance with the i486's burst refill sequence (i.e., during the next cycle the address LSB is inverted, then the second LSB is inverted as the LSB is restored to its original value. etc.). Since the CacheRAM contains this counter internally. the critical clock-to-data time of even the fastest CPU speeds can be met by using a slower RAM module speed grade without resorting to chip-intensive interleaving schemes. Should the ADS signal be sampled as valid after having been sampled as invalid, any bursting in process will be reinitialized to the new address, and a new burst cycle will be started. The

burst counter wraps around at the end of the sequence and continues to count until stopped by the ADS or CS inputs. A fast copy-back scheme can harness this capability by reading, then writing the four burst addresses within a single burst cycle.

The self-timed write cycle significantly eases the timing of the address and data inputs during a write cycle, and allows the write/don't write decision to be postponed until the very end of the second cycle of a write cycle. During a write cycle. the address will be stroped into the address register during the first rising edge of the clock after the ADS input becomes valid. Data is sampled into the data input register during the next cycle's rising edge, as is the write enable input. If a write has been enabled the data will be written from the address and input data registers into the CacheRAM module during the second (low) phase of the clock of that cycle.

A chip select pin is provided to give control over interruption of write cycles and burst read cycles. When the CS input is used to interrupt a burst cycle, it operates as a synchronous input to the burst counter. A low level must be present on the chip select input and must satisfy data set-up and hold times in order for the counter to progress to its next state. To stop the counter at its current state, the chip select input must be taken high, and must stay high long enough to satisfy the CacheRAM module's data set-up and hold times. The  $\overline{CS}$  pin also is used as an auxiliary to the WE inputs. Writes can only be accomplished if both CS and WE are simultaneously sampled active.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2834 tbl 08




Figure 1. Output Load




Figure 1. Output Load (for tonz, tchz, tolz and tclz)

\*including scope and jig

2834 drw 04

## B

2834 tbl 10

#### AC ELECTRICAL CHARACTERISTICS


 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ} to +70^{\circ}C)$ 

		50M	Hz <sup>(1)</sup>	40M	Hz	33M	Hz	25N	/Hz	
Symbol	Name	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	20		25		30		40	T —	ns
tCH	Clock Pulse High	8		10	_	11	_	14	T —	ns
tCL	Clock Pulse Low	8	_	10		11		14	_	ns
tS1	Set-up Time (ADS, WE, CS)	4	_	4		4		5		ns
tS2	Set-up Time (Address, Input Data)	5	_	5		5		6	_	ns
tH1	Hold Time (CS↓ Input Data)	1	_	1	T — ,	1		1	_	ns
tH2	Hold Time (CS↑, WE, Address)	2	_	2	_	2		2	T —	ns
tadsh	Hold Time (ADS)	3	_	3		3	_	3	-	ns
tCD	Clock to Data Valid	_	14	_	19	_	24	_	34	ns
tDC	Data Valid After Clock	3	_	4	_	4	_	5		ns
tOE	Output Enable to Output Valid	_	. 7		. 8	_	9	_	10	ns
tolz	Output Enable to Output in Lo-Z(2,3)	2	_	2	_	2	I —	2	_	ns
tonz	Output Disable to Output in Hi-Z <sup>(2,3)</sup>	_	7	_	8	_	9		10	ns

#### NOTES:

- 1. Preliminary specifications only.
- 2. Transition is measured ±200mV from low or high impedance voltage with load (See AC Test Conditions, Figure 2).
- 3. This parameter is guaranteed by design but not tested.


#### TIMING WAVEFORM OF BURST READ CYCLE



#### NOTES:

- 1. If ADS goes low during a burst cycle, a new address will be loaded and another burst cycle will be started.
- 2. If CS is taken inactive during a burst read cycle, the burst counter will discontinue counting until CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters ts and th.
- 3. A-Data from input address
  - B-Data from input address except Ao is now Ao.
  - C-Data from input address except A<sub>1</sub> is now A<sub>1</sub>.
  - D-Data from input address except Ao and A1 are now  $\overline{A}o$  and  $\overline{A}1$ .

#### **TIMING WAVEFORM OF WRITE CYCLE**




#### 2834 drw 06

#### NOTES:

- OE Must be taken inactive at least as long as toHZ + ts before the second rising clock edge of write cycle.
   CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

#### TIMING WAVEFORM OF BURST WRITE CYCLE




#### NOTES:

- 1. OE Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- 2. A-Data to be written to original input address.
  - B-Data to be written to original input address except Ao is now  $\overline{Ao}$ .
  - C-Data to be written to original input address except A<sub>1</sub> is now A<sub>1</sub>.
  - D-Data to be written to original input address except Ao and A1 are now Ao and A1.
- 3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
- If CS is taken inactive during a burst write cycle the burst counter will discontinue counting until the CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters to and the CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

B

#### ORDERING INFORMATION



2834 drw 11



# 128K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL<sup>TM</sup> i486<sup>TM</sup>

PRELIMINARY IDT7MP6086

#### **FEATURES:**

- 128K byte direct mapped secondary cache module
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write
- · Matches all timing and signals of the i486 processor
- · Operates with i486 speeds of up to 50MHz
- 72 lead FR-4 SIMM (Single-in-Line Memory Module)
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

#### **DESCRIPTION:**

The IDT7MP6086, a 128K byte direct mapped secondary cache module, uses 4 IDT71589 32K x 9 CacheRAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) substrate with gold-plated leads. Extremely high speeds are achieved using IDT's high performance, high reliability CEMOS™ technology. This module is designed to facilitate the implementation of the

highest performance secondary caches for the i486 architecture while using low speed logic devices and consuming the minimum board space.

The IDT7MP6086 data RAMs contain a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle.


An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

Three program identification pins are provided so that the system can uniquely identify the IDT7MP6086.

Note that individual parity bits are grouped with their respective bytes, not all at the end.

The SIMM package configuration allows 72 leads to be placed on a package 4.25 inches long, 0.55 inches tall and 0.25 inches thick. The IDT7MP6086 is available to interface with a 50MHz i486. All inputs and outputs of the IDT7MP6086 are TTL compatible and operate from a single 5V power supply.

#### **FUNCTIONAL BLOCK DIAGRAM**



UPDATE 1 B

drw 0

CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc. Intel and 486 are trademarks of Intel Corp.

**COMMERCIAL TEMPERATURE RANGE** 

**MAY 1991** 

#### PIN CONFIGURATION(1, 2)

GND I/Oo I/O2 I/O4 I/O6 I/O8 WET I/O10 GND I/O13 I/O15 I/O17 A1 A3 A5 A7 ADS VCC	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35	GND Vcc I/O1 I/O3 I/O5 I/O7 WE0 I/O11 I/O12 I/O14 I/O16 A0 A2 A4 A6 A8 CLK
CS A9 A11 A13 I/O18 I/O20 I/O22 I/O22 I/O25 I/O27 I/O29 I/O31 I/O33 I/O35 PD1 VCC GND	38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72	37 39 41 43 45 47 49 51 53 55 57 61 63 65 67 69 71	GND OE A10 A12 I/O19 I/O23 I/O25 GND WE3 I/O30 I/O32 I/O34 PD0 PD2 GND

#### SIMM

#### NOTE: TOP VIEW

- 1. For module dimensions, please refer to the module drawings in the packaging section.
- 2. Please consult the factory regarding program identification pins.

#### **PIN NAMES**

A0-A14	Address Inputs
I/O0-I/O35	Data Input/Output
CS	Chip Select/Count Enable
WE0-3	Byte Write Enables
ŌĒ	Output Enable
ADS	Address Status
CLK	System Clock
PD0-2	Program Identification
GND	Ground
Vcc	Power

#### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance (Data)	VIN = 0V	13	pF
CIN	Input Capacitance (Address & Control)	VIN = OV	42	pF
CI/O	Output Capacitance	Vout = 0V	13	pF

#### NOTE

tbl 09

1. This parameter is guaranteed by design but not tested.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA .	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	.°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

· thi na

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5.0V ± 10%

tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Votage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOIE:

tbl 05

1. VIL = -3.0V for pulse width less than 5ns.

tbl 01

drw 02

#### DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%,TA = 0°c TO + 70°c)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc			
	(Address & Contol)		<del></del> .	40	μА
lu	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc			
	(Data)		·	10	μΑ
lLO	Output Leakage Current	CS = VIH, VOUT = 0V to VCC, VCC = Max.	_	10	μА
Vol	Output Low Voltage	lo <sub>L</sub> = 8mA, Vcc = Min.		0.4	V
Vон	Output High Voltage	loн = -4mA, Vcc = Min.	2.4	T -	V

(1)

960

50 MHz

1150

#### DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, TA = 0°c to +70°c)

 $\overline{CS} = VII$ 

Outputs Open
Vcc = Max., f = 0<sup>(2)</sup>
CS = VIL

Outputs Open VCC = Max., f = fMax<sup>(2)</sup>

**Test Condition** 

7MP6	6086xxM	erioria. Portuga					
0 MHz	33 MHz	25 MHz	Unit				
520	520	520	mA				

800

880

#### NOTES:

Symbol

ICC1

ICC2

1. Preliminary specification only.

Current

**Parameter** 

Operating Power Supply Current

**Dynamic Operating** 

2. At f = fMAX, address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

Tbl 08




Figure 1. Output Load




Figure 1. Output Load (for toHz, tcHz, toLz and tcLz)

\*including scope and jig

В

tbl 06

mΑ

#### **FUNCTIONAL DESCRIPTION**

The IDT7MP6086 is an extremely fast 128K byte CMOS static CacheRAM module with internal edge-triggered registers dedicated to the support of the Intel i486 CPU. These registers support the fastest systems and allow a 128K byte or larger cache to be designed to consume the smallest number of chips, the lowest power and board space, and allow the designer to avoid the use of expensive high-speed cachetag RAMs and PLDs.

The internal registers are designed to support two high speed functions: Burst read cycles, and a late-abort self-timed write cycle.

Burst read cycles are accomplished through the assertion of the  $\overline{ADS}$  signal with a valid address input during the rising edge of the clock input. This address will be used to access the data in the CacheRAM module during the next clock cycle, and data will be output during the following three cycles in accordance with the i486's burst refill sequence (i.e., during the next cycle the address' LSB is inverted, then the second LSB is inverted as the LSB is restored to its original value, etc.). Since the CacheRAM contains this counter internally, the critical clock-to-data time of even the fastest CPU speeds can be met by using a slower RAM module speed grade without resorting to chip-intensive interleaving schemes. Should the  $\overline{ADS}$  signal be sampled as valid after having been sampled as invalid, any bursting in process will be reinitialized to the new address, and a new burst cycle will be started. The

burst counter wraps around at the end of the sequence and continues to count until stopped by the  $\overline{ADS}$  or  $\overline{CS}$  inputs. A fast copy-back scheme can harness this capability by reading, then writing the four burst addresses within a single burst cycle.

The self-timed write cycle significantly eases the timing of the address and data inputs during a write cycle, and allows the write/don't write decision to be postponed until the very end of the second cycle of a write cycle. During a write cycle, the address will be strobed into the address register during the first rising edge of the clock after the ADS input becomes valid. Data is sampled into the data input register during the next cycle's rising edge, as is the write enable input. If a write has been enabled the data will be written from the address and input data registers into the CacheRAM module during the second (low) phase of the clock of that cycle.

A chip select pin is provided to give control over interruption of write cycles and burst read cycles. When the  $\overline{\text{CS}}$  input is used to interrupt a burst cycle, it operates as a synchronous input to the burst counter. A low level must be present on the chip select input and must satisfy data set-up and hold times in order for the counter to progress to its next state. To stop the counter at its current state, the chip select input must be taken high, and must stay high long enough to satisfy the CacheRAM module's data set-up and hold times. The  $\overline{\text{CS}}$  pin also is used as an auxiliary to the  $\overline{\text{WE}}$  inputs. Writes can only be accomplished if both  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are simultaneously sampled active.

#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, TA = 0° to +70°C)

				7MP6086xxM						
		50 N	1Hz <sup>(1)</sup>	40 N	ИНZ	33 N	/Hz	25	ИHz	1
Symbol	Name	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	20	_	25		30	_	. 40	I —	ns
tcH	Clock Pulse High	8	_	10	_	11.	_	14	_	ns
tCL	Clock Pulse Low	8		10		11		14	T '	ns
tS1	Set-up Time (ADS, WE, CS)	4	_	4		4		- 5	T	ns
tS2	Set-up Time (Address, Input Data)	5	_	5	_	5		6	I —	ns
tH1	Hold Time (CS↓ Input Data)	1	_	1	_	1	_	1	-	ns
tH2	Hold Time (CS↑, WE, Address)	2	_	2	_	2	_	2	_	ns
tadsh	Hold Time (ADS)	3	_	3	_	. 3	_	3	_	ns
tCD	Clock to Data Valid	_	14	_	19	_	24		34	ns
tDC	Data Valid After Clock	3	-	4		4	_	5	I —	ns
tOE	Output Enable to Output Valid		7		8	_	9	_	10	ns
tOLZ	Output Enable to Output in Lo-Z <sup>(2,3)</sup>	2	_	2	_	2		2	I —	ns
tonz	Output Disable to Output in Hi-Z(2,3)		7	_	8	_	9		10	ns


#### NOTES:

1. Preliminary specifications only.

2. Transition is measured ±200mV from low or high impedance voltage with load (Figure 2).

3. This parameter is guaranteed, but not tested.

#### TIMING WAVEFORM OF BURST READ CYCLE




NOTES:

- 1. If ADS goes low during a burst cycle, a new address will be loaded and another burst cycle will be started.
  2. If CS is taken inactive during a burst read cycle, the burst counter will discontinue counting until CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters ts and th.
- 3. A-Data from input address
  - B-Data from input address except Ao is now  $\overline{Ao}$ . C-Data from input address except A1 is now  $\overline{A1}$ .

  - D-Data from input address except Ao and A1 are now Ao and A1.


#### **TIMING WAVEFORM OF WRITE CYCLE**



#### NOTES:

DE Must be taken inactive at least as long as toHZ + ts before the second rising clock edge of write cycle.
 CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

#### TIMING WAVEFORM OF BURST WRITE CYCLE



#### NOTES:

- 1. OE Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- 2. A-Data to be written to original input address.
  - B-Data to be written to original input address except Ao is now Ao.

  - C-Data to be written to original input address except A1 is now \(\bar{A}\).

    D-Data to be written to original input address except A1 is now \(\bar{A}\).

    D-Data to be written to original input address except A0 and A1 are now \(\bar{A}\)0 and \(\bar{A}\)1.
- 3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.

  4. If CS is taken inactive during a burst write cycle the burst counter will discontinue counting until the CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters to and the CS timing is the same as any synchronous signal when used to block

writes or to stop the burst count sequence.



tbl 11

#### **TRUTH TABLE**


CLK	Previous ADS	ĀDS	Address	WE	टड	ŌĒ	I/O	Function
1	Н	L	Valid Input	Х	Х			Preset Address Counter
1	X	Н	_	_	_	_	_	Ignore External Address Pins
1	L	Х			_		_	Ignore External Address Pins
1	Х	Н		_	L	_		Sequence Address Counter
1	L L	Х	_		L	_	-	Sequence Address Counter
1	Х	Н	_		Н	_	_	Suspend Address Sequencing
1	L	Х		_	H-	_	<del>-</del>	Suspend Address Sequencing
_	<u> </u>	_	_	_	_	Н	Hi-Z	Outputs Disabled
	· —	_	_	Н	_	L	DATAOUT	Read
1	X	Н	_	L	L	Н	DATAIN	Write
1	L	Х	_	L	L	H	DATAIN	Write
_	· —		· <u> </u>	L	L	L		Not Allowed

NOTE:

= HIGH = LOW = Don't Care = Unrelated

- = Unrelated Hi-Z = High Impedance

#### **ORDERING INFORMATION**





#### FAST CMOS 32-BIT BUFFER/LINE DRIVER AND BIDIRECTIONAL TRANSCEIVER MODULES

PRELIMINARY IDT7MP9244T/AT/CTZ IDT7MP9245T/AT/CTZ

#### **FEATURES:**

- · High density 32-bit FCT Logic modules
- Equivalent to FAST™ speed and drive
- Low profile module 75-pin ZIP (Zig-zag In-line vertical Package)
- · Uses 70 mil pitch leads for maximum density
- Surface mount components on a multilayer epoxy laminate (FR-4) substrate
- · True TTL input and output compatible
  - VOH = 3.3V (typ.)
  - VOL = 0.3V (typ.)
  - --- IOL = 64mA
- · CMOS power levels (10mW typ. static)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity


#### **DESCRIPTION:**

The IDT7MP9244T/AT/CTand IDT7MP9245T/AT/CT logic modules are designed to be employed as 32-bit memory and address drivers, clock drivers and bus-oriented transmitter/receivers which require maximum board packing density. The IDTFCT logic components are built using advanced CEMOS™, a dual metal CMOS technology.

The IDT7MP9244T/AT/CT has byte output enable control and the IDT7MP9245T/AT/CT has word output enable and transmit/receive control.

The IDT7MP9244T/AT/CT and IDT7MP9245T/AT/CT are packaged in a 75 pin ZIP (Zig-zag In-line vertical Package) module offering the optimum in packing density. The dual row (70 mil lead pitch) vertical configuration allows 75 pins to be placed on a package 2.65 inches long, 510 mils tall and only 180 mils thick, resulting in a three-fold density improvement over an equivalent monolithic though-hole implementation.

#### **FUNCTIONAL BLOCK DIAGRAMS**



2836 drw 01b

CEMOS is a trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor Co.

#### PIN CONFIGURATION(1)

#### **IDT7MP9244**

		 	_
Dlo Dl1	1	2	DO₀
DI2		4	DO <sub>1</sub>
Dla	5 7	6	DO <sub>2</sub>
DI4	9	8	DОз
Dls	111	10	DO <sub>4</sub>
Dle	13	12	DO <sub>5</sub>
DI7	15	14	DO <sub>6</sub>
GND	17	16	DO <sub>7</sub>
ŌĒ2	19	18	ŌĒ <sub>1</sub>
Dla	21	20	GND
Dle	23	22	DO <sub>8</sub>
DI <sub>10</sub>	25	24	DO9 DO10
DI11	27	26 28	DO10 DO11
DI <sub>12</sub>	29	30	DO11
DI <sub>13</sub>	31	32	DO12
DI14	33	34	DO13
DI <sub>15</sub>	35	36	DO14 DO15
Vcc	37	38	Vcc
DI16	39	40	DO16
DI17	41	42	DO17
DI18	43	44	DO18
DI19	45	46	DO19
DI20	47	48	DO20
Dl21	49	50	DO21
Dl22	51	52	DO22
DI23	53	54	DO23
GND OE₄	55 57	56	ŌĒ
DI24	59	58	GND
DI24	61	60	DO24
D125	63	62	DO25
DI27	65	64	DO26
Dl28	67	66	DO27
Dl29	69	68	DO28
D130	71	70	DO29
DI31	73	72	DO30
NC	75	74	DO <sub>31</sub>

#### ZIP TOP VIEW

IDT7MP9245

I/O 0A I/O 1A I/O 1A I/O 2A I/O 2A I/O 4A I/O 5A I/O 6A I/O 7A GOE I/O 8A I/O 10A I/O 10A I/O 11A I/O 15A I/O 15A I/O 15A I/O 15A I/O 15A I/O 16A I/O 17A I/O 18A I/O 19A I/O 20A I/O 21A I/O 20A I/O 25A I/O 25A I/O 26A I/O 29A I/O 29A	1 3 5 7 9 11 13 15 17 19 21 22 25 27 29 31 33 45 47 49 51 55 57 66 67 69 71	2 4 4 6 8 8 11 11 11 11 12 22 22 22 22 22 23 33 34 44 46 45 55 55 56 56 66 66 66 67 77	2
	71		
I/C) 30A		72	anc O/L LC
I/O30A	70	, ,	.   1/0306
I/O30A I/O31A	73	74	
	73		
	72		
I/O30A			
		72	1/0200
I/O 29A	69		
		68	1/0288
		66	6   I/O 27B
	65		
I/O 26A	63		
		62	
		. 60	I/O24B
		58	3   GND
OF2	57		
	55		
		54	I /O 23B
1/0 234	53		
I/O22A	51		
		50	1/O21B
I/O 20A	47		
	45		
		44	I /O18B
I/O 17A	41		
	39		
		38	l Vcc
		36	6   I/O 15B
	35		
I/O 14A	33		
		30	DO <sub>12B</sub>
			1
I/O11A	27		
	25	_	
		24	DO9B
		22	2 DO8B
1/084			
ŌĒı	19		
GND			
		16	5 I/O7B
I/O5A	11		
I/O 4A		_	
		8	
	_	6	I/O2B
I/O OA	1	_	1
I/O 1A	3	4	I/O 1E

ZIP TOP VIEW

2836 drw 02b

#### NOTE:

#### PIN DESCRIPTION - 7MP9244

Pin Names	Description
OE1- OE4	3-State Output Enable Inputs (Active LOW)
DI0-31	Inputs
DO0-31	Outputs

2836 tbl 04a

#### **PIN DESCRIPTION - 7MP9245**

Pin Names	Description
OE <sub>1</sub> , OE <sub>2</sub>	3-State Output Enable Inputs (Active LOW)
T/R 1, T/R 2	Transmit/Receive Inputs
I/O0A-31A	Side A Inputs or 3-State Outputs
I/O0B-31B	Side BInputs or 3-State Outputs

2836 tbl 04b

В

For package dimensions, please refer to the module drawings in the packaging section.

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating (1994)	Value	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	٧
TA	Operating Temperature	0 to +70	۰c
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	0.5	W
lout	DC Output Current	120	mA

#### NOTES:

- 2836 tbl 01 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Input and Vcc terminals only.
- Outputs and I/O terminals only.

## **FUNCTION TABLE**(1)

Ì		7MP92	244	7MP9245			
	Inputs Outputs		Inputs				
١	Œ	D	0	ŌĒ	T/R	Outputs	
ı	L	L	L	L	L	Bus I/OB Data to Bus I/OA	
	L	Н	н	L	Н	Bus I/OB Data to Bus I/OA	
1	Н	Х	Z	Н	Х	High-Z State	

#### NOTE:

1. H = High Voltage Level

X = Don't Care

L = Low Voltage Level

Z = High Impedance

2836 tbl 05

**CAPACITANCE** (TA =  $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
CIO	Input Capacitance (I/O)	VIN = 0V	15	pF	
CCTRL	Input Capacitance (OE, T/R)	VIN = 0V	30	pF	

1. This parameter is guaranteed by design but not tested.

2836 tbl 02

#### DC ELECTRICAL CHARACTERISTICS(4)

 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C.VCC = 5.0V \pm 5\%)$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	I -	_	٧
VIL	Input LOW Level	Guaranteed Logic LOW Level				0.8	٧
liH	Input HIGH Current	Vcc = Max.	Except I/O Pins		_	5	μΑ
		Vi = 2.7V	I/O Pins	-	_	15	
l IL	Input LOW Current	Vcc = Max.	Except I/O Pins	_		<b>-</b> 5	μΑ
	1	VI = 0.5V	I/O Pins		_	-15	
lozh	High Impedance Output Current	Vcc = Max.	Vo= 2.7V		_	10	μΑ
lozl	1		Vo = 0.5V		_	-10	μΑ
lı .	Input HIGH Current	Vcc = Max., Vi = Vcc (Max.)		_	<b>—</b>	20	μΑ
Vik	Clamp Diode Voltage	Vcc = Min., In = -18mA		_	-0.7	-1.2	٧
los	Short Circuit Current	Vcc = Max. <sup>(3)</sup> , Vo = GND		-60	-120	-225	≐mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -8mA	2.4	3.3	_	V
		VIN = VIH or VIL	lон = −15mA	2.0	3.0	_	٧
Vol	Output LOW Voltage	Vcc = Min. Vin = ViH or Vil.	IOL = 64mA	_	0.3	0.55	٧
VH	Input Hysteresis				200		mV
lcc	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC			2.0	6.0	mA

#### NOTES:

- 1. For conditions shown as Max, or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. Gross functional testing is performed on the IDT modules; power supply characteristics of the IDT modules are guaranteed by design but not tested.

#### POWER SUPPLY CHARACTERISTICS(7)

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
ΔΙCC	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. Vin = 3.4V <sup>(3)</sup>		_	0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max.	VIN = VCC	_	0.15	0.25	mA/
1	·	Outputs Open	VIN = GND	l			MHz
		$\overline{OE} = T/\overline{R} = GND$					
		One Input Toggling		1			
		50% Duty Cycle					
lc	Total Power Supply Current <sup>(5, 6)</sup>	Vcc = Max.	VIN = VCC	<b>—</b>	3.5	8.5	mA
		Outputs Open	VIN = GND				
1 " "	'	fi =10MHz	7 h				
		50% Duty Cycle	VIN = 3.4V	<u> </u>	3.8	9.5	
		$\overrightarrow{OE} = T/\overrightarrow{R} = GND$	VIN = GND		1		
		One Bit Toggling					7
	The second secon	Vcc = Max.	VIN = VCC	_	12.8	26.0	
1 1 1 1 1		Outputs Open	VIN = GND	1			
	and the second second	fi = 2.5MHz		1			ľ
		50% Duty Cycle	VIN = 3.4V		20.8	58.0	- 1
]		$\overline{OE} = T/\overline{R} = GND$	VIN = GND				
		32 Bits Toggling					

#### NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fiNi)$
  - Icc = Quiescent Current
  - ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Input Frequency
  - Ni = Number of Inputs at fi
  - All currents are in milliamps and all frequencies are in megahertz.
- 7. Gross functional testing is performed on the IDT modules; power supply characteristics of the IDT modules are guaranteed by design but not tested.



# SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR IDT7MP9244<sup>(1)</sup>

		7.	7MP9	9244T	7MP9	244AT	7MP9	244CT	
Symbol	Parameter	Condition <sup>(2)</sup>	Min.(3)	Max.	Min.(3)	Max.	Min.(3)	Max.	Unit
tPLH tPHL	Propagation Delay Dn to On	CL = 50pF RL = 500Ω	1.5	6.5	1.5	4.8	1.5	4.1	ns
tPZH tPZL	Output Enable Time	·	1.5	8.0	1.5	6.2	1.5	5.8	ns
tPHZ tPLZ	Output Disable Time		1.5	7.0	1.5	5.6	1.5	5.2	ns

#### NOTES:

2836 tbl 07

- Specifications are for the IDT74FCT244-T components used on the IDT7MP9244. Gross functional testing is performed on the IDT modules; switching characteristics of the IDT modules are guaranteed by design but not tested.
- 2. See test circuit and wave forms.
- 3. Minimum limits are guaranteed but not tested on Propagation Delays.

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR IDT7MP9245<sup>(1)</sup>

2836 thl 07

			7MP9245T		7 <b>M</b> P9	245AT	7MP9	245CT	
Symbol	Parameter	Condition <sup>(2)</sup>	Min.(3)	Max.	Min.(3)	Max.	Min.(3)	Max.	Unit
tPLH tPHL	Propagation Delay I/Oa to I/OB, I/OB to I/OA	CL = 50pF RL = 500Ω	1.5	7.0	1.5	4.6	1.5	4.1	ns
tPZH tPZL	Output Enable Time OE to I/OA or I/OB		1.5	9.5	1.5	6.2	1.5	5.8	ns
tPZH tPZL	Output Disable Time OE to I/OA or I/OB	*	1.5	7.5	1.5	5.0	1.5	4.8	ns
tPZH tPZL	Output Enable Time T/R to I/Oa or I/OB	,	1.5	9.5	1.5	6.2	1.5	5.8	ns
tPHZ tPLZ	Output Disable Time T/R to I/OA or I/OB	i de le de Miller (1911)	1.5	7.5	1.5	5.0	1.5	4.8	ns

#### NOTES:

\_\_\_\_

- Specifications are for the IDT74FCT245-T components used on the IDT7MP9245. Gross functional testing is performed on the IDT modules; switching characteristics of the IDT modules are guaranteed by design but not tested.
- 2. See test circuit and wave forms.
- 3. Minimum limits are guaranteed but not tested on Propagation Delays.

## **TEST CIRCUITS AND WAVEFORMS (FOR ALL OUTPUTS)**

# VCC O 7.0V Soon 7.0V Pulse Generator No T C L Soop F Soon 7.0V

#### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open


#### **DEFINITIONS:**

2836 tbl 09


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


#### SET-UP, HOLD AND RELEASE TIMES




#### **PULSE WIDTH**



#### PROPAGATION DELAY



# **ENABLE AND DISABLE TIMES**




#### NOTES

2836 drw 10

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Zo ≤ 50Ω; tF ≤ 2.5ns; tR ≤ 2.5ns.

В

#### **ORDERING INFORMATION**



2836 drw 11



## THE SUBSYSTEM'S "FLEXI-PAKTM" CMOS MODULE FAMILY

**GENERAL** INFORMATION

SRAM, EPROM, & EEPROM MODULES

#### **FEATURES:**

- High-density modules using high-speed CMOS SRAM. EPROM, and EEPROM components.
- · Inter-changeable modules, with equivalent footprints. support a wide range of applications
- · Fast access times:

SRAM: 30ns (max.) - military 25ns (max.) - commercial EEPROM: 95ns (max.) - military 75ns (max.) - commercial EPROM: 95ns (max.) - military 40ns (max.) - commercial

- Low power CMOS operation
- · Surface mounted LCC components on a co-fired ceramic substrate
- Offered in a 66-pin, ceramic HIP (Hex In-line Package) occupying only 1 sq. inch of board space
- Single 5V (± 10%) power supply
- · Multiple ground pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible

#### DESCRIPTION:

The Flexi-Pak family of modules are high-speed, highdensity CMOS memory modules constructed on a multilayer co-fired ceramic substrate using either SRAM, EPROM, or EEPROM components in leadless chip carriers.

This family of IDT modules supports applications requiring stand alone static or programmable memory or those applications needing a combination of both. All module configurations in this family have equivalent footprints, allowing "plug-in compatibility" with each other (i.e. interchangeable), ideal for a wide range of prototype and debugging applications.

The Flexi-Pak family utilizes the fastest commercial grade and MIL-STD-883 Class B military grade components, giving you the highest performance available anywhere. CMOS technology offers a low-cost, low-power alternative to bipolar and fast NMOS memories.

All versions of the Flexi-Pak Module Family are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and allows the designer to fit into 1 sq. inch of board space.

All IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883 Class B. making them ideally suited to applications demanding the highest level of performance and reliability.

#### ORGANIZATIONS

	1003 - 128K x 8, 64K x 16, 32K x 32 1013 - 512K x 8, 256K x 16, 128K x 32		7004 - 128K x 8, 64K x 16, 32K x 32 7014*- 512K x 8, 256K x 16, 128K x 32
SRAM / EEPROM:	IDT7M7005 - 64K x 8 / 64K x 8 64K x 8 / 32K x 16 32K x 16 / 64K x 8	SRAM / EPROM:	IDT7M7012 - 64K x 8 / 64K x 8 64K x 8 / 32K x 16 32K x 16 / 64K x 8
	32K x 16 / 32K x 16 IDT7M7025* -64K x 8 / 256K x 8 64K x 8 / 128K x 16 32K x 16 / 256K x 8		32K x 16 / 32K x 16 IDT7M7002 - 64K x 8 / 256K x 8 64K x 8 / 128K x 16 32K x 16 / 256K x 8
	32K x 16 / 128K x 16 IDT7M7035* -256K x 8 / 256K x 8 256K x 8 / 128K x 16 128K x 16 / 256K x 8		32K x 16 / 128K x 16 IDT7M7022* -256K x 8 / 256K x 8 256K x 8 / 128K x 16 128K x 16 / 256K x 8
	128K x 16 / 128K x 16 IDT7M7045* -256K x 8 / 64K x 8 256K x 8 / 32K x 16 128K x 16 / 64K x 8 128K x 16 / 32K x 16		128K x 16 / 128K x 16 IDT7M7032* -256K x 8 / 64K x 8 256K x 8 / 32K x 16 128K x 16 / 64K x 8 128K x 16 / 32K x 16

\*Please consult the factory for availability of these versions.

Flexi-Pak is a Trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**MAY 1991** 

# WIDTH EXPANSION OF SyncFIFOs<sup>TM</sup> (CLOCKED FIFOS)

APPLICATION NOTE AN-83

#### by Rob De Voto

#### INTRODUCTION

The performance requirements of today's systems are continually reaching to new heights. In response to needs for higher performance, IDT has introduced a family of First-In-First-Out (FIFO) buffers which are ideally suited for system speeds of 25MHz or greater. The synchronous interface of this family of Clocked FIFOs offers several advantages over the traditional IDT720X Series of FIFOs:

- a) speed (data transfer rates of up to 67MHz):
- b) free running clock control simplifies system design.


The Clocked FIFO family includes x8-bit, x9-bit, and x18-bit parts in a wide range of densities. To accommodate system requirements beyond this product family, the FIFOs can be easily expanded in width and depth. The purpose of this Application Note is to discuss design considerations and

recommendations when designing with SyncFIFOs (Clocked FIFOs) in Width Expansion.

#### SKEW TIMING

The inherent advantage of FIFO buffers is the ability to buffer data between two mismatched systems or subsystems. Inherent to an interface between two asynchronous systems is the issue of synchronizing events on one side with respect to events on the other.

For the Clocked FIFOs, internal logic is used to synchronize the status flags to either the Write Clock (WCLK) or the Read Clock (RCLK). A skew time is specified which determines if sufficient time has been allowed for the flag to be updated in the current clock cycle. If the skew timing is not met, an extra cycle is required to update the flag.



#### NOTE:

 tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEW1, then FF may not change state until the next WCLK edge.

Figure 1. Skew Timing

SyncFIFO is a trademark of Integrated Device Technology, Inc.

#### WIDTH EXPANSION

When using the Clocked FIFOs in Width Expansion, the control signals of all parallel FIFOs should be connected

together to maintain concurrent operations on all devices. The recommended flag output circuitry is shown in the following section.




Figure 2. Block Diagram Showing the Control Signals of a SyncFIFO (Clocked FIFO) in a Width Expansion Configuration

#### **DESIGN CONSIDERATIONS**

Inherent to all Clocked FIFOs is the concept of skew timing. In reality, the skew timing of individual devices may vary by a small amount. For example, the tskew1 minimum spec for the 20 ns speed grade of the IDT72211 (512 x 9-Bit) equals 8ns. For two devices in width expansion, the actual tskew1 of FIFO#1 may equal 7.2ns and the actual tskew1 of FIFO#2 may equal 7.4ns.

This small variation in the actual timing of the devices may cause the flags of the parallel devices to be de-asserted in

different cycles. For example, if the tskew1 timing of the system happens to be 7.3ns on the edge which is de-asserting the  $\overline{EF}$ , then the  $\overline{EF}$  of the two FIFOs will be de-asserted on different clock cycles.

In this situation, if  $\overline{REN}$  is asserted to begin read operations when the  $\overline{EF}$  of FIFO#1 is de-asserted but the  $\overline{EF}$  of FIFO#2 is not de-asserted, then data on the outputs (Q) of the two devices will not be aligned. In other words, data from FIFO#2 will have a one location lag behind data from FIFO#1.






Figure 3. Skew Timing for FIFO#1




Figure 4. Skew Timing for FIFO#2

#### SOLUTION AND RECOMMENDATION

There are three solutions to the situation described.

- 1. Composite Flag. Monitor the  $\overline{EF}$  from all FIFOs in Width Expansion. A read operation ( $\overline{REN}$  = low) can begin only when the  $\overline{EF}$  from all devices have been de-asserted. This is the recommended solution.
- 2. Wait two clock cycles after  $\overline{EF}$  de-assertion of any one device to begin a read operation. A read operation can begin  $(\overline{REN} = low)$  once two cycles of the RCLK have occurred after de-assertion of the  $\overline{EF}$  of any one of the parallel FIFOs. This will ensure that the  $\overline{EF}$  on all devices has been de-asserted.

In a system where the Enable signals are generated by logic based on the state of the FIFO flags, the occurrence of two clock cycles after  $\overline{\text{EF}}$  de-assertion is already designed into the system.

3. Use the Almost Empty Flag  $(\overline{AE})$  to begin read operations. De-assertion of  $\overline{AE}$  may exhibit the same skew affect as the  $\overline{EF}$  (see next section), however, using  $\overline{AE}$  does not jeopardize data integrity.




Figure 5. Recommended Block Diagram of Width Expansion using Composite Flags




Figure 6. Waiting Two Clock Cycles after Flag Assertion

#### **OTHER FLAGS**

This skew affect also applies to the Full Flags (FF) of all the Clocked FIFOs (x8, x9 and x18 SyncFIFOs), the Almost-Empty Flag (AE) and Almost-Full Flag (AF) for the IDT72XX0 family (x8 SyncFIFOs), and the Programmable Almost-Empty Flag (PAE) and Programmable Almost-Full Flag (PAF) for the IDT72XX1 family (x9 SyncFIFOs). The solution for these flags is identical to those outlined above. In summary:

- 1. Composite Flag. Monitor the flags from all devices.
- 2. Wait two clock cycles after de-assertion of the flag of any one device.

#### **EXCEPTION**

The exception to the skew affect is the Programmable Almost-Empty Flag ( $\overline{PAE}$ ), the Programmable Almost-Full Flag ( $\overline{PAF}$ ), and the Half-Full Flag ( $\overline{HF}$ ) on the IDT722X5 family (x18 SyncFIFOs). These flags are not synchronized with respect to any one clock. In other words, they are asserted and de-asserted with respect to different clocks. In this case, there is no skew timing (tskew1). The monitoring of only one device in Width Expansion is adequate for these flags.




Figure 7. Programmable Flag Timing for the IDT722X5 Family (x18 SyncFIFOs)

GENERAL INFORMATION	1
TECHNOLOGY AND CAPABILITIES	2
QUALITY AND RELIABILITY	3
PACKAGE DIAGRAM OUTLINES	4
1990/1991 LOGIC DATA BOOK	Ā
1990/1991 SPECIALIZED MEMORIES DATA BOOK	B
1991 RISC DATA BOOK	С

1991 SRAM DATA BOOK


# 1991 DATA BOOK UPDATE 1 TABLE OF CONTENTS

		LAST BK.	UPDATE PO
1991 RISC DATA BO	OOK UPDATES		
PARTIALLY UPDATED	DATA SHEETS		
IDT79R3000A	RISC CPU Processor	C5.1	C - 2
IDT79R3000AE	RISC CPU Processor	C5.1	C - 2
IDT79R3010A	RISC Floating Point Accelerator (FPA)	C5.3	C - 4
IDT79R3010AE	RISC Floating Point Accelerator (FPA)	C5.3	C - 4
IDT7RS107	R3000 CPU Modules for High Performance and		
	MultiProcessor Systems	C7.5	C - 5
IDT7RS108	R3000 CPU Modules with 256K Cache	C7.6	C - 8
IDT7RS110	Plug Compatible Family of R3000 CPU Modules	C7.8	C - 11
UPDATED FULL DATAS	SHEETS		
IDT79R3051	IDT79R3051 Family of Integrated RISControllers™	C5.5	C - 16
IDT79R3052	IDT79R3051 Family of Integrated RISControllers™		
IDT7RS109	R3000 CPU Modules with 256K Cache	C7.7	C - 42
IDT7RS901	IDT/sim System Integration Manager ROMable Debugging Kernal .	C8.9	C - 50
IDT7RS903	IDT/c Multi-Host C-Compiler System	C8.10	C - 56
IDT7RS905	IDT/fp Floating Point Library for Use with R3000 Compilers	C8.12	C - 62
NEW APPLICATION NO	TES		
AN-85	SRAM Timing Parameters for 40MHz R3000A Cache Design		C - 66
AN-86	IDT79R3051™ System Design Example		C - 71
AN-87	IDT79R3000/R3001 System Performance Analysis		
AN-88	DMA Techniques with IDT's R3000/R3001 RISC CPU		
AN-89	R3051™ Family Performance in Embedded Applications		

The following section contains partial data sheets that appeared in the 1991 RISC Data Book. These data sheets had changes to less than 50% of the overall contents. Refer to the bars above changes to see where that section can be found in the 1991 RISC Data Book.

C


# PIN CONFIGURATION



#### NOTE:

AdrLo 16 and 17 are multifunction pins which are controlled by mode select programming on interrupt pins at reset time.
 AdrLo 16: MP invalidate, CpCond (2).
 AdrLo 17: MP Stall, CpCond (3).







2860 drw 25

#### **VALID COMBINATIONS**

IDT 79R3000A - 16, 20 79R3000A - 16, 20B, M 79R3000AE - 25, 33 B, M 79R3000AE - 25, 33, 37, 40 All packages G144, G175, F G144, G175, F All Packages

C






#### NOTE:

Reserved pins must not be connected.

<sup>2.</sup> NC are no-connects and must not be connected



#### **IDT7RS107**

Data Book C, Section 7.5, Page 2

#### External R3000 Condition Code Pin

The R3000 input CPC0 is available as a pin on the module. During run cycles, this pin acts as a Condition Code test pin, so the R3000 can do a Test and Branch in a single cycle based on its state.

C

5

# **SPECIFICATIONS**

#### CPU

R3000

# Floating Point

R3010 optional in either configuration. If present, connected to INT2.

# Cache Ram

64 KB I-cache (16K words) 64 KB D-cache (16K words)

# Cacheable Address Space

4 GBytes

#### MP Support

Cache invalidate supported

#### Block Refill

8 word (or single word)

#### **Endianess**

Big Endian

# Read/Write Buffers

- 1 Word Read Buffer
- 4 Word Write Buffer

# Interrupts

6 User Interrupts, synchronized with SYSOUTA:D in an on-board register.

# I/O characteristics

TTL levels from FCT logic devices, PALs and R3000

# Power Supply

4.5 amps (typical) at 5.0 V, 25°C, at33MHz.

# **Environmental Conditions**

Ambient temperature 0°C to +50°C Relative Humidity 5% to 95%

### **Clock Frequencies**

20, 25 and 33 MHz

# Interconnection

195 18-mil round pins on 100-mil centers Maling connector: Samtec SS-1 series socket strips or equivalent.


# User Selectable Options via jumpers:

Streaming/No Streaming Store Partial On/Oif

# C

# MECHANICAL OUTLINE

#### 7RS107 TOP VIEW




	7RS10	)7-66	7RS10	8-88	7RS109-66		
	Min.	Max.	Min.	Max.	Min.	Max.	
D	5.180	5,220	5,380	5.420	5.180	5.220	
E	3,545	3.555	3,545	3.555	3.545	3.555	
F	4.145	4.155	4.245	4.255	4.145	4.155	
G	0.815	0.835	0.915	0.935	0.815	0.835	
Н	1.045	1.055	1.145	1.155	1.045	1.055	
K		0.30		0.30		0.30	
L		0.20		0.15		0.20	

#### NOTES:

- 1. All dimensions in inches unless otherwise noted.
- 2 The 7RS107, 108 and 109 are a family of modules. Dimensions for all three are listed here, so that you can add flexibility by accepting all three modules.
- 3. P1 on the 7RS107 has three rows of 33 pins, while
  - P1 on the 7RS108/9 has three rows of 32 pins.
- Mounting holes are 0.109 ± .002. Note that mounting holes are offset from center line of connector.
- Holes take #2 mounting hardware.
- Pins are 0.018 diameter on 0.100 spacing on both axis:
- To connect the modules use strip connectors Rob. Nug. SBE-32-S-TG for 32 pins, Rob. Nug. SBE-33-S-TG for 33 pins or equivalent.

#### MECHANICAL OUTLINE

#### **7RS107 SIDE VIEW**



7RS107-66			7RS10	)8-88	7RS109-66		
	Min.	Max.	Min.	Max.	Min.	Max.	
3	5,180	5.220	5.380	5.420	5.180	5.220	
	3.545	3.555	3.545	3.555	3.545	3.555	
*	4.145	4.155	4.245	4.255	4.145	4.155	
	0.815	0.835	0.915	0.935	0.815	0.835	
1	1.045	1.055	1.145	1.155	1.045	1.055	
		0.30		0.30		0.30	
		0.20		0.15		0.20	

#### NOTES:

- 1. All dimensions in inches unless otherwise noted.
- 2. Pins are 0.018 diameter on 0.100 spacing on both axis.
- Board thickness 0.062 ± .007.
- To connect the modules use strip connectors Rob. Nug. SBE-32-S-TG for 32 pins. Rob. Nug. SBE-33-S-TG for 33 pins or equivalent.

#### **CUSTOM OPTIONS**

Some features of the 7RS107 can be modified by special order. Contact your IDT sales office for details. Examples of possible modifications include: initialization mode for the R3000, endian option, size of block refill, pin length, style, and plating; special marking; additional burn-in, and socketing of the CPU and/or FPA.

FOR DETAILED DESIGN INFORMATION, CONTACT IDT AND ASK FOR THE 7RS107 DESIGNER'S GUIDE.

#### **IDT7RS108**

# Data Book C, Section 7.6, Page 1

# R3000 MODULE FOR HIGH PERFORMANCE CPUS:

The module is constructed using surface mount devices on a 5.2" by 5.4" epoxy laminate board, and is connected to the user's system via 192 pins located in two pin row regions on the board.

7RS108 Module. Actual Size 5.2" x 5.4"

#### **IDT7RS108**

# Data Book C, Section 7.6, Page 4

#### SIGNALS PROVIDED ON MODULE PINS

Signal Name	Туре					Description			
EXTOSC	- 1	Optional	Input fo	r exter	nal oscil				

# C

#### SPECIFICATIONS

#### CPU

R3000

#### Floating Point

R3010 optional in either configuration. If present, connected to INT2

#### Cache Ram

256 KB I-cache (64K words) 256 KB D-cache (64K words)

#### Cacheable Address Space

4 GBytes

#### MP Support

Cache invalidate supported

#### Block Refill

8 or 16 - word (or single word)

#### **Endianess**

Big Endian

#### Read/Write Buffers

- 1 Word Read Buffer
- 4 Word Write Buffer

#### Interrupts

6 User Interrupts, synchronized with SYSOUTA D in an on-board register.

#### I/O characteristics

TTL levels from FCT logic devices, PALs and R3000

#### Power Supply

3.5 amps (typical) at 5.0 V, 25°C, at 25MHz.

#### **Environmental Conditions**

Ambient temperature 0°C to +50°C. Relative Humidity 5% to 95%

#### Clock Frequencies

20 and 25 MHz

#### Interconnection

192 18-mil round pins on 100-mil centers Mating connector. Samtec SS-1 series socket strips or equivalent.

#### User Selectable Options via jumpers:

8 word or 16 word block refill Streaming/No Streaming Store Partial On/Off

#### Other Options:

The 7RS108 may be factory programmed with different initialization options or altered in other ways for special needs. Please contact your IDT sales office if you are interested in a variation of the standard 7RS108 module.

UPDATE 1 C

# MECHANICAL OUTLINE **7RS108 TOP VIEW** 4.805 4.795 4.805 4.795 \_\_A33 E P2 P1 C1B1A1 C1B1A 198 .178 5.220


7RS10	7-66	7RS1	08-88	7RS109-66		
Min.	Max.	Min.	Max.	Min.	Max.	
D 5.180	5.220	5,380	5.420	5.180	5.220	
E 3.545	3.555	3,545	3.555	3,545	3.555	
F 4.145	4.155	4.245	4.255	4.145	4.155	
G 0.815	0.835	0.915	0.935	0.815	0.835	
H 1 045	1.055	1,145	1.155	1.045	1.055	
K	0.30		0.30		0.30	
L	0.20		0.15		0.20	

#### NOTES:

- All dimensions in inches unless otherwise noted.
- The 7RS107, 108, and 109 are a family of modules. Dimensions for all three are listed here, so that you can add flexibility by accepting all three modules.
- 3. P1 on the 7RS107 has three rows of 33 pins, while
- P1 on the 7RS108/9 has three rows of 32 pins.

  Mounting holes are 0:109 ± .002. Note that mounting holes are offset from center line of connector.
- Holes take #2 mounting hardware. Pins are 0.018 diameter on 0.100 spacing on both axis.
- To connect the modules use strip connectors Rob. Nug. SBE-32-S-TG for 32 pins, Rob. Nug. SBE-33-S-TG for 33 pins or equivalent.

# MECHANICAL OUTLINE



	7RS10	7-66	7RS1	08-88	7RS109-66		
	Min.	Max.	Min.	Max.	Min.	Max.	
D	5.180	5.220	5.380	5.420	5.180	5.220	
E	3.545	3.555	3.545	3,555	3.545	3,558	
F	4.145	4.155	4.245	4.255	4.145	4,155	
G	0.815	0.835	0.915	0.935	0.815	0.835	
Н	1.045	1.055	1.145	1.155	1.045	1.05	
K		0.30		0.30		0.30	
		0.20		0.15		0.20	

#### NOTES:

- All dimensions in inches unless atherwise noted.
- 2. Pins are 0.018 diameter on 0.100 spacing on both exis.
- 3. Board thickness 0.062 ± .007.
- 4 To connect the modules use strip connectors Rob. Nug. SBE-32-S-TG for 32 pins. Rob. Nug. SBE-33-S-TG for 33 pins or equivalent.

#### **CUSTOM OPTIONS**

Some features of the 7RS108 can be modified by special order. Contact your IDT sales office for details.

Possible modifications include: initialization mode for the R3000, endian option, size of block refill, instruction streaming, pin length, style, and plating; special marking; additional burn-in, and socketing of the CPU and/or FPA.

#### ADDITIONAL INFORMATION

For detailed design information, contact IDT and ask for the 7RS108 Designer's Guide.

Pin extension below board

0.323

#### IDT7RS110

Data Book C, Section 7.8, Page 1

#### **FEATURES:**

Small size: 3.3" x 4.1"

7RS110 Module. Actual Size 3.3" x 4.1"

# **IDT7RS110**

Data Book C, Section 7.8, Page 4

## SIGNALS PROVIDED ON MODULE PINS

Signal Name	Type	Description
WPERR# **	OUT	Negative-true output used to indicate data parity error while write to memory operation.
RPERR# **	OUT	Negative-true output used to indicate data parity error while read from memory operation.

UPDATE 1 C 11

#### SPECIFICATIONS

#### CPU

R3000 in 7RS110-55. R3001 in 7RS110-54

#### Floating Point

R3010 optional in either configuration. If present, connected to INT1

#### Cache Ram

7RS110-55:

32 KB each Land D-cache. (8K words)

7RS110-54

32 KB I-cache (8K words)

16 KB D-cache (4K words)

#### Cacheable Address Space

7RS110-55

4 GBytes

7RS110-54

0.5 GBytes

#### MP Support

7RS110-55

Cache invalidate supported

7RS110-54

Not supported

#### **Block Refill**

8 or 16 word (or single word)

#### Endlaness

User programmable via module pin.

#### Read/Write Buffers

Both are one word deep.

#### Internints

6 User Interrupts, synchronized with SYSOUTA:D in an on-board register.

#### I/O characteristics

TTL levels from FCT logic devices, PALs and R3000

#### **Power Supply**

2.5 amps (typical) at 5.0 V, 25°C, at rated speed.

#### **Environmental Conditions**

Ambient temperature 0°C to +50°C. Relative Humidity 5% to 95%

#### Clock Frequencies

7RS110-55

20, 25, and 33 MHz

7RS110-54

20 and 25 MHz


#### Interconnection

216 18-mill round pins on 100-mil centers
Mating connector: Samtec SS-1 series socket strips
or equivalent.

User Selectable Options

UPDATE 1 C 12





- holes are offset from the center line of connector.
- All dimensions in inches unless otherwise noted.
- Pins are 0.018 diameter on 0.100 spacing on both axis.
- Pin length = 385" (Extension below board = 323")
- Board thickness 0.062 ± .007.
- To connect the modules use strip connectors Rob. Nug., SBQ-50P-D-100-TG for 36 pins or equivalent.

#### IDT7RS110

# Data Book C, Section 7.8, Page 8

#### ADDITIONAL INFORMATION

For detailed design information, contact. IDT and ask for the 7RS110 Designer's Guide.

#### OTHER OPTIONS

The 7RS110 may be factory programmed with different initialization options or altered in other ways for special needs. Please contact your IDT sales office if you are interested in a variation on the standard 7RS110 module

UPDATE 1 C 14

The following section contains full data sheets that appeared in the 1991 RISC Data Book. These data sheets had changes to 50% or more of the overall contents and are now considered new. Refer to the bar at the top of each page to see where that page can be found in the 1991 RISC Data Book.




# IDT79R3051 FAMILY OF INTEGRATED RISControllers™

PRELIMINARY IDT 79R3051™, 79R3051E IDT 79R3052™, 79R3052E

#### **FEATURES:**

- Instruction set compatible with IDT79R3000A and IDT79R3001 MIPS RISC CPUs
- High level of integration minimizes system cost, power consumption
  - 79R3000A /79R3001 RISC Integer CPU
  - R3051 features 4kB of Instruction Cache
  - R3052 features 8kB of Instruction Cache
  - All devices feature 2kB of Data Cache
  - "E" Versions (Extended Architecture) feature full function Memory Management Unit, including 64entry Translation Lookaside Buffer (TLB)
  - 4-deep write buffer eliminates memory write stalls
  - 4-deep read buffer supports burst refill from slow memory devices

- On-chip DMA arbiter
- Bus Interface Minimizes Design Complexity
- · Single clock input with 40%-60% duty cycle
- Direct interface to R3720/21/22 RISChipset™
- 35 MIPS, over 64,000 Dhrystones at 40 MHz
- Low cost 84-pin PLCC packaging with optional thermal slug
- Flexible bus interface allows simple, low cost designs
- 20, 25, 33, and 40 MHz operation
- · Complete software support
  - Optimizing compilers
  - Real-time operating systems
  - Monitors/debuggers
  - Floating Point Software
  - Page Description Languages



RISController, R305x, R3051, R3052 are trademarks of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

**JUNE 1991** 

#### INTRODUCTION

The IDT R3051 Family is a series of high-performance 32-bit microprocessors featuring a high level of integration, and targeted to high-performance but cost sensitive embedded processing applications. The R3051 family is designed to bring the high-performance inherent in the MIPS RISC architecture into low-cost, simplified, power sensitive applications.

Functional units were integrated onto the CPU core in order to reduce the total system cost, without significantly degrading system performance. Thus, the R3051 family is able to offer 35 MIPS of integer performance at 40 MHz without requiring external SRAM or caches.

Further, the R3051 family brings dramatic power reduction to these embedded applications, allowing the use of low-cost packaging for devices up to 25 MHz. The R3051 family allows customer applications to bring maximum performance at minimum cost.

Figure 1 shows a block level representation of the functional units within the R3051 family. The R3051 family could be viewed as the embodiment of a discrete solution built around the IDT 79R3000A or 79R3001. However, by integrating this functionality on a single chip, dramatic cost and power reductions are achieved.

Currently, there are four members of the R3051 family family. All devices are pin and software compatible: the differences lie in the amount of instruction cache, and in the memory management capabilities of the processor:

- The R3052"E" incorporates 8kB of Instruction Cache, and features a full function memory management unit (MMU) including a 64-entry fully-associative Translation Lookaside Buffer (TLB). This is the same memory management unit incorporated in the IDT 79R3000A and 79R3001.
- The R3052 also incorporates 8kB of Instruction Cache. However, the memory management unit is a much simpler subset of the capabilities of the enhanced versions of the architecture, and in fact does not use a TLB.
- The R3051"E" incorporates 4kB of Instruction Cache.
   Additionally, this device features the same full function MMU (including TLB file) as the R3052"E", and R3000A.
- The R3051 incorporates 4kB of Instruction Cache, and uses the simpler memory management model of the R3052.

An overview of the functional blocks incorporated in these devices follows.

#### **CPU Core**

The CPU core is a full 32-bit RISC integer execution engine, capable of sustaining close to single cycle execution rate. The CPU core contains a five stage pipeline, and 32 orthogonal 32-bit registers. The R3051 family implements the MIPS ISA. In fact, the execution engine of the R3051 family is the same as the execution engine of the R3000A (and R3001). Thus, the R3051 family is binary compatible with those CPU engines.

The execution engine of the R3051 family uses a five-stage pipeline to achieve close to single cycle execution. A new instruction can be started in every clock cycle; the execution engine actually processes five instructions concurrently (in various pipeline stages). Figure 2 shows the concurrency achieved by the R3051 family pipeline.




Figure 2. R3051 Family 5-Stage Pipeline

#### **System Control Co-Processor**

The R3051 family also integrates on-chip the System Control Co-processor, CP0. CP0 manages both the exception handling capability of the R3051 family, as well as the virtual to physical mapping of the R3051 family.

There are two versions of the R3051 family architecture: the Extended Architecture Versions (the R3051E and R3052E) contain a fully associative 64-entry TLB which maps 4kB virtual pages into the physical address space. The virtual to physical mapping thus includes kernel segments which are hard mapped to physical addresses, and kernel and user segments which are mapped on a page basis by the TLB into anywhere within the 4GB physical address space. In this TLB, 8 page translations can be "locked" by the kernel to insure deterministic response in real-time applications. These versions thus use the same MMU structure as that found in the IDT 79R3000A and 79R3001. Figure 3 shows the virtual to physical address mapping found in the Extended Architecture versions of the processor family.

The Extended Architecture devices allow the system designer to implement kernel software to dynamically manage User task utilization of memory resources, and also allow the Kernel to effectively "protect" certain resources from user tasks. These capabilities are important in a number of embedded applications, from process control (where resource protection may be extremely important) to X-Window display systems (where virtual memory management is extremely important), and can also be used to simplify system debugging.

C




Figure 3. Virtual to Physical Mapping of Extended Architecture Versions

The base versions of the architecture (the R3051 and R3052) remove the TLB and institute a fixed address mapping for the various segments of the virtual address space. The base processors support distinct kernel and user mode operation without requiring page management software, leading to a simpler software model. The memory mapping used by these devices is illustrated in figure 4. Note that the reserved address spaces shown are for compatibility with future family members; in the current family members, references to these addresses are translated in the same fashion as their respective segments, with no traps or exceptions taken.

When using the base versions of the architecture, the system designer can implement a distinction between the user tasks and the kernel tasks, without having to execute page management software. This distinction can take the formof physical memory protection, accomplished by address decoding, or in other forms. In systems which do not wish to implement memory protection, and wish to have the kernel and user tasks operate out of a single unified memory space, upper address lines can be ignored by the address decoder, and thus all references will be seen in the lower gigabyte of the physical address space.




Figure 4. Virtual to Physical Mapping of Base Architecture Versions

#### **Clock Generation Unit**

The R3051 family is driven from a single input clock, capable of operating in a range of 40%-60% duty cycle. Onchip, the clock generator unit is responsible for managing the interaction of the CPU core, caches, and bus interface. The clock generator unit replaces the external delay line required in R3000A and R3001 based applications.

#### Instruction Cache

The current family includes two different instruction cache sizes: the R3051 family (the R3051 and R3051E) feature 4kB of instruction cache, and the R3052 and R3052E each incorporate 8kB of Instruction Cache. For all four devices, the instruction cache is organized as a line size of 16 bytes (four words). This relatively large cache achieves a hit rate well in excess of 95% in most applications, and substantially contributes to the performance inherent in the R3051 family. The cache is implemented as a direct mapped cache, and is capable of caching instructions from anywhere within the 4GB physical address space. The cache is implemented using physical addresses (rather than virtual addresses), and thus does not require flushing on context switch.

#### Data Cache

All four devices incorporate an on-chip data cache of 2kB, organized as a line size of 4 bytes (one word). This relatively large data cache achieves hit rates well in excess of 90% in most applications, and contributes substantially to the performance inherent in the R3051 family. As with the instruction cache, the data cache is implemented as a direct mapped physical address cache. The cache is capable of mapping any word within the 4GB physical address space.

The data cache is implemented as a write through cache, to insure that main memory is always consistent with the internal cache. In order to minimize processor stalls due to data write operations, the bus interface unit incorporates a 4-deep write buffer which captures address and data at the processor execution rate, allowing it to be retired to main memory at a much slower rate without impacting system performance.

#### **Bus Interface Unit**

The R3051 family uses its large internal caches to provide the majority of the bandwidth requirements of the execution engine, and thus can utilize a simple bus interface connected to slow memory devices.

The R3051 family bus interface utilizes a 32-bit address and data bus multiplexed onto a single set of pins. The bus interface unit also provides an ALE signal to de-multiplex the A/D bus, and simple handshake signals to process processor read and write requests. In addition to the read and write interface, the R3051 family incorporates a DMA arbiter, to allow an external master to control the external bus.

The R3051 family incorporates a 4-deep write buffer to decouple the speed of the execution engine from the speed of the memory system. The write buffers capture and FIFO processor address and data information in store operations, and presents it to the bus interface as write transactions at the rate the memory system can accommodate.

The R3051/52 read interface performs both single word reads and quad word reads. Single word reads work with a simple handshake, and quad word reads can either utilize the simple handshake (in lower performance, simple systems) or utilize a tighter timing mode when the memory system can burst data at the processor clock rate. Thus, the system designer can choose to utilize page or nibble mode DRAMs (and possibly use interleaving), if desired, in high-performance systems, or use simpler techniques to reduce complexity.

In order to accommodate slower quad word reads, the R3051 family incorporates a 4-deep read buffer FIFO, so that the external interface can queue up data within the processor before releasing it to perform a burst fill of the internal caches. Depending on the cost vs. performance tradeoffs appropriate to a given application, the system design engineer could include true burst support from the DRAM to provide for high-performance cache miss processing, or utilize the read buffer to process quad word reads from slower memory systems.



#### SYSTEM USAGE

The IDT R3051 family has been specifically designed to easily connect to low-cost memory systems. Typical low-cost memory systems utilize slow EPROMs, DRAMs, and application specific peripherals. These systems may also typically contain large, slow static RAMs, although the IDT R3051 family has been designed to not specifically require the use of external SRAMs.

Figure 5 shows a typical system block diagram. Transparent latches are used to de-multiplex the R3051/52 address and data busses from the A/D bus. The data paths between

the memory system elements and the R3051 family A/D bus is managed by simple octal devices. A small set of simple PALs can be used to control the various data path elements, and to control the handshake between the memory devices and the CPU.

Alternately, the memory interface can be constructed using the IDT R3051 family RISChipset, which includes DRAM control, data path control for interleaved memories, and other general memory and system interface control functions. These devices are described in separate data sheets. Figure 6 illustrates a simple system constructed using the R3051 RISChipset.




Figure 5. Typical R3051 Family Based System






Figure 6. R3051 Family Chip Set Based System

#### **DEVELOPMENT SUPPORT**

The IDT R3051 family is supported by a rich set of development tools, ranging from system simulation tools through prom monitor support, logic analysis tools, and sub-system modules.

Figure 7 is an overview of the system development process typically used when developing R3051 family-based applications. The R3051 family is supported by powerful tools through all phases of project development. These tools allow timely, parallel development of hardware and software for R3051/52 based applications, and include tools such as:

- A program, Cache-3051, which allows the performance of an R3051 family based system to be modeled and understood without requiring actual hardware.
- · Sable, an instruction set simulator.
- Optimizing compilers from MIPS, the acknowledged leader in optimizing compiler technology.
- IDT Cross development tools, available in a variety of development environments.

- The high-performance IDT floating point library software, which has been integrated into the compiler toolchain to allow software floating point to replace hardware floating point without modifying the original source code.
- The IDT Evaluation Board, which includes RAM, EPROM. I/O. and the IDT Prom Monitor.
- The IDT Laser Printer System board, which directly drives a low-cost print engine, and runs Microsoft TrueImage™ Page Description Language on top of PeerlessPage™ Advanced Printer Controller BIOS.
- Adobe PostScript™ Page Description Language, ported to the R3000 instruction set, runs on the IDT R3051 family.
- The IDT Prom Monitor, which implements a full prom monitor (diagnostics, remote debug support, peek/poke, etc.).
- An In-Circuit Emulator, developed and sold by Embedded Performance, Inc.




Figure 7. R3051 Family Development Toolchain

#### PERFORMANCE OVERVIEW

The R3051 family achieves a very high-level of performance. This performance is based on:

- An efficient execution engine. The CPU performs ALU operations and store operations at a single cycle rate, and has an effective load time of 1.3 cycles, and branch execution rate of 1.5 cycles (based on the ability of the compilers to avoid software interlocks). Thus, the execution engine achieves over 35 MIPS performance when operating out of cache.
- Large on-chip caches. The R3051 family contains
  caches which are substantially larger than those on the
  majority of today's embedded microprocessors. These
  large caches minimize the number of bus transactions
  required, and allow the R3051 family to achieve actual
  sustained performance very close to its peak execution
  rate.
- Autonomous multiply and divide operations. The R3051 family features an on-chip integer multiplier/divide unit which is separate from the other ALU. This allows the R3051 family to perform multiply or divide operations in parallel with other integer operations, using a single multiply or divide instruction rather than "step" operations.
- Integrated write buffer. The R3051 family features a
  four deep write buffer, which captures store target
  addresses and data at the processor execution rate and
  retires it to main memory at the slower main memory
  access rate. Use of on-chip write buffers eliminates the
  need for the processor to stall when performing store
  operations.
- Burst read support. The R3051 family enables the system designer to utilize page mode or nibble mode RAMs when performing read operations to minimize the main memory read penalty and increase the effective cache hit rates.

These techniques combine to allow the processor to achieve 35 MIPS integer performance, and over 64,000 dhrystones at 40 MHz without the use of external caches or zero wait-state memory devices.

#### SELECTABLE FEATURES

The R3051 family allows the system designer to configure some aspects of operation. These aspects are established when the device is reset, and include:

- BigEndian vs. LittleEndian operation: The part can be configured to operate with either byte ordering convention, and in fact may also be dynamically switched between the two conventions. This facilitates the porting of applications from other processor architectures, and also permits inter-communications between various types of processors and databases.
- Data cache refill of one or four words: The memory system must be capable of performing 4 word transfers to satisfy cache misses. This option allows the system designer to choose between one and four word refill on

data cache misses, depending on the performance each option brings to his application.

#### THERMAL CONSIDERATIONS

The R3051 family utilizes special packaging techniques to improve the thermal properties of high-speed processors. Thus, all versions of the R3051 family are packaged in cavity down packaging.

The lowest cost members of the family use a standard cavity down, injection molded PLCC package (the "J" package). This package, coupled with the power reduction techniques employed in the design of the R3051 family, allows operation at speeds to 25MHz. However, at higher speeds, additional thermal care must be taken.

Thus, the R3051 family is also available in the "PH" package, which is basically a cavity down PLCC with an embedded exposed thermal slug. The thermal slug makes direct contact with the back of the die, allowing efficient thermal transfer between the die and the case of the part. Even nominal amounts of airflow will dramatically reduce the junction temperature of the die, resulting in cooler operation. The PH package is available at all frequencies, and is pin and form compatible with the PLCC package. Thus, designers can choose to utilize this package without changing their PCB.

Finally, the R3051 family is also available in a cavity down PGA with integral thermal slug. As with the PH package, this package is highly thermally efficient, and is appropriate for use in more extreme temperature conditions, such as military applications.

The members of the R3051 family are guaranteed in a case temperature range of 0°C to +85°C. The type of package, speed (power) of the device, and airflow conditions, affect the equivalent ambient conditions which meet this specification.

The equivalent allowable ambient temperature, TA, can be calculated using the thermal resistance from case to ambient (ØcA) of the given package. The following equation relates ambient and case temperature:

where P is the maximum power consumption at hot temperature, calculated by using the maximum lcc specification for the device.

Typical values for ØcA at various airflows are shown in Table 1 for the various packages.

	Airflow (ft/min)					
ØCA	0	200	400	600	800	1000
"J" Package	29	26	21	18	16	15
"PH" Package*	22	8	3	2	1.5	1
PGA Package	22	8	3	2	1.5	1

Table 1. Thermal Resistance (ØcA) at Various Airflows (\*estimated: final values tbd)



UPDATE 1 C 23

# **PIN DESCRIPTION**

PIN NAME	I/O	DESCRIPTION
A/D(31:0)	I/O	Address/Data: A 32-bit time multiplexed bus which indicates the desired address for a bus transaction in one phase, and which is used to transmit data between the CPU and external memory resources during the rest of the transfer.
	·	Bus transactions on this bus are logically separated into two phases: during the first phase, information about the transfer is presented to the memory system to be captured using the ALE output. This information consists of:
		Address(31:4): The high-order address for the transfer is presented on A/D(31:4).
		<b>BE</b> (3:0): These strobes indicate which bytes of the 32-bit bus will be involved in the transfer, and are presented on A/D(3:0).
		During write cycles, the bus contains the data to be stored and is driven from the internal write buffer. On read cycles, the bus receives the data from the external resource, in either a single data transaction or in a burst of four words, and places it into the on-chip read buffer.
Addr(3:2)	0	Low Address (3:2) A 2-bit bus which indicates which word is currently expected by the processor. Specifically, this two bit bus presents either the address bits for the single word to be transferred (writes or single datum reads) or functions as a two bit counter starting at '00' for burst read operations.
Diag(1)	0	Diagnostic Pin 1. This output indicates whether the current bus read transaction is due to an on- chip cache miss, and also presents part of the miss address. The value output on this pin is time multiplexed:
		Cached:  During the phase in which the A/D bus presents address information, this pin is an active high output which indicates whether the current read is a result of a cache miss. The value of this pin at this time in other than read cycles is undefined.
		Miss Address (3):  During the remainder of the read operation, this output presents address bit (3) of the address the processor was attempting to reference when the cache miss occurred. Regardless of whether a cache miss is being processed, this pin reports the transfer address during this time.
Diag(0)	.0	<b>Diagnostic Pin 0.</b> This output distinguishes cache misses due to instruction references from those due to data references, and presents the remaining bit of the miss address. The value output on this pin is also time multiplexed:
u W		I/D:  If the "Cached" Pin indicates a cache miss, then a high on this pin at this time indicates an instruction reference, and a low indicates a data reference. If the read is not due to a cache miss but rather an uncached reference, then this pin is undefined during this phase.
		Miss Address (2): During the remainder of the read operation, this output presents address bit (2) of the address the processor was attempting to
e South		reference when the cache miss occurred. Regardless of whether a cache miss is being processed, this pin reports the transfer address during this time.
ALE	0	Address Latch Enable: Used to indicate that the A/D bus contains valid address information for the bus transaction. This signal is used by external logic to capture the address for the transfer, typically using transparent latches.
DataEn	0	External Data Enable: This signal indicates that the A/D bus is no longer being driven by the processor during read cycles, and thus the external memory system may enable the drivers of the memory system onto this bus without having a bus conflict occur. During write cycles, or when no bus transaction is occurring, this signal is negated, thus disabling the external memory drivers

# PIN DESCRIPTION (Continued):

PIN NAME	I/O	DESCRIPTION
Burst/ WrNear	0	Burst Transfer/Write Near: On read transactions, the Burst signal indicates that the current bus read is requesting a block of four contiguous words from memory. This signal is asserted only in read cycles due to cache misses; it is asserted for all I-Cache miss read cycles, and for D-Cache miss read cycles if selected at device reset time.
is		On write transactions, the WrNear output tells the external memory system that the bus interface unit performing back-to-back write transactions to an address within the same 256 word page as the prior write transaction. This signal is useful in memory systems which employ page mode or static column DRAMs, and allows near writes to be retired quickly.
Rd	0	Read: An output which indicates that the current bus transaction is a read.
Wr	0	Write: An output which indicates that the current bus transaction is a write.
Ack	1	Acknowledge: An input which indicates to the device that the memory system has sufficiently processed the bus transaction, and that the CPU may either terminate the write cycle or process the read data from this read transfer.
RdCEn	1	Read Buffer Clock Enable: An input which indicates to the device that the memory system has placed valid data on the A/D bus, and that the processor may move the data into the on-chip Read Buffer.
SysClk	0	System Reference Clock: An output from the CPU which reflects the timing of the internal processor "Sys" clock. This clock is used to control state transitions in the read buffer, write buffer, memory controller, and bus interface unit.
BusReq	1	<b>DMA Arbiter Bus Request:</b> An input to the device which requests that the CPU tri-state its bus interface signals so that they may be driven by an external master.
BusGnt	0	DMA Arbiter Bus Grant. An output from the CPU used to acknowledge that a BusReq has been detected, and that the bus is relinquished to the external master.
SBrCond(3:2) BrCond(1:0)	1	Branch Condition Port: These external signals are internally connected to the CPU signals CpCond(3:0). These signals can be used by the branch on co-processor condition instructions as input ports. There are two types of Branch Condition inputs: the SBrCond inputs have special internal logic to synchronize the inputs, and thus may be driven by asynchronous agents. The direct Branch Condition inputs must be driven synchronously.
BErr	T;	<b>Bus Error:</b> Input to the bus interface unit to terminate a bus transaction due to an external bus error. This signal is only sampled during read and write operations. If the bus transaction is a read operation, then the CPU will take a bus error exception.
Int(5:3) SInt(2:0)	I	Processor Interrupt: During normal operation, these signals are logically the same as the Int (5:0) signals of the R3000. During processor reset, these signals perform mode initialization of the CPU, but in a different (simpler) fashion than the interrupt signals of the R3000.
. /		There are two types of interrupt inputs: the SInt inputs are internally synchronized by the processor, and may be driven by an asynchronous external agent. The direct interrupt inputs are not internally synchronized, and thus must be externally synchronized to the CPU. The direct interrupt inputs have one cycle lower latency than the synchronized interrupts.
Clk2xIn	ı	Master Clock Input: This is a double frequency input used to control the timing of the CPU.
Reset	1	Master Processor Reset: This signal initializes the CPU. Mode selection is performed during the last cycle of Reset.
Rsvd(4:0)	1/0	Reserved: These five signal pins are reserved for testing and for future revisions of this device. Users must not connect these pins.



# **ABSOLUTE MAXIMUM RATINGS**(1, 3)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Tc	Operating Case Temperature	0 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C
VIN	Input Voltage	-0.5 to +7.0	-0.5 to +7.0	V.

#### NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VIN minimum = -3.0V for pulse width less than 15ns. Vin should not exceed Vcc +0.5 Volts.
- 3. Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.

#### **AC TEST CONDITIONS**


Symbol	Parameter Min.		Max.	Unit
VIH	Input HIGH Voltage	3.0	_	٧
VIL	Input LOW Voltage		0.4	V
VIHS	Input HIGH Voltage	3.5	_	٧
VILS	Input LOW Voltage	_	0.4	٧

2860 tbl 08

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C (Case)	OV	5.0 ±10%
Commercial	0°C to +85°C (Case)	oV	5.0 ±5%

#### **OUTPUT LOADING FOR AC TESTING**



2860 drw 16

# DC ELECTRICAL CHARACTERISTICS— (Tc = $0^{\circ}$ C to +85°C, Vcc = +5.0V ±5%)

			201	20MHz 25MHz		33.33MHz		40MHz			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Vон	Output HIGH Voltage	VCC = Min., IOH = -4mA	3.5	_	3.5		3.5	_	3.5	_	٧
Vol	Output LOW Voltage	Vcc = Min., IoL = 4mA		0.4		0.4	_	0.4		0.4	٧
ViH	Input HIGH Voltage <sup>(3)</sup>	<del>-</del>	2.0	_	2.0		2.0		2.0		٧
VIL	Input LOW Voltage <sup>(1)</sup>	_	_	0.8	_	0.8	_	0.8	_	0.8	٧
Vihs	Input HIGH Voltage <sup>(2,3)</sup>	_	3.0	_	3.0		3.0		3.0		٧
VILS	Input LOW Voltage <sup>(1,2)</sup>		_	0.4	_	0.4	_	0.4	_	0.4	٧
CIN	Input Capacitance <sup>(4)</sup>	_	_	10	_	10	_	10		10	pF
Соит	Output Capacitance <sup>(4)</sup>	_	_	10		10	<b>—</b>	10	_	10	pF
lcc	Operating Current	Vcc = 5V, Ta = 70°C	_	350	_	400	_	500	_	600	mA
lін	Input HIGH Leakage	VIH = VCC	-	100		100		100	_	100	μΑ
lıL	Input LOW Leakage	VIL = GND	-100		-100		-100	_	-100	_	μА
loz	Output Tri-state Leakage	VOH = 2.4V, VOL = 0.5V	-100	100	-100	100	-100	100	-100	100	μА

#### NOTES:

- VIL Min. = -3.0V for pulse width less than 15ns. VIL should not fall below -0.5 Volts for larger periods.
   VIHs and VILs apply to Clk2xIn and Reset.
   VIH should not be held above Vcc + 0.5 volts.

- 4. Guaranteed by design.

2860 tbl 10

# AC ELECTRICAL CHARACTERISTICS (1, 2, 3)— (Tc = 0°C to +85°C, Vcc = +5.0V ±5%)


			20	20MHz		MHz	33.33MHz		40MHz		
Symbol	Signals	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t1	BusReq, Ack, BusError, Sint, RdCEn, Int, BrCond, SBrCond	Set-up to SysClk rising	6	-	5	_	4		3	_	ns
t1a	A/D	Set-up to SysClk falling	7	_	6		5	_	4		ns
t2	BusReq, Ack, BusError, SInt, RdCEn, Int, BrCond, SBrCond	Hold from SysClk rising	4	_	4		3	_	3	· -	ns
t2a	A/D	Hold from SysClk falling	2	_	2	-	1		1	-	
t3	A/D, Addr, Diag, ALE, Wr Burst/WrNear, Rd, DataEn	Tri-state from SysClk rising	-	10	-	10	_	10	-	10	ns
t4	A/D, Addr, Diag, ALE, Wr Burst/WrNear, Rd, DataEn	Driven from SysClk falling	_	10	-	10	_	10	_	10	ns
t5	BusGnt	Asserted from SysClk rising	T -	8	_	7	_	6	_	5	ns
t6	BusGnt	Negated from SysClk falling	T -	8	_	7	_	6		5	ns
t7	Wr, Rd, Burst/WrNear, A/D	Valid from SysClk rising		5		5		4	-	3	ns
t8	ALE	Asserted from SysClk rising	_	4	_	4	_	3	_	2	ns
t9	ALE	Negated from SysClk falling	<u> </u>	4	_	4	_	3	_	2	ns
t10	A/D	Hold from ALE negated <sup>(4)</sup>	2	_	2	_	1.5		1.5		ns
t11	DataEn	Asserted from SysClk falling	_	15	<u> </u>	15	_	13	_	12	ns
t12	DataEn	Asserted from A/D tri-state(4)	0	_	0	_	0	_	0		ns
t14	A/D	Driven from SysClk rising(4)	0		0		0	_	0	_	ns
t15	Wr, Rd, DataEn, Burst/WrNear	Negated from SysClk falling	1 –	7	_	6	_	5	_	4	ns
t16	Addr(3:2)	Valid from SysClk	I —	6	_	6	_	5	_	4	ns
t17	Diag	Valid from SysClk	I -	7	_	7	_	6	_	5	ns
t18	A/D	Tri-state from SysClk falling	_	10	_	10	_	9	_	8	ns
t19	A/D	SysClk falling to data out	Ι –	10	<b>—</b>	10	_	9	_	8	ns
t20	Clk2xln	Pulse Width High	10	_	8		6.5		5	_	ns
t21	Clk2xln	Pulse Width Low	10	_	8	_	6.5		5		ns
t22	Clk2xln	Clock Period	25	_	20	_	15		12.5	_	ns
t23	Reset	Pulse Width from Vcc valid	200	_	200		200	_	200		μs
t24	Reset	Minimum Pulse Width	32		32	_	32		32		tsys
t25	Reset	Set-up to SysClk falling	6	_	5	_	4		3	_	ns
t26	Int	Mode set-up to Reset rising	6	_	5	_	. 4		3		ns
t27	Īnt	Mode hold from Reset rising	2	_	2	_	1	_	1	_	ns
t28	SInt, SBrCond	Set-up to SysClk falling	6	_	5		4	_	3		ns
t29	Sint, SBrCond	Hold from SysClk falling	2	_	2	_	1	_	1		ns
t30	Int, BrCond	Set-up to SysClk falling	6	_	5	_	4		3	_	ns
t31	Int, BrCond	Hold from SysClk falling	2		2		1	_	1		ns
tsys	SysClk	Pulse Width	2*t22	2*t22	2*t22	2*t22	2*t22	2*t22	2*t22	2*t22	
t32	SysClk	Clock High Time	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 1	t22 + 1	t22 - 1	t22 + 1	ns
t33	SysClk	Clock Low Time	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 1	t22 + 1	t22 - 1	t22 + 1	ns
tderate	All outputs	Timing deration for loading over 25pf <sup>(4, 5)</sup>	_	0.5	_	0.5	_	0.5	_	0.5	ns/ 25pF
	L	<u> </u>							L		

#### NOTES:

- 1. All timings referenced to 1.5 Volts.
- 2. All outputs tested with 25 pF loading.
- 3. The AC values listed here reference timing diagrams contained in the R3051 Family Hardware User's Manual.
- 4. Guaranteed by design.
- 5. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified test condition; that is, the deration factor is applied for each 25 pF over the specified test load condition.

UPDATE 1 C 28

#### **PIN CONFIGURATIONS**



84-Pin PLCC with or without Integral Thermal Slug

Top View

Note:

Reserved Pins must not be connected.

# **PIN CONFIGURATIONS (CONTINUED)**

М	Vss	Clk2xIn	Rsvd (4)	Rsvd (2)	Rsvd (0)	Vss	<u>Int</u> (4)	<u>Int</u> (3)	Sint (1)	S BrCond (3)	S BrCond (2)	BrCond (0)	
L	A/D (28)	A/D (30)	Vcc	Rsvd (3)	Rsvd (1)	<u>Int</u> (5)	Vcc	SInt (2)	<u>SInt</u> (0)	BrCond (1)	Vss	RdCEn	
κ	A/D (27)	A/D (29)	A/D (31)										
J	Vcc	Vss											
Н	A/D (25)	A/D (26)											
G	A/D (23)	A/D (24)		R3051 84-Pin Ceramic Pin Grid Array (Cavity Down)									
F	A/D (21)	A/D (22)											
Ε	Voc	Vss			E	Bottom	View				ALE	Rd	
D	A/D (20)	A/D (19)									Diag (1)	Diag (0)	
С	A/D (18)	A/D (16)	Vss							Burst/ WrNear	Addr (2)	Vss	
В	A/D (17)	Vcc	A/D (14)	A/D (11)	A/D (9)	A/D (8)	A/D (6)	A/D (4)	Vss	A/D (1)	Addr (3)	Vcc	
Α	A/D (15)	A/D (13)	A/D (12)	A/D (10)	Vcc	Vss	A/D (7)	A/D (5)	A/D (3)	Vcc	A/D (2)	A/D (0)	
	1	2	3	4	5	6	7	8	9	10	11	12	

84-Pin PGA with Integral Thermal Slug BottomView

Note:

Reserved Pins must not be connected.






Figure 8. R3051 Family Clocking




Figure 9. Power-On Reset Sequence




Figure 10. Warm Reset Sequence




Figure 11. Mode Selection and Negation of Reset




Figure 12. Single Datum Read in R3051 Family




Figure 13. R3051 Family Burst Read




Figure 14 (a). Start of Throttled Quad Read






Figure 14 (b). End of Throttled Quad Read




Figure 15. R3051 Family Write Cycle




Figure 16. Request and Relinquish of R3051 Family Bus to External Master




Figure 17. R3051 Family Regaining Bus Mastership




Figure 18. Synchronized Interrupt Input Timing

4000 drw 31




Figure 19. Direct Interrupt Input Timing




Figure 20. Synchronized Branch Condition Input Timing





Figure 21. Direct Branch Condition Input Timing

4000 drw 34

# **84-PIN PGA (CAVITY DOWN)**




#### NOTES:

- 3. Symbol "M" represents the PGA matrix size.
- 4. Symbol "N" represents the number of pins.
- 5. Chamfered corners are IDT's option.
- 6. Shaded area indicates integral metallic heat sink.

Drawing #	G84-4					
Symbol	Min	Max				
Α	.077	.145				
øΒ	.016	.020				
øB1	.060	.080				
øB2	.040	.060				
D/E	1.180	1.235				
D1/E1	1.100	BSC				
е	.100	BSC				
L	.120	.140				
М	12					
N	84					
Q1	.025	.060				



# 84 LEAD PLCC (SQUARE)




#### NOTES:

- 1. All dimensions are in inches, unless otherwise noted.
- BSC—Basic lead Spacing between Centers.
   D & E do not include mold flash or protutions.
- Formed leads shall be planar with respect to one another and within .004" at the seating plane.
   ND & NE represent the number of leads in the D & E directions respectively.
- 6. D1 & E1 should be measured from the bottom of the package.

DWG #	J84-1					
# of Leads	84					
Symbol	Min.	Max.				
Α	165	.180				
A1	.095	.115				
В	.026	.032				
b1	.013	.021				
C	.020	.040				
C	.008	.012				
D	1.185	1.195				
D1	1.150	1.156				
D2/E2	1.090	1.130				
D3/E3	1.000	REF				
E	1.185	1.195				
E1	1.150	1.156				
е	.050 BSC					
ND/NE	21					

#### ORDERING INFORMATION



Commercial Temperature Range Compliant to MIL-STD-883, Class B Military Temperature Range Only

84-Pin PLCC 84-Pin PLCC with Integral Thermal Slug 84-Pin PGA with Integral Thermal Slug

4kB Instruction Cache, No TLB 4kB Instruction Cache, With TLB 8kB Instruction Cache, No TLB 8kB Instruction Cache, With TLB

#### **VALID COMBINATIONS**

IDT 79R3051 - 20, 25 79R3051E - 20, 25 79R3052 - 20, 25 79R3052E - 20, 25

79R3051 - 33, 40 79R3051E - 33, 40 79R3052 - 33, 40 79R3052E - 33, 40 All packages All packages All packages All packages

PGA, PH Packages Only PGA, PH Packages Only PGA, PH Packages Only PGA, PH Packages Only





## **R3000 CPU MODULES**

IDT7RS109

## **FEATURES:**


- · Cache Size: 64K Instruction, 64K Data
- · Processor Speeds up to 33 MHz
- · Includes R3010 Floating Point Accelerator
- · 1-word Read Buffer; 4-word Write Buffer
- Supports R3000 Multiprocessor Features
- · On-Board Parity Check and Generate
- · Four or Eight-word block refills
- On-board oscillator, delay line, and reset circuitry
- · 100% burn-in and functional test at rated speed

# R3000 MODULE FOR HIGH PERFORMANCE CPUS AND MULTIPROCESSOR SYSTEMS:

The IDT7RS109 is a complete reduced instruction set computer (RISC) CPU, based on the MIPS R3000 RISC processor, and supplied on a small fully-tested high-density plug-in module. The module includes the R3000 CPU, the R3010 Floating Point Accelerator, 64 Kbytes each of data and instruction cache memory, a single word read buffer and a four-word write buffer. Clock generation, reset, control, parity, and interrupt functions are included on the module to simplify the remainder of the system design.

The 109 module includes a latch to hold an external address for snooping in the D-cache and is designed to support the R3000's multiprocessor features.

The module is constructed using surface mount devices on a 5.2" by 5.2" epoxy laminate board, and is connected to the user's system via 192 pins located in two pin row regions on the board.



7RS109 Module. Actual Size 5.2" x 5.2 "

#### ARCHITECTURAL HIGHLIGHTS

#### Uses R3020 Write Buffers

R3020 chips are used on the module to provide a "smart" four-deep write buffer between the CPU and external memory. These devices store data and addresses for up to four write requests to main memory, and handle the handshaking with the memory controller. The R3020s support features such as byte gathering (combining multiple byte writes to the same address in the buffer into a single write) and address matching (a read or write to an address already in the write buffer will be detected so the user software can take appropriate action). The R3020's Match signals are OR'ed on the module to produce a single output, labeled CONFLICT.

#### Four or Eight-Word Block Refill

The module refills both the instruction and data caches from memory in either four or eight-word blocks. The block refill size is set by a jumper on the module. Following a cache miss, the processor will request a memory read at the missed address and wait for a data ready acknowledgement. When an acknowledge is received, the processor will load four or eight words into cache on four or eight successive clock cycles. The memory interface must supply the correct four or eight words (address A4A3A2 = 0 to 7) at the processor's speed, 40 ns intervals for a 25 MHz system. Interleaved memory is usually the best way to support this requirement. The processor's CPC0 pin, available as a pin on the module, can be used to over-ride the block refill. The processor performs instruction streaming during the refill.

#### **On-board Oscillator and Delay Line**

All the clock generation circuitry required by the R3000 system is on the module. A jumper can be used to select between the on-board crystal oscillator or an external oscillator input. A delay line on the module is used to set the timing for register strobes and other critical signals relative to the R3000 clock. The R3000 clock output "SYSOUT" is made available to the user system through eight pins on the module, each independently buffered.

#### R3000 Reset and Initialization Logic

The initialization logic for the R3000 CPU is contained on the module. A "Cold Reset" pin on the module starts the required 15 ms reset signal to the CPU, and then provides the initialization vectors during the last few cycles. A second reset pin is provided to reinitialize the CPU without repeating the 15 ms delay. The R3000 is initialized to "Big-Endian" operation.

#### **Five User Interrupt Lines**

Five pins on the module are used for user interrupt inputs. The user interrupts are synchronized in registers on the module before being sent to the R3000. Interrupt 2 is used for the Floating Point Accelerator, if present.

#### External B3000 Condition Code Pin

The R3000 input CPC0 is available as a pin on the module. During run cycles, this pin acts as a Condition Code test pin, so the R3000 can do a Test and Branch in a single cycle based on its state. During read stalls, the pin determines whether a single word or 8 words will be read. Reads into the instruction cache must always be block refills.

#### **Internal Parity Check and Generate**

The 7RS109 uses IDT 73211 registers for the data read buffer. This device provides the ability to generate parity on incoming data, if it is not already present, or to check parity on outgoing data to detect parity errors occurring on the module.


#### TYPICAL APPLICATIONS

The 7RS109 module is designed for applications that run complex operating systems, such as UNIX™, or that need the maximum possible performance. The module contains the maximum possible cache sizes (64K each) that can be supported by the R3000 in Multiprocessor configurations.



UPDATE 1 C 43

#### **FUNCTIONAL BLOCK DIAGRAM**



# IDT7RS109

# SIGNALS PROVIDED ON MODULE PINS

Signal Name	Туре	Description				
MA0MA31	1/0	32-bit address from the module to external memory. This is an output from the 3020 Write Buffer except during the MP Invalidate function, when it is the input to the MP cache address latch.				
MD0MD31	1/0	32-bit data bus between the module and external memory. Driven from the 3020 Write Buffer during writes; input to the Read Data Buffer during reads.				
BACT0,1,2	0	The three R3000 AccType status signals, driven from the 3020 Write Buffer during writes and ${\bf f}$ a latch during reads.				
MDP0MDP3	1/0	The four parity bits for the MD data. Output during writes and input during reads.				
CP_CpCond0, 2, 3	1	The three flag inputs to the R3000 CPU. CPC0 is used during read stalls to control block refill of the data cache. (The instruction cache must always be block refilled.) CPC2 and CPC3 are the MP stall and invalidate controls.				
ALOE	I	Data Cache Address Latch Output Enable When LOW, enables the output of the latch holding the data cache address supplied by the R3000. It should be LOW at all times except when the MP Latch is being used to invalidate a cache address.				
BSYSOUT29	0	Eight buffered inverted copies of the R3000 signal "SYSOUT" for use in the user's system.				
UINT0,1,3,4,5		Interrupt inputs to the R3000. These signals are synchronized to SYSOUT on the module. R3000 interrupt 2 is used for the Floating Point Accelerator.				
BRESET	0	Buffered copy of the reset signal created on the module to reset the CPU. LOW during Reset.				
WB_WbFull	0	Write Busy. Status signal created by the R3020 write buffer. Goes LOW to indicate the buffer is full				
CPU_BusError	1	Input to the R3000 indicating a bus error has occurred.				
RESETC	4	Cold Reset to the module. The module creates a 15 ms long reset to the R3000 and executes the R3000 initialization sequence when this pin goes LOW.				
FP_FpPresent	0	This signal can be used to detect the presence of an FPA on the module. To be used, it must be connected to a 4.7K pullup resistor. The pin will be LOW if the FPA is present.				
WB_OutEn	1	Write Buffer Output Enable. When LOW, turns on the outputs of the R3020 write buffers.				
WB_Request	0	Output from the R3020 to indicate that there is data in the buffer to be written to memory. Active LOW				
WB_Acknowledge	1	Input to the R3020 to indicate data has been written into memory.				
CONFLICT	0	The OR of all the R3020 Match signals; indicates the address on the R3020 inputs matches one of the addresses currently in the write buffer.				
RABOE	I	Read Address Buffer Output Enable. When LOW, turns on outputs of the buffers containing the read address.				
RDBCE	ı	Read Data Buffer Clock Enable. When LOW, enables the clock (SYSOUT) to the Read Data Buffers.				
READ -	0	Status signal output. LOW during reads.				
RABLE	I	Read Address Buffer Latch Enable. When HIGH, enables the Read Address Buffer latches.				
WB_LatchErrAddr	ı	Latch Error Address input to the R3020.				
WB_EnErrAddr	ı	Enable Error Address input to R3020.				
CP_MemRd	0	R3000 output signal. When LOW, there is a request for a read from external memory.				
CP_RdBusy	ı	Read Busy. Input to the R3000 to indicate acknowledgment of the MEMRD request.				
EXTOSC	ı	Optional Input from External Oscillator				



# **RELATED PRODUCTS**

#### **Prototyping System**


The 7RS109 module can be placed into immediate service using our flexible 7RS309 Prototyping Platform. The system includes two boards: a general purpose CPU board, and a personality card that interfaces the module to the CPU board.

The CPU board contains 1Mb of main memory, 256K of EPROM, two RS232 serial ports, an 8254 counter/timer, and an 8-bit parallel port accessible through a dual port RAM. Four 50-pin connectors provide access to all the address, data, and control signals for external connection to additional hardware on, for example, a wire-wrap board.

The system includes IDT's Software Integration Manager, which provides facilities for downloading code, examining memory, and stepping through programs.

The personality card is on a separate board, and provides a bed for the module, necessary control signals, and connectors for an HP 16500 Logic Analyzer.

Code for the R3000 can be created on a MIPS development system, on IDT's MacStation™ system, or using IDT's PC-based cross assembler and compiler products. Assembled code can be downloaded into the Prototyping System for execution and debug.



A Module Prototyping Platform.

The card on the left is the personality card with a module; the card on the right is the general purpose CPU.

#### **SPECIFICATIONS**

#### CPU

R3000

#### **Floating Point**

R3010 optional in either configuration. If present, connected to INT2.

#### Cache Ram

64 KB I-cache (16K words) 64 KB D-cache (16K words)

#### **Cacheable Address Space**

4 GBytes

#### **MP Support**

Cache invalidate supported

#### **Block Refill**

4 or 8 word (or single word)

#### **Endianess**

User programmable via module pin.

#### Read/Write Buffers

- 1 Word Read Buffer
- 4 Word Write Buffer

#### Interrupts

6 User Interrupts, synchronized with SYSOUTA:D in an on-board register.

#### I/O characteristics

TTL levels from FCT logic devices, PALs and R3000

#### **Power Supply**

4.5 amps (typical) at 5.0 V, 25°C, at 33MHz.

#### **Environmental Conditions**

Ambient temperature 0°C to +50°C. Relative Humidity 5% to 95%

#### **Clock Frequencies**

20, 25 and 33 MHz

#### Interconnection

192 18-mil round pins on 100-mil centers Mating connector: Samtec SS-1 series socket strips or equivalent.


#### **User Selectable Options via jumpers:**

4 word or 8 word block refill Big or Little Endian Streaming/No Streaming Store Partial On/Off



#### MECHANICAL OUTLINE

#### 7RS109 TOP VIEW




7RS107-66			7RS1	08-88	7RS109-66		
	Min. Max.		Min.	Max.	Min.	Max.	
D	5.180	5.220	5.380	5.420	5.180	5.220	
Е	3.545	3.555	3.545	3.555	3.545	3.555	
F	4.145	4.155	4.245	4.255	4.145	4.155	
G	0.815	0.835	0.915	0.935	0.815	0.835	
Н	1.045	1.055	1.145	1.155	1.045	1.055	
Κ		0.30		0.30		0.30	
L		0.20		0.15		0.20	

#### NOTES:

- 1. All dimensions in inches unless otherwise noted.
- 2. The 7RS107, 108 and 109 are a family of modules. Dimensions for all three are listed here, so that you can add flexibility by accepting all three modules.
- 3. P1 on the 7RS107 has three rows of 33 pins, while
  - P1 on the 7RS108/9 has three rows of 32 pins.
- Mounting holes are 0.109 ± .002. Note that mounting holes are offset from center line of connector.
- 5. Holes take #2 mounting hardware.
- 6. Pins are 0.018 diameter on 0.100 spacing on both axis.
- To connect the modules use strip connectors Rob. Nug. SBE-32-S-TG for 32 pins, Rob. Nug. SBE-33-S-TG for 33 pins or equivalent.

#### **MECHANICAL OUTLINE**

#### **7RS109 SIDE VIEW**



	7RS1	07-66	7RS108-88		7RS109-66	
	Min.	Max.	Min.	Max.	Min.	Max.
D	5.180	5.220	5.380	5.420	5.180	5.220
Ε	3.545	3.555	3.545	3.555	3.545	3.555
F	4.145	4.155	4.245	4.255	4.145	4.155
G	0.815	0.835	0.915	0.935	0.815	0.835
Н	1.045	1.055	1.145	1.155	1.045	1.055
Κ		0.30		0.30		0.30
L		0.20		0.15		0.20

#### NOTES:

- 1. All dimensions in inches unless otherwise noted.
- 2. Pins are 0.018 diameter on 0.100 spacing on both axis.
- Board thickness 0.062 ± .007.
- To connect the modules use strip connectors Rob. Nug. SBQ-32-S-TG for 32 pins, Rob. Nug. SBE-33-S-TG for 33 pins or equivalent.

#### ORDERING INFORMATION

Ordering Part Number	CPU	FPA	l-cache	D-cache	Speed	Other
7RS109N66A16A	R3000A	NONE	64K	64K	16 MHz	
7RS109N66A20A	R3000A	NONE	64K	64K	20 MHz	
7RS107N66A25A	R3000A	NONE	64K	64K	25 MHz	
7RS107N66A33A	R3000A	NONE	64K	64K	33 MHz	
7RS109F66A16A	R3000A	R3010A	64K	64K	16 MHz	
7RS109F66A20A	R3000A	R3010A	64K	64K	20 MHz	-
7RS109F66A25A	R3000A	R3010A	64K	64K	25 MHz	
7RS109F66A33A	R3000A	R3010A	64K	64K	33 MHz	



#### **CUSTOM OPTIONS**

Some features of the 7RS109 can be modified by special order. Contact your IDT sales office for details. Possible modifications include: initialization mode for the R3000, endian option, size of block refill, instruction streaming, pin length, style, and plating; special marking; additional burn-in, and socketing of the CPU and/or FPA.

#### **ADDITIONAL INFORMATION**

For Detailed design information, contact IDT and ask for the 7RS109 Designer's guide.



# IDT/sim SYSTEM INTEGRATION MANAGER ROMable DEBUGGING KERNEL

IDT7RS901


#### **FEATURES:**

- Provides complete control over hardware and software for system integration
- Fits in 96Kb of EPROM space, plus 18Kb of RAM
- Provides CPU control for register and memory manipulation, cache access, and TLB management
- Includes Diagnostic tests for Memory, Cache, MMU, FPU, and System
- · Easy to add new commands and new I/O drivers
- · Complete support for MIPS symbolic debugger
- · In-line assembly and disassembly

#### POWERFUL TOOL FOR R3000 SOFTWARE/ HARDWARE INTEGRATION:

The IDT7RS901 System Integration Manager (IDT/sim) is a ROMable software product that permits convenient control and debug of RISC systems built around the MIPS R3000 architecture. It permits users to quickly develop and debug stand-alone systems. Facilities are included to operate the CPU under controlled conditions, examining and altering the contents of memory, manipulating and controlling R3000 resources (such as cache, TLB and coprocessors), loading programs from host machines, and controlling the path of execution of loaded programs. Remote (source/symbolic) debugging is also supported.

IDT/sim requires 96Kb of EPROM space for code and data and 18Kb of ram space for uninitialized variable data and stack.



704-00901-001/C

**APRIL 1991** 

#### **IDT/SIM FEATURES**

IDT/sim is a software tool to help system designers debug hardware designs and port software to systems based on one of the MIPS Instruction Set Architecture CPUs. The software is supplied in EPROMs on most IDT RISC SubSystem Development products, and may be purchased in source code form so it can be compiled and installed on any R3000 compatible hardware.

IDT/sim provides all the basic functions needed to get a new hardware design debugged and to port and debug software on it. Typically, the monitor is compiled and burned into EPROMs that are plugged into the target system. Approximately 96KB of EPROM are needed for the binary code, and 18KB of RAM are needed for storing variables. Once installed, the designer communicates with the monitor via a simple terminal connected to an RS-232 port on the target system. Source code is included to support a variety of UARTs for this port. On start-up, the monitor will determine the cache and main memory sizes automatically.

#### DIAGNOSTICS

The monitor includes a set of diagnostic routines for testing the integrity of the hardware.

Main Memory Test: Finds opens, shorts, and stuck-at faults on data and address lines. A cache memory test runs memory tests on both caches, checks tag memory, and verifies that instructions can be executed from cache.

System Test: Checks the ability to read and store full words, half words, and bytes. Checks cache operation for valid, hit/miss, and invalidation.

MMU Test: Checks operation of TLB inside the R3000.

Floating Point Test: Tests the functionality of the R3010 FPU, including exception interrupts.

#### DOWNLOAD SUPPORT

Object code created on a software development system can be downloaded in either ASCII S-records or binary formats to the target system's memory. The code can be produced with the MIPS development tools or with IDT/c on any of a number of development platforms, including a 286 or 386 PC or SUN SparcStation.

IDT/sim includes utilities to convert object code from the MIPS compiler to S-records, to convert the S-records to a binary format (which is more compressed and downloads faster), and to download the binary records to the target. Similar utilities for use with the IDT/c multi-host C compiler are supplied with IDT/c.

A terminal emulation feature allows the terminal being used as the IDT/sim console to be used also as a terminal to a software development system accessed through a second serial port.

#### **DEBUG COMMANDS**

There are a variety of commands included in IDT/sim to support software/hardware debug.

Execution Control: Breakpoint, call, gotill, step, etc.

**Memory Commands:** Assemble, disassemble, dump, flush cache, etc.

TLB Commands: Dump, flush, map, etc.

**Remote Debug:** Turns on remote debug with DBX on a MIPS RISC/os system.

#### **RUN-TIME SUPPORT**

IDT/sim includes over 40 functions that can be called by user's programs to perform common I/O and R3000 control operations. A complete list of the commands is listed later in this document.

#### **NEW FEATURES IN VERSION 3.0**

Interactive Assembler. A command has been added that allows the user to enter R3000 instructions into memory using assembly language mnemonics.

Floating Point R3010 support. Floating point data can be entered and displayed in floating point notation. R3010 registers can be dumped in either single or double precision.

**Terminal Emulation Mode.** For targets having two serial ports, there is a terminal emulation mode that supports connecting to a remote host through the second port.

Display Cache Tags and Data. Allows display of the contents of either cache, the valid bit, and the cache tag value. Includes a check for cache/main memory inconsistencies.

**Diagnostics.** All the diagnostics have been rewritten and are now supplied in source form.


Memory Sizes. IDT/sim determines the sizes of main memory and both caches at start-up. New entry points have been added to allow user programs to access this information.

Configuration Control. IDT/sim can be configured for I and D-caches from zero to max size; for little or big endian; for R3001 cache configurations; and for FPU present or missing.

Multiple Host Support. IDT/sim can now be compiled by IDT/c (version 3.5) on a 386 system running MS-DOS or XENIX; on a SUN SparcStation; on a MIPS workstation; or on IDT's MacStation.



KSEG 1 Unmapped, Uncached



**IDT/sim Memory Map** 

The figure above shows the memory utilized by IDT/sim. The EPROM space starts at virtual address bfc00000, which is the R3000's start-up address. The compiled version of IDT/sim with all features included occupies about 96 KB of

EPROM space, and is normally placed in 128 KB of EPROM. IDT/sim uses main memory to store interrupt vectors, variables, and a stack. Eighteen KB of RAM space is reserved for this data.

#### IDT/SIM COMMANDS

- asm <addr> This command allows the user to examine and change memory interactively using standard assembler mnemonics.
- brk/b [addresslist] This command will display all of the currently set breakpoints if no address list is supplied. If an address list is supplied, breakpoints are set at each of the addresses in the list.
- cacheflush/cf [-i]-d] This command will flush both the icache and the d-cache if no option is specified. If the user wants to just flush one or the other, the optional argument may be entered.
- call|ca <address> [arg1 arg2 ... arg8] This command invokes a subprocedure under the monitor environment. It will do a jump and link to address passing any arguments, up to 8, while still in monitor mode.
- checksum/cs [start\_addr num\_bytes] Display the checksums for each of the 'eproms'.
- compare/cp [-w|-b|-h] <RANGE> <destination> Compare the block of memory specified by RANGE to the block of memory that starts at destination.
- cont/c This command continues execution of the client process from where it last halted execution.
- dbgint|di [<-e|-d DEV>] Debug interrupt enable/disable allows 'break key' to gen extr. int.
- debug|db [DEV] Enter remote debug mode.
- dis <RANGE> Disassemble the contents of memory specified by range. If RANGE consists only of a beginning address, enough locations following the beginning address are disassembled to fill one page.
- disptag/dt [-i] RANGE This command displays the instruction or data cache contents and the tag values if the cache location is valid.
- dr [reg#|name\reg\_group] This command will print out the current contents of register(s).
- dump|d [-w|-h] <RANGE> Dump the memory specified by RANGE to the display .
- fill|f [-w|-h|-b|-l|-r] <RANGE> [value\_list] Fills memory specified by range with value\_list.
- fr [-s/-d] < reg#|name> < value> Put < value> into the register
  specified by < reg#|name>.
- go/g [-n] <address> This command will begin execution at address <address>.

- gotill|gt <address> This command will continue execution from the current value of the test program register. The program will stop execution just prior to the execution of the instruction pointed to by address.
- help/? [commandlist] This command will print out a list of the commands available in the monitor. If a command list is supplied, only the syntax for the commands in the list is displayed.
- history/h This command will display the last 16 commands entered with identifying numbers so the user may reexecute the command by entering !#. This is a circular list such that at any one time the latest 16 commands are available.
- init/i Initialize prom monitor (warm reset)
- Ioad|I [options] DEV This command will input from the device specified by \_DEV records of the format specified by options.
- move/m [-w/-b/-h] <RANGE> <destination> Move the block of memory specified by RANGE to the address specified by destination.
- next|n [count] This command is like the 'step' command except that when a jal or bal instruction is encountered, all of the instructions of the subprocedure are executed until the subprocedure returns to the instruction following the jump or branch and link.
- rad [-o/-d/-h] Set the default radix to the requested base.
- rc [-i] [-w|-b|-h] <RANGE> Addresses are automatically set to Kseq0 and the caches are isolated. Read cache memory specified by RANGE.
- regsel/rs [-c/-h] Select either the compiler names or the hardware names for registers.
- search|sr [-w|-b|-h] <RANGE> <value> [mask] This command will search the area of memory specified by RANGE for the value specified by value.
- seg [-0|-1|-2|-u] Set the default segment to the requested k-segment.
- setbaud/sb DEV This command allows the user to select the baud rate for the device specified by DEV. DEV may be either tty0 or tty1.
- step/s [count] This command will execute a single step or if <count> is supplied then 'count' number of single steps will be executed.
- sub [-w|-h|-b|-l|-r] <address> This command allows the user to examine and change memory interactively.



UPDATE 1 C 53

#### **IDT7RS901**

# Data Book C, Section 8.9, Page 5

- te [DEV] This command puts IDT/sim in a transparent mode and connects the console port straight through to an outer serial port.
- tlbdump/td [RANGE] This command dumps the contents of the translation buffer. If a range is specified, just the range is dumped, otherwise the entire buffer is dumped.
- tlbflush/tf [RANGE] This command flushes the contents of the translation buffer. If a range is specified, just the range is flushed, otherwise the entire buffer is flushed.
- tlbmap|tm[-i index][-ndgv] < vaddress> < paddress> This command establishes a virtual to physical mapping in the translation buffer.
- tlbpid/ti [pid] This command, without arguments, displays the current process identifier in the system co-processor register 'tlbhi'. If an argument is supplied then the current process identifier in 'tlbhi' is set to < pid >.

- tlbptov/tp <physaddr> This command searches the translation buffer looking for translations which map to <physaddr>. Any translations found, valid or invalid, are displayed. The default segment is not applied to <physaddr>.
- unbrk/ub <br/>broumlist>
  This command will unset all of the breakpoints listed in <br/>broumlist>
  These are the ordinal numbers of the breakpoints and can be obtained by doing a 'brk' command.
- wc [-i] [-w|-b|-h] <RANGE> [value\_list] Addresses are automatically set to Kseq0 and the selected cache is isolated. This command will fill the selected cache memory specified by RANGE with the pattern specified by value\_list.

#### LIST OF RUN TIME SUPPORT ENTRY POINTS

reset	en en en en en en en en en en en en en e		gets	strlen
restart			puts	strcpy
reinit		n i na sina na sina na sina na sina na sina na sina na sina na sina na sina na sina na sina na sina na sina na Na sina na sina na sina na sina na sina na sina na sina na sina na sina na sina na sina na sina na sina na sin	printf	strcat
open			_exit	<b>cli</b>
read			flush_cache	get_range
write			clear_cache	tokenize
ioctl			setjmp	get_mem_conf
close			longjmp	set_mem-conf
getchai	<b>r</b>		exc_utlb_code	install_command
putchai	r e e	高点 (1.15) (1.15) (1.15)	atob	install_new_dev
showca	ar		strcmp	install_immediate_int
				Install_normal_int

#### ORDERING INFORMATION

To order EPROMs to upgrade an IDT board level product, see the order codes below. To order IDT/sim in source code, order the Developmental Use License AND order the software on the appropriate source media. The license will be shipped to you for signature; on return the software will be shipped. You may also order binary distribution rights for the run-time version of the monitor. Ask your IDT sales office for information.

#### Licenses

#### Source Media

IDT/sim source code can be compiled with either the MIPS C compiler or with IDT/c version 3.5 or later. Earlier versions of IDT/c cannot compile this code. IDT/sim cannot be compiled on the 286 versions of IDT/c due to insufficient memory. The products listed below are media only and must be purchased with license 7RS901SLV above.

One year free updates. We supply a direct telephone contact for support.

Source for 386, MS-DOS	7RS901SBF-L
Compile with IDT/c C-Compiler. Shipped with both 1.2 MB 5.25" and 1.44 Mi	
Source for 386 PC, SCO Xenix	7RS901SXX-L
Use with IDT/c C-Compiler.	
Source for IDT MacStation, on Mac Disc	7RS901SMD-L
Use with MIPS C Compiler supplied with MacStation or with IDT/c.	
Source for MIPS machine, QIC-24 TAR Tape	7RS901SUU-L
Use with MIPS C Compiler or with IDT/c.	
Source for SUN SparcStation, QIC-24 TAR Tape	7RS901SWU-L
Use with IDT/c.	

#### **EPROM Versions**

The following versions of IDT/sim are supplied in EPROMs for the indicated hardware. These versions are for updating the hardware to the latest version of the monitor.

For Any 7RS30x Prototyping System	7RS901BAP
For the MacStation 1 (7RS501)	7RS901BBP
or the MacStation 2 (7RS502)	
For 7RS382 Evaluation Board	
For 7RS383 Evaluation board	7RS901BEP
For 7RS388 Real8™ Laser Printer Controller	7RS901BFP





# IDT/c New! Version 3.5 Multi-Host C-Compiler System

**IDT7RS903** 

#### **FEATURES:**

- Includes C-compiler, Optimizing Scheduler, Assembler, Linker, Librarian, and ANSI Libraries
- · Optional Floating Point Emulation Software
- · Meets Plum Hall 2.00 ANSI C validation suite
- Runs on 80286 and 80386 machines under MS-DOS™ or XENIX™, on MIPS machines and MacStation under RISC/os, and on Sun SparcStation
- Supports entire IDT family of MIPS ISA Processors: R3000, R3001, R3051, and R3052
- · Supports Big- and Little-Endian Compilations
- Provides control over multiple memory segments
- Produces disassembled link listings to simplify debug


#### OPTIMIZING C-COMPILER SYSTEM:

IDT/c consists of a set of software products that run on a variety of platforms, and which together produce highly efficient code for R3000 CPUs and derivatives. The compiled code can be downloaded in several formats to a target machine for execution. On the target machine, the code can be controlled with IDT's System Integration Manager (IDT/sim). The compiler is based on the popular GNU C compiler, and is fully compliant with ANSI C.

New features in release 3.5 of IDT/c include a library archiving program, ANSI C libraries, and a utility for moving initialized variables into EPROM space.

The IDT/c package is available for execution on 286 or 386 machines under MS-DOS or XENIX, as well as the MIPS and SUN workstations, and IDT's MacStation single user workstation.

For any platform, IDT/c can be ordered with or without a software floating point library. A switch in the compiler determines if floating point instructions will result in R3010 instructions in the object code or whether calls to the floating point library will be made instead.



IDT/c System Flow

UPDATE 1 C

704-00903-001/D MAY 1991

DSC-9061/-

#### DESCRIPTION

The IDT/c C-Compiler System is a complete development package for CPUs based on the R3000 architecture. It contains an optimizing cross compiler, optimizing scheduler, assembler, linker, and a downloader. The 'C' compiler is compliant with ANSI 'C' standard and performs the optimizations available in state-o-the-art 'C' compilers. The assembler supports the R3000 machine instructions and architecture described in the book by Gerry Kane, "MIPS RISC Architecture", including both native and synthetic instructions. The complete IDT/c package runs on a variety of host machines and operating systems and is part of IDT's cross development system tools which include other packages such as debug monitors and libraries.

#### Compiler

The C pre-processor is GNU cpp and the compiler itself is based on GNU C. All C-preprocessing features are supported. The combination of the compiler and assembler included in IDT/c has been tested for compliance to the ANSI 'C' standard using the Plum Hall test suite and is compliant. Some compiler syntax and directives are different than those in the MIPS C-compiler, but it is possible to write C programs which may be compiled using either compiler.

The C compiler performs extensive optimization in multiple passes through the code. Each of the many optimization techniques can be individually switched on or off with compiler directives.

#### **Optimizing Scheduler and Assembler**

The IDT cross assembler input is compatible with source code written for the MIPS assembler. It implements the R3000 native instruction set as well as the augmented synthetic instructions defined in the "MIPS RISC ARCHITECTURE" book by Gerry Kane. There are some extensions in the IDT cross assembler that provide the programmer with more control over code generation, such as 'laiu'-load address upper and 'oria'-load address lower, enabling direct programming in pure assembly language. The assembler produces of iles which are later linked together with other files to produce an executable file.

The scheduler first expands the synthetic instructions into the native instruction set. It then rearranges code to allow for and take advantage of R3000 pipeline architecture. At the same time the scheduler analyzes loads of static constants and makes use of previously loaded constants that are close in value.

#### Memory description file

The memory description file is used to instruct the linker where to place object modules in the R3000 memory map. It tells the linker what address classes are legal, what addresses exist within those classes, and what addresses should be written to output files. The file consists of a

sequence of class specifications (CODE, DATA, etc.) and associated address ranges.

#### Linker

The linker combines separately assembled program files into one object module. Command line switches may be used to override the memory description file.

The format of object code produced by the assembler in IDT/c is *not* compatible with the format produced by the MIPS assembler, so modules compiled by the MIPS software cannot be linked directly with modules compiled by IDT/c. Recompilation under IDT/c is required. Files produced by IDT/c can be run and debugged under the IDT/sim monitor.

There are three types of output file formats supported: S-Records, hex, and binary image. The S-Record files are useful in down-loading to target boards. The hex format file is useful for EPROM programming because the code can be divided into multiple files under this format.

The linker output can be disassembled back into a listing file and map that includes all object modules at their correct final locations in memory.

#### **Endianess**

IDT/c includes a switch so that code may be compiled in either Big-endian or Little-endian format.

#### Floating Point Library

IDT/c may be ordered with a floating point library. A switch in the compiler is set at compile time to determine how the compiler should handle floating point instructions. In the normal mode, it will produce R3010 Floating Point Accelerator instructions in the object code. If the switch is set the other way, the compiler will insert calls to the floating point library instead, and the floating point library must be available at link time. Because the compiler knows about the library during compile time, it can perform optimizations not otherwise possible and keep the execution penalty for using software instead of hardware to about a factor of 4 in very floating point intensive code.


#### Librarian and Archiver

IDT/c supports object code library files. Many compiled routines may stored in a single library file by using the Archiver utility. At link time, the linker extracts only the routines actually used. This technique reduces the number of files that must be dealt with explicitly during program development.

#### PROM-C

PROM-C is a utility included with IDT/c that permits variables initialized by the program to be moved from their normal locations in the object code into designated memory space destined for EPROM. The user program can execute a simple routine at start-up to move the variables from EPROM back into RAM space at the appropriate locations.





#### **OPTIMIZATION PASSES**

Multiple optimization passes are performed by the GCC compiler. Below is a brief description of what takes place on each pass. Note that switches can be used in the compiler to turn individual optimization choices off or on, providing the programmer with a great deal of control over how the compiler modifies the code.

#### Jump optimization

Simplifies jumps to the following instruction, jumps across jumps, and jumps to jumps. Deleties unreferenced labels and unreachable code.

#### Register Scan and common subexpression elimination

Finds first and last use of each register for purposes of subexpression elimination while performing constant propagation.

#### Loop optimization and strength reduction

Moves constant expression code outside of dynamic loop.

#### Data flow analysis

Divides the program into basic blocks and identifies the life of values in registers. Code producing unused results and unreachable loops are eliminated.

#### Local register allocation

Allocates registers to be used inside each basic block.

#### Global register allocation

Assigns registers for values which live across basic block boundaries.

#### **Final Pass**

The final pass is to generate assembler code. At this point, peephole optimizations are performed as well as generation and optimization of the function entry and exit code sequences.

#### PERFORMANCE COMPARISONS

#### Execution

To obtain a measure of the efficiency of the IDT/c compiler, a set of benchmark programs was compiled under both IDT/c and the MIPS compiler, and the size and execution time of the resulting binaries were compared.

#### **Execution Time Comparison**

	Code Size	Exec. Time
Compiled with MIPS C	1.0	1.0
Compiled with IDT/c	1.20	1.19

#### Compile Time

The time required to compile a program under IDT/c depends on the machine speed, type, and configuration. For comparative purposes, the Stanford benchmark was compiled under a variety of hosts and the results are shown below. For reference, the same program was also compiled using the MIPS compiler.

#### Compile Time Comparisons

Host	Compile Time	
MIPS C on MIPS Machine	24 sec.	
IDT/c on MIPS Machine	25 sec.	
IDT/c on 10 MHz 286, MS-DOS	695 sec.	
IDT/c on 25 MHz 386, Xenix	70 sec.	



# **IDT7RS903**

# Data Book C, Section 8.10, Page 5

# **COMMAND LINE SWITCHES**

-E: Pre-process only. .S file is expected. Pre-

processed file is written to the standard

output.

-0: Optimize (GNU cc -O option).

-01: Optimize even more (GNU cc options: -

fstrength-reduce -fforce-addr -fforce-mem

-fcombine-regs -finline-functions).

-c : Assemble only, do not link, Expected are filenames with .s or .S suffixes. Output files

(in absence of -o) will have .o suffix.

-ZA: Produce assembly listing.

-o xxx: Name output file. The default output name

is 'out.sre'.

-ZL: Produce link map.

-Fxxx.xxx: Use xxx.xxx as memory layout description

file. In absence of -F option the default is to use file idt.mem in default library directory.

-ZThhhhhhhh: Specify text loading address; hhhhhhhh is

address in hex, up to 8 hex digits. This will

override .mem file definitions.

-ZDhhhhhhhh: Specify data loading address; hhhhhhhh is

address in hex, up to 8 hex digits. This will override .mem file definitions.

-e name: Use global 'name' as program start address.

-noenv: Do not include default library modules which

> define the order of program sections and global symbols that point to beginning and

end of text, data and bss.

-nostdlib: Do not include library for linking with IDT/sim

monitor.

### ASSEMBLER DIRECTIVES

.align n Align so that n least significant bits of address

are 0.

.ascii "string" Assemble string.

.bss Store following into bss section.

.byte arg,...,arg Assemble arguments into consecutive bytes.

.data

Store following into data section.

end name Included for MIPS asm compatibility but

ianored.

ent name Included for MIPS asm compatibility but ig-

nored.

Import symbol 'name' that refers to n bytes of .extern name

storage. (included for MIPS asm compatibil-

ity and ignored).

.globi name Export defined symbol.

Assemble arguments into consecutive .half ard

halfwords.

.set argument Argument can be :

at - error flag every use of \$1.

noat - disable errors due to user's usage of \$1 (at).

reorder - enable scheduling to resolve pipeline con-

flicts.

noreorder - disable scheduling.

.space n Skip next n bytes, advancing location counter

by n.

.text Store following into text section.

.word ard Assemble arguments into consecutive words.

SEGMENT

The SEGMENT directive selects the address seament where the following code or data will be stored. It is used to implement '.text', '.data' and '.bss' which are MIPS compatible segments. Using this directive the user can

create other custom segments.

#### FLOATING POINT EMULATION

The floating point emulation library provides routines to perform the functions listed below.

Single and Double Precision Add

Single and Double Precision Subtract

Single and Double Precision Multiply

Single and Double Precision Divide

Single and Double Precision Compare

Single and Double Precision Float to Integer Conversion

Integer to Single and Double Precision Float Conversion

Single to Double Precision Conversion

**Double to Single Precision Conversion** 

ASCII to Single and Double Precision Binary

Single and Double Precision Binary to ASCII

#### ORDERING INFORMATION

The IDT/c C-Compiler is an efficient R3000 C-compiler system based on the popular GNU C and hosted on a variety of computers. The IDT/c system includes the compiler, assembler, scheduler and linker. All PC versions of the software are shipped with both 1.2 MB floppy discs and 1.44MB 3.5" diskettes. A "boxtop" single user license is included with the product. Contact your IDT sales office for multiple user licensing.

# Media, without Floating Point

The software listed below does not include the floating point library.

For 286 machine, MS-DOS	7RS903BAF-N
Not recommended for large, complex programs. At least 2MB RAM recommended. 3.3 or greater.	
For 386 machine, MS-DOS	7RS903BBF-N
This product uses extended memory space on the 386. 4 MB recommended.	,
For 286 machine, SCO Xenix	7RS903BYX-N
For 386 machine, SCO Xenix	7RS903BXX-N
For MIPS machine RISC/os, on QIC-24 TAR Tape	
For MacStation, on Macintosh Disc	
Runs on MacStation R3000 board under IDT/ux.	
For SUN Sparcstation, on QIC-24 TAR tape	7RS903BWU-N

# Media, with Floating Point Library

The software listed below includes the floating point library.

For 286 machine, MS-DOS	
3.3 or greater.	illes DOS version
For 386 machine, MS-DOS	7RS903FBBF-N
This product uses extended memory space on the 386. 4 MB recommended.	
For 286 machine, SCO Xenix	
For 386 machine, SCO Xenix	7RS903FBXX-N
For MIPS machine RISC/os, on QIC-24 TAR Tape	7RS903FBUU-N
For MacStation, on Macintosh Disc	7RS903FBMD-N
Runs on MacStation R3000 board under IDT/ux.	
For SUN Sparcstation, on QIC-24 TAR tape	7RS903FBWU-N

# Floating Point Upgrade

The version of the compiler without floating point may be upgraded to the version with the floating point library. To upgrade, contact your IDT sales office and give them the order code and serial number of your original software.

# Maintenance

Maintenance	7RS903BSY
Includes free upgrades for one year and direct telephone	contact for support

C



# IDT/fp FLOATING POINT LIBRARY For use with MIPS C-Compiler

**IDT7RS905** 


#### **FEATURES:**

- Allows use of floating point operations without requiring a floating point chip in system
- · Requires no changes to C source code
- Floating point code can be linked to application or OS; does not require UNIX™
- · License includes binary distribution rights
- Conforms to IEEE 754 format

## **DESCRIPTION:**

The IDT7RS905 product is an IEEE-754 compliant floating point arithmetic library for use with the MIPS C-compiler. It is used as a substitute for instructions normally requiring the presence of a floating point accelerator (FPA), and eliminates the need for that device. The software consists of a pre-processor called Post Float, and a library which contains software to duplicate the FPA's floating point instruction set using only integer arithmetic. The Post Float pre-processor reads object code from the MIPS C-compiler, and substitutes calls to the library for each FPA instruction encountered. The library is then linked with the modified object code to produce an executable file that does not require an FPA.

The library includes the basic single and double precision arithmetic functions (add, subtract, multiply and divide) as well as conversion routines between different precisions, integer and ascii formats. The IEEE-754 single precision floating point format represents numbers ranging from  $\pm 1.2$ E-38 to  $\pm 3.4$ E+38 with 24-bit mantissa precision. The double precision format offers a range of  $\pm 2.2$ D-308 to  $\pm 1.8$ D308 with a 53 bit mantissa. The accuracy of the floating point library is within one least significant bit. The IEEE floating point format defines special representations for underflow (result = zero), overflow (result = + INF or - INF), and invalid operation (result = Not a Number, NaN). The floating point library adheres to the IEEE-754 error handling procedure in all applicable cases.



704-00905-001/B

**MAY 1991** 

# SUPPORTED OPERATIONS

Addition	FPADD(a,b) & DPADD(a,b)	FP to Integer	FPINT(sp) & DPINT(dp)
Subtraction	FPSUB(a,b) & DPSUB(a,b)	DP to SP	DPTOSP(dp)
Multiplication	FPMUL(a,b) & DPMUL(a,b)	SP to DP	SPTODP(sp)
Division	FPDIV(a,b) & DPDIV(a,b)	ACSII to FP	FASCBIN() & DASCBIN()
Comparision	FPCMP(a,b) & DPCMP(a,b)	FP to ASCII	FBINASC() & DBINASC()
Integer to FP	FPFLT(int) & DPFLT(int)		

# **ORDERING INFORMATION:**

The IDT/fp package consists of the Post Float filter for the MIPS C-compiler and the floating point library. The product is shipped with a single-user license which permits unlimited distribution of binary applications which have been linked with the floating point library.

For use with MIPS C-compiler	7RS905BUU-N
	7RS905BSY
One year free undates	



UPDATE 1 C

The following section contains important new data sheets and application notes that were not included the 1991 RISC Data Book.

C



# SRAM TIMING PARAMETERS FOR 40 MHz R3000A CACHE DESIGN

APPLICATION NOTE AN-85

# by Satyanarayana Simha

The IDT79R3000A is a RISC microprocessor which is used in a variety of applications ranging from low-end embedded controllers to high-end workstations. Currently, the R3000A operates at a frequency of up to 40 MHz. This technical note specifies the timing parameters for SRAMs to function as cache for a 40 MHz R300.

Figure 1 shows a block level diagram of the R3000A with its four clock inputs coming from a delay line. Table 1 shows a summary of the delay line settings to be used for a 40 MHz R3000A. Please note carefully that Clk2xSys is taken as the zero time reference and comes from the first tap of the delay line. The other 2x clocks lag Clk2xSys in time and follow it with respect to delay line taps.

The design of the cache subsystem for the R3000A is straightforward. Industry standard static RAMs function as cache. The timing equations derived take into account the effect of capacitive loading on the bus. The derating factors are calculated based on certain assumptions. The deratings due to the capacitive loading on the address, data and control signals are assumed to be 2 ns each. Figure 2 shows a typical R3000A based system. The cache comprises of fast 16 K X 4 static RAMs.i.e., the IDT7198. The AdrLo bus of the R3000A goes through a latch: the FCT373C.




Figure 1, Four-phase clock input to the R3000A

Parameter	40 MHz
Clk2xSys	0
Clk2xSmp	4
Clk2xRd	4
Clk2xPhi	8

Table 1. Delay line settings for a 40 MHz R3000A




Figure 2. Block level diagram of a cache subsystem with the R3000A using IDT7198 16K X 4 to function as cache.
(The R3010 is not shown in this Figure)

The cache format of the R3000A is comprised of 60 bits: 32 bits of data, 4 bits of data parity, 20 bits of tag, a valid bit, and three bits of parity to cover the tag and the valid bit. With this requirement, it is clear that for the instruction cache, 15 IDT7198s (16K X 4 SRAMs) are needed. The same number is also required for the data cache. This means that there are a total of 30 SRAM devices for the cache.

# Timing equations for cache design

This section deals with the timing equations that enable us to determine the critical timing requirements of the static RAM that will be used as cache. These equations are based on the use of static RAMs (without built-in latches) as cache RAMs. The superscript 'd' in the following equations denote the deratings to be taken into account. The static RAM chosen for illustration here is a 16K X 4 IDT7198. The board is assumed to be surface mount for the 40 MHz R3000A. All calculations are based on the 40 MHz R3000A specifications.

Figure 3 show the timing diagrams of the R3000A when performing a data store followed by an instruction fetch. This is the worst case example and is chosen to determine the SRAM parameter requirements. The encircled numbers represent the equations presented in section 4.4. The timing diagram in conjunction with the equations are used to determine the timing requirements.

The following equations are used to determine the timing parameters for the static RAM so that they can function as cache for a 40 MHz R3000A. The numbers at the left correspond to the encircled numbers in the timing diagrams. Equations 9 and 10 are not shown in the timing diagram but are included for completeness. The equations also use some R3000A parameters. These are listed in Table 2. The SRAM specifications are given in Table 3.

# 25ns Cycle Timing




Figure 3. Cache timing diagram for a 40 MHz R3000A



# Internal Sample to Phase Delay

This is the time that the processor needs to sample the incoming data. Typically, for the R3000A,

 $tsmp \ge 3$ 

#### **RAM Address Access Time**

This equation is used to determine the Address Access time parameter requirements of the static RAM. From the timing diagram of Figure 4.9, it is easily calculated. As an example, let us calculate the address access time for a 33 MHz R3000A. The total cycle time for a 33 MHz R3000A is 30 ns. If the processor's sample time requirement is met the time remaining in the cycle is 24 ns in which the data has to be presented to the processor. The processor requires a data setup time of 4 ns. There is also a propagation delay through the latch for the address bus. For the 33 MHz part, a fast FCT373C is used because it has a maximum propagation delay of 4.2 ns. The derating factors due to the capacitance and the trace length have also to be taken into account. Using all these factors, the equation is

*tramaa* ≤ *tcyc* - *tsmp* - *tDs* - *t373PD* - *tAdrLo*<sup>d</sup> - *tramaa*<sup>d</sup> 40 MHz R3000A:  $tramaa \le 25 - 4 - 4 - 4.2 - 2 - 2$   $tramaa \le 8.8$ 

# Cache Enable to Sample

This equation is used to determine the system output enable(toEs) requirements of the cache RAM. This should meet the processor's setup specification. The output enable time (toE) specifications for the RAM is tested for a voltage change of 200 mV (a fall from 1.732 V to 1.532 V for IDT RAMs). For a system, however, the voltage falls from approximately 3.3 V to 1.5 V. This fall time is usually a nanosecond. Therefore, the RAM specifications should take this system factor into consideration and specify the output enable time at least one nanosecond lower than the calculated timings.

 $tOES \le tcyc/2 - tRD^d - tDS - tsys-smp + tsys-rd - tOES^d$ 40 MHz R3000A:  $tOES \le 12.5 - 2 - 4 - 4 + 4 - 2$   $tOES \le 4.5$ 

#### Minimum Read Pulse Width

This timing requirement guarantees that the read pulsewidth generated by the processor is at least as long as the cache RAM output-enable time.

tOES ≤ tcyc/2 - tsys-rd -  $tOES^d$ 40 MHz R3000A: toES ≤ 12.5 - 4 - 2toES ≤ 6.5

#### Read-Write I-Cache Data Bus Contention

This timing requirement ensures that the RAM output is tristated soon enough after the instruction read signal goes high. In the worst case, when the processor performs a store operation, no data contention occurs.

 $tRAMHZ \le tsys - tRd^d + DEn$ 40 MHz R3000A:  $tRAMHZ \le 8 - 2 + (-1)$  $tRAMHZ \le 5$ 

# Processor Data-SetUp to End of Write

This enables the designer to determine whether the cache RAMs have adequate data setup time when the processor does a store operation. In the equation, the minimum derating is used on the write line i.e., twr<sup>d</sup> as the worst case assumption.

 $tRAMDS \le tcyc/2 - tsys\cdot smp - tDVal - tDVal^d - tWr^d$ 40 MHz R3000A:  $tRAMDS \le 12.5 - 4 - 2 - 2 - (-1)$   $tRAMDS \le 5.5$ 

#### Data Hold from End of Write

This parameter requirement guarantees that the data hold from end of write of the cache RAM is met when the processor or the read buffer is writing to the RAMs.

 $tRAMHD \le tsmp-rd + tRAMLZ$ 40 MHz R3000A:  $tRAMHD \le 0 + 2$  $tRAMHD \le 2$ 

# Data SetUp to SysClk

This timing parameter ensures that the setup time into an external register (for the main memory interface) is sufficient enough for the case when the processor is doing a store. The data is clocked in the register on the rising edge of the buffered SysOut\* (through an inverting FCT240A). In this equation, tsys(min)<sup>d</sup> is used to insure worst case calculations.

tsetupSys ≤ tcyc/2 - tsys - tDVal - tDVal<sup>d</sup> + tsys<sup>d</sup> + t240PDmin 40 MHz R3000A: tsetUpSys ≤ 12.5 - 8 - 2 - 2 + 1 + 1.5 tSetUpSys ≤ 3

# Data Hold from SysClk

This timing parameter is to guarantee that the hold time specification for an external register is met on a processor store. In this equation the minimum value of tapd is taken to insure worst case numbers.

tholdsys  $\leq$  tsys-rd - tsys<sup>d</sup> - t240PDmax + tRAMLZ + tRd<sup>d</sup> 40 MHz R3000A: tholdsys  $\leq$  4 - 1 - 4.8 + 2 + 1 tholdsys  $\leq$  1.2

# Address SetUp to End of Write

This equation enables us to determine the timing requirement for the RAM so that the address set up time is sufficient before the trailing edge of the write pulse.

 $tRAMAW \le tcyc - tsmp-sys - tAdrLo^d - t373PD + tWr^d$ 16 MHz R3000A:  $tRAMAW \le 25 - 4 - 2 - 4.2 + 1$  $tRAMAW \le 15.8$ 

# Write Hold Pulse Width

This requirement guarantees that the cache RAMs minimum write pulse width specification is met.

*tRAMPW* ≤ *tcyc/2* - *tWrDly* 16 MHz R3000A: tRAMPW ≤ 12.5 - 2 tRAMPW ≤ 10.5

40 MHz

Symbol	Parameter	Min	Max	Unit
	Clock			
TCkHigh	Input Clock High	5		ns
TCkLow	Input Clock Low	5		ns
TCkP	Input Clock Period	12.5	500	ns
	Clk2xSys to Clk2xSmp	0	tcyc/4	ns
	Clk2xSys to Clk2xRd	0	tcyc/4	ns
	Clk2xSys to Clk2xPhi	3	tcyc/4	ns
	Run Operation			ns
TDen	Data Enable	-	-1.0	ns
TDDis	Data Disable	-	-0.5	ns
TDVal	Data Valid	-	1.5	ns
TWrDly	Write Delay	· -	1.5	ns
TDS	Data Set-Up	4	-	ns
TDH	Data Hold	-2	-	ns
TCBS	CpBusy Set-Up	6	•	ns
ТСВН	CpBusy Hold	-1.5	-	ns
ТАсТу	Access Type[1:0]	-	3	ns
TAT2	Access Type[2]		7.5	ns
TMWr	Memory Write	-	9	ns
TExe	Exception	-	3	ns
	Stall Operation	46.2		ns
TSAVal	Address Valid	-	12.5	ns
TSAcTy	Access Type Valid	-	9	ns
TMRdI	Memory Read Initiate	-	9	ns
TMRdT	Memory Read Terminate	•	5	ns
TSd	Run Terminate	1.5	7	ns
TRun	Run Initiate	-	2.5	ns
TSMWr	Memory Write	-	9	ns
TSEx	Exception Valid	-	7.5	ns
	Reset Initialization			
TRST	Reset Pulse Width	6	-	TckP
TrstPLL	Reset Timing, PLL on	3000	-	TckP
Trstcp	Reset Timing, PLL off	128	-	TckP
	Capacitive Load Derating			
CLD	Load Derate	0.5	1	ns/25pF

Table 2. R3000A AC Specifications.\*PLL: Phase Locked Loops



# READ CYCLE TIMING SPECIFICATIONS

	40 MHz	
Parameter	Min	Max
trc	8	<del>-</del>
taa	_	8
tacs	<del>-</del>	
tclz	2	_
toes		4
tolz	2	_
tchz	_	4
tonz	_	3.9
toн	<u> </u>	_
tPU	0	<u> </u>
tPD	_	15

# WRITE CYCLE TIMING SPECIFICATIONS

	40 MHz	
Parameter	Min	Max
twc	10	<u> </u>
tCW1	10	
taw	10	
tas	0	_
twp	10	
tWR1	0	<del></del>
tWR2	0	— —
twnz	:	4
tDW	5	_
tDH	0	
tow	5	

Table 3. Static RAM Read and Write Timings to work as cache with the R3000A.

(1) This assumes that an FCT373C with a TPD = 4.2 ns is used.

#### Legend:

tRAMAA - RAM Access Time

tramoe - RAM Output Enable Time

trametz - RAM OutPut Low impedance to Output in High impedance trametz - RAM Output in High impedance to output in Low impedance

tRAMHD - RAM Data Hold Time

tos - R3000A Data Setup Time

tsys - Phase Difference between Clk2xSys and Clk2xPhi trd - Phase Difference between Clk2xPhi and Clk2xRd tsmp - Phase Difference between Clk2xPhi and Clk2xSmp

tcyc - Cycle time of the R3000A

 $t_{smp-rd} = t_{smp} - t_{rd}$ 

t240PD - Propagation delay from Clk to Output of FCT240A

#### References:

- 1) IDT RISC R3000A Family Hardware User Manual, October 1988
- 2) IDT RISC R3000A Family Data Sheets, 1988
- 3) IDT RISC Data Book, 1991
- 4) IDT Data Book Supplement, 1989



# IDT79R3051<sup>TM</sup> SYSTEM DESIGN EXAMPLE

APPLICATION NOTE AN-86

#### by Andrew Ng

## INTRODUCTION

This application note describes a memory evaluation board that is an example of many of the design considerations for systems based on an IDT79R3051 $^{\text{TM}}$  RISController $^{\text{TM}}$  family CPU.

The memory board, illustrated in Figure 1, consists of:

- An R3051 CPU
- · Reset circuitry
- · An address de-multiplexer
- A data transceiver
- · Wait-state and memory control logic
- 128K bytes of SRAM
- 128K bytes of EPROM
- · A dual channel UART
- · A real time counter
- An interrupt controller

In addition, an expansion connector supplies all the CPU signals for the addition of external modules such as DRAM memory systems or other application specific I/O systems. The memory and I/O system on the example board are compatible with the IDT7RS382 R3000 Evaluation Board. Thus 7RS382 software such as the IDT/sim PROM Debug Monitor can run on the example board. The board is typical of an embedded controller core such as for LAN adapters, laser printers, facsimiles, and avionics applications. The differences would appear in which peripherals are used and memory type, size, and speed requirements.

The board was designed as a generic example of the construction of a system using the IDT79R3051 RISController with both low parts count and cost sensitive requirements. However, since many generalities were taken into consideration, many systems can reduce both parts count and cost

even further. Although the board is not populated with parts that have the highest performance achievable, its design can be easily modified to do so. In addition, PAL™ support for further experiments with optimizations and trade-offs can be done to accommodate different kinds and speeds of memory and I/O. While the board is designed with SRAM for the simplicity of a design example, the extension to a DRAM system with CAS before RAS refresh is only slightly more complex.

# THE R3051 RISCONTROLLER CPU

The IDT79R3051 family is a series of high-performance 32-bit microprocessor RISControllers designed to bring the high-performance inherent in the MIPS $^{\text{\tiny M}}$  RISC architecture into low cost, simplified, and power sensitive applications.

The instruction set is compatible with the 79R3000A and 79R3001 RISC CPUs. Features of the R3051 family include:

- 4kB (R3051) to 8kB (R3052) of Instruction Cache on-chip
- 2kB of Data Cache on-chip
- · Clocked from a single, double-frequency clock input
- · On-chip 4 deep read and write buffer
- On-chip DMA arbiter
- · Flexible burst/simple block bus interface
- Multiplexed address and data bus for low cost packaging, simplicity of use
- Base versions use fixed address translation to simplify software
- Extended architecture versions use 64-entry, fully associative Translation Lookaside Buffer (TLB) to support page mapping and virtual memory

The R3051 RISController combines a similarly featured R3000A CPU system consisting of over 50 LSI/MSI parts into a single integrated chip.




Figure 1. System Block Diagram

The IDT Logo, R3051, and RISController are tradernarks of integrated Device Technology, inc. MIPS and R3000 are trademarks of MIPS Computer Systems, inc. PAL is a trademark of AMD.

#### **DETAILED DESIGN REVIEW**

The following sections give a detailed review of how each functional block relates specifically to designing with the R3051 RISController. Particular attention is focused on alternative design strategies that could reduce parts count and improve performance as well as on a description of the original design. The subsystem block designs include:

- Analog reset logic
- A PAL-based memory controller (3x PALs)
- Address de-multiplexer (4x IDT74FCT373T)
- · Data transceiver (4x IDT74FCT623T)
- 128kB of SRAM (4x IDT71256 32kx8 45ns SRAM)
- 128kB of EPROM (4x 27256 32kx8 125ns EPROM)
- 68681 DUART
- 8254 Timer
- Interrupt controller (1x PAL)
- Off-card connector

#### Reset, Reset Vector, and Clock Buffer Circuitry

The Reset signal is based on a linear integrated circuit, a TI TL7705A supply voltage supervisor with a Power-On Reset Generator. A 1  $\mu$ F capacitor is used to program the reset generator for a 13 ms Reset period.

Note that because the R3051 synchronizes the Reset input signal internally, an RC circuit can be used instead. An example is to pull Reset high with a resistor of about 10K Ohms, tie Reset to a 22  $\mu$ F capacitor which is tied to ground, and tie Reset to a push button switch that is tied to ground. The example board can be reprogrammed and populated to experiment with Reset.

Certain configuration options (the reset vector) are selected in the R3051 by using the interrupt pins at the rising edge of Reset. On the example board, the interrupt pins are simply pulled up (or down) since \$\overline{\text{SInt}}(2:0)\$ are not used in this system (software can permanently mask these interrupt inputs in the Status Register). However, if they are used (via the expansion connector) they would need to be multiplexed with the reset function. There are a number of techniques to perform this multiplexing: for example, if the interrupting agent is not capable of tri-stating its interrupt during Reset, an external multiplexer such as an IDT74FCT257T can be used, with the enable always tied active and the select tied to Reset. If the interrupting agent tri-states its interrupt during Reset, then using simple pull-ups or pull-downs will still operate properly.

The clocks on the board are buffered by an IDT74FCT240C(T) inverting tri-state buffer. This buffer was selected partially to provide a board testability path for injecting a test clock, as well as to buffer the signals to increase their drive. The primary reason for the buffer, however, is to invert SysClk to form SysClk, the signal that is used to clock the state machines on this board. Buffer output pins closest to the ground pin (pins with the lowest pin inductance) were used first to help lessen potential noise and ground bounce problems. The Clk2xIn oscillator is socketed, so that the board may be populated with different speed parts.

In this design, the FCT240C(T) enables are pulled down to be active all of the time. Since SysClk does not tri-state when

Tri-State (SInt(1)) is active during the reset vector, it is helpful to an ATE programmer to be able to tri-state the inverter.

#### **Memory Controller**

The example board's Memory Controller consists of three 22V10 PALs. The first PAL is used for address decoding, the second for wait state and cycle counting, and the third for byte enables. The PALs are functionally described in the following paragraphs. The PAL equations are included in the appendices. The PALs are all placed in sockets, and thus can easily be reprogrammed for various experiments.

#### **Address Decoder**

The Address Decoder PAL, MEMDEC.JED, uses Address(31:17) to generate chip selects. The chip selects are decoded according to the 7RS382 address map as described in the 7RS382 Hardware User's Guide. Three spare I/O pins are provided, which could be used to decode additional chip selects. These spare outputs are in place of the 'USER CS1X\*' chip selects provided for on the 7RS382 board, but not explicitly supplied by this example board.

The address decoder does not wait for ALE to begin generating the chip-select outputs. It does this so that maximum performance may be achieved, since the Chip Select outputs will be generated earlier in the transfer. However, as a result, the CS outputs may tend to "glitch" as a valid address is driven. Thus, the Read Enable and Write Enable seen in the memory system must be synchronized so that they are valid only within the time that the CPU is attempting a read or write transfer. This combination allows maximum performance: address and chip enables are seen early in the transfer, but the Read and Write signals are generated synchronously to insure proper system operation.

One of the extra I/O pins can be used as a test enable input to tri-state the outputs for board level ATE. Some systems will not need to decode as many address bits or may have a fixed map, and thus may able to use FCT138's or 16V8's to do the address decoding instead of the relatively expensive 22V10 part.

## **Memory Cycle Controller**

The purpose of the Memory Cycle Controller is to provide a wait-state generator which stalls the R3051's Bus Interface Unit, so that various types and speeds of memory can be used. The Memory Cycle Controller is implemented with a 22V10 PAL called MEMCONT.JED. Note that this PAL was selected in order to make the PAL equations more readable. A lower cost solution may implement the state machine in two 16R8 PALs.

The Memory Cycle Controller allows various speeds of memory devices to be used, by using the throttled read supported by the R3051 bus interface. Other kinds of transactions are treated as simplified cases of the throttled read.

The basic state machine looks for the start of a read or write transaction by looking for an asserting edge of  $\overline{Rd}$  or  $\overline{Wr}$ . When a transaction is begun, the state machine starts a 5-bit binary up counter, C(4:0). C(4:0) then increments on each SysClk rising edge. C(4:0) is used as the basic timing master for all

of the other control signals generated in the state machine.

In the memory scheme used here, rather than search for the negating edge of  $\overline{Rd}$  or  $\overline{Wr}$  at the end of the transaction, a  $\overline{CycEnd}$  synchronous decoder is used to tell the C counter when the end of the memory cycle occurs. This type of strategy is used because the de-asserting edges of  $\overline{Rd}$  and  $\overline{Wr}$  occur within the setup and hold times of a buffered/inverted (FCT240C(T))  $\overline{SysClk}$ . Typically, the de-asserting edge of  $\overline{Rd}$ ,  $\overline{Wr}$ , and  $\overline{Burst}$  should not be used to control a  $\overline{SysClk}$  based state machine. Similarly, the rapid negation of  $\overline{ALE}$  by the processor makes it difficult to synchronously sample  $\overline{ALE}$  when using a state machine driven by a buffered clock.

CycEnd serves to synchronously reset the state machine when a de-asserting Rd or Wr edge is expected, whether or not the Rd or Wr de-asserting edge meets the setup and hold times of the state machine. Another output, EnStart is used to start the byte enables by waiting a number of cycles before asserting. The amount of time the transfer waits is used to allow drivers used in the previous transfer to tri-state, and may be necessary in systems which employ devices whose output

disable time is long relative to the system clock frequency.

Other outputs from the Memory Cycle Controller PAL include the R3051 transfer termination inputs RdCEn, Ack, and BusError. On a read transfer, Burst and one of the Chip Enable inputs from the Address Decoder are used to determine the timing and quantity of RdCEn signals to be asserted for this transfer (according to the requested transfer size and the memory device speed).

Ack is asserted at the end of a write cycle to indicate completion of the transfer, and optionally towards the end of a Quad Word (Burst) read cycle. A description of the various kinds and options of read and write cycles is thoroughly explained in the R3051 Family Hardware User's Guide. The number of cycles before and between the assertion of Ack and RdCEn is programmable, allowing flexibility for various types of memories.

Finally, the BusError output is used to end an undecoded memory cycle. In the R3051, Rd is negated one-half cycle after the BusError input is asserted.




Figure 2. Timing of CycEnd

#### Other Approaches

Of course, alternative methods and techniques to memory interfacing with an R3051 family CPU exist. Four approaches easily implemented in discrete components include:

- using a SysClk based CycEnd counter (as used in this example)
- · using asynchronously resettable registers for the counter
- using interlocking SysClk and SysClk registers
- · using an unbuffered SysClk

All of these methods can be used to design for the clocking scheme of the R3051 Family, which uses both the rising and falling edges to control its outputs. The use of both edges of the clock allows the R3051 to mitigate the 1 clock intertransaction latency that is associated with most other CPUs that need the extra clock to fixup and start new memory cycles. However, because the R3051 Family asserts and de-asserts

its edges the same way on both  $\overline{\text{Rd}}$  and  $\overline{\text{Wr}}$  cycles, specific methods can be employed so that the memory system is always clocked from one edge of  $\overline{\text{SysClk}}$ . An example of this is the  $\overline{\text{CycEnd}}$  method used on this board, which ignores the edges that are not synchronized with the state machine. Although traditional high-performance CPUs require complex state machines to operate efficiently, the beauty of the R3051 family is the simplicity of its interface. Memory control state machines for the R3051 family are really only minor variations on traditional wait-state machines, and can also easily take advantage of the 1/2 clock inter-transaction savings provided by the CPU interface.

Each of the four approaches has advantages as well as drawbacks relative to each other. The following paragraphs will give a brief description of each technique. Each of the methods could be used by themselves or combined with one

or more of the other methods, to achieve the optimal price/ performance/parts count for a given application. Systems employing dedicated interface chips (such as the IDT R372x family, or customer specific ASIC or Gate Array devices), may choose to make different trade-offs than those using discrete component based solutions.

# Using SysClk and generating a Cycle End Indicator

The SysClk based CycEnd approach as described above is straightforward because of its similarity to traditional wait-state machines. As mentioned above, it does not require the terminating edge of Rd or Wr to complete a transaction.

The system implemented in this design example is limited in speed by:

tclk/2 >= t240 + tpalco + t3051setup + tcap + twire which works out to 28 MHz for a 10 nsec 16V8, over 40 MHz for a 5 nsec 16R8 PAL, and 33 MHz for a 10 nsec 22V10 PAL.

# Using Asynchronous Reset to terminate the Cycle Counter

The second potential method, which uses an asynchronous reset to terminate the cycle, requires AND'ing together Rd and Wr into the the reset line of the counter C(4:0) and can be demonstrated by reprogramming the PAL on the example board. The reset-to-valid output, reset width, and the reset recovery time to clock are among the speed limiting paths in this approach when implemented in PALs. Unfortunately, the reset-to-output delay of a PAL is usually less optimized and relatively slow.

tasyncreset <= tclk/2 - trdn - tcap - twire

For example, a 20 MHz system would require a reset-tooutput delay of 17ns, which can be found in a 10 nsec 22V10 PAL (with a 15 nsec reset to valid output data time).

#### Using interlocking PALs clocked on opposite edges

The third potential approach uses a SysClk based register to detect asserting edges and a SysClk based register to detect de-asserting edges. The outputs of each of the PALs interlock by controlling the outputs of the other PALs. This allows the flexibility of seeing all edges and being able to control outputs optimally by using any 1/2 clock edge (such as output enables). Such an approach obviously requires more PALs, and is somewhat speed limited by:

tclk/2 >= t240 + tpalco + tpalsetup + tcap + twire

which works out to 20 MHz for a 10 nsec 16V8 PAL.

In systems using chips designed specifically to interface to the R3051 family (such as the IDT R3721 DRAM controller), this approach is simpler to implement and leads to the highest levels of performance.

#### Using an unbuffered SysClk

The fourth potential approach uses an unbuffered SysClk based state machine. This leads to the requirement of having

0 hold time on the registers as well as a 2 nsec minimum propagation delay time to meet the R3051 timing requirements (note that using a buffered \$\overline{SysClk}\$ instead of the unbuffered version would require negative hold time on the registers). Despite these restrictions, some PALs can be found that meet all of these requirements. This approach leads to a one cycle latency in reacting to R3051 output assertions. An asserting \$\overline{Rd}\$ or \$\overline{Wr}\$ would be seen a clock too late to bring \$\overline{RdCEn}\$ or \$\overline{Ack}\$ low during their first possible sampling clock. Using an unbuffered \$\overline{SysClk}\$ has a speed advantage over the other techniques:

tclk >= tpalco + t3051setup + tcap + twire

tclk/2 >= t3051prop + tpalsetup + tcap + twire

which can support designs of 35 MHz for a 10 nsec 16V8 PAL and well over 40 MHz with a 7.5 nsec 16R8 PAL.

An additional consideration relative to using an unbuffered SysClk is the amount of loading placed on the clock, and the impact of additional loading on R3051 AC parameters. Of course, when using a single chip memory controller such as the IDT R3721 or a customer designed ASIC, these loading considerations are minimal.

In summary, the R3051 Family uses both edges of the clock to assert control signals in order to reduce inter-transaction delay between external bus cycles. However, by using one or a combination of the above techniques in a design, a traditional wait-state machine can still be used with the addition of only minor variations.

#### **Read and Write Enables**

The Read and Write Enables PAL, MEMEN.JED, uses EnStart and CycEnd to control the initiation and length of the output enable and write enable assertions. Rd and Wrare used to select between read and write cycles. Note that it would have been possible to combine individual bank selects with the address decoder PAL, rather than use a distinct PAL to control the timing of the assertion of Write and Read Byte Strobes.

On read cycles,  $\overline{\text{RdEn}}$  is asserted as the system's primary output enable signal.  $\overline{\text{RdDataEn}}$  is used to enable the FCT623T data transceiver bank.  $\overline{\text{RdDataEn}}$  in most systems would simply be ' $\overline{\text{DataEn}}$ ' as supplied straight from the processor. This system provides  $\overline{\text{RdDataEn}}$  in case other transceiver banks are added to the system.

The byte enables are used to support partial word writes which are used during byte, halfword, and tri-byte operations. Write cycles combine the byte enables, \$\overline{BE}(3:0)\$, with \$\overline{Wr}\$. EnStart, and \$\overline{CycEnd}\$ to form the write enable outputs \$\overline{WrEn}(D:A)\$ which are attached to the byte banks within the memory system. Whether or not the system is Little or Big Endian, \$\overline{WrEn}(A)\$ is always attached to the LSB. \$\overline{WrEn}(D:A)\$ can also be implemented using an FCT257T multiplexer. WrDataEn is used to control the FCT623T data transceiver bank and must be held extra long to provide memory data hold time.

Finally, the Byte Enable PAL also has a synchronized PowReset output called Reset and a "guarded" GUARTCS. The guarded chip select, GUARTCS is an example of interfacing R3051 signals to a Motorola-type I/O Device as opposed to an Intel-type I/O Device.

Motorola-type devices multiplex their read/write input pin and expect a data strobe pin to validate the data out or to latch

the data in, while Intel-type devices have separate read and write strobes. Since the MC68681 DUART is a Motorola device, the data strobe must start late and end early, so that read/write is held throughout that period. Additionally, the MC68681 uses its chip select pin as a data strobe. As a data strobe, it is important not to have decoder glitches on the chip select since reads in I/O devices are often used to update




Figure 4. Timing Diagram of WrEn(A)




Figure 5. Timing Diagram of Start of GUARTCS




Figure 6. Timing Diagram of End of GUARTCS

FIFO pointers. Thus, the guarded GUARTCS uses EnStart and CycEnd to shorten up UARTCS. Finally, WrEn is provided to extend Wr to allow additional data hold time at the end of the write cycle. WrEn could easily be inserted with another OR term into WrEn(A).

## Address Latch and Transceiver De-multiplexer

The address latch bank consists of four FCT373T 8-bit transparent latches. ALE is used for the latch enable on the FCT373T's. The transparent phase allows extra address decoding time during the time that ALE is high; the outputs of the latches are fed directly to the address decode PAL and to the memory devices. In order to insure that address hold time to the latches are met, it is important to take care with the use of the ALE signal. The number and length of the ALE traces is critical and should be kept to a minimum.

Rather than use FCT373's, DRAM systems may want to use FCT821's or FCT823's, which are wider latches. RAS/CAS address multiplexing can be performed by sequencing the output enables of the latches and having the outputs of the latches tied together and driving the DRAM address bus.

The data transceiver bank on the example board uses four FCT623T 8-bit transceivers. FCT623T's were chosen over the similar 10-bit FCT861's and 9-bit FCT863's simply to reduce pin count. The FCT861/3's provide a more conventional interface, since both output enables are active low, instead of one enable active high, and the other active low as in the FCT623T's. However, since this system uses PALs to control the transceivers, the use of FCT623's poses no additional complexity to the design.

FCT623T's were selected instead of FCT245's because of the ease of interfacing to dual output enable pins instead of a direction and enable pins as in the FCT245. Interfacing with FCT245 controls would ideally require that the direction control only be changed when the output enable is disabled. This requires extending a combined (latched) Rd and Wr based signal for an extra cycle at the end of a memory transaction, which may be the beginning of the next memory cycle. Unless the direction pin is controlled with a SysClk based state machine, a signal like EnStart would be necessary to keep the enable pin de-asserted in the subsequent cycle until the direction pin control becomes valid. Some systems with high noise tolerance, e.g., IBM-PC adapter boards, forgo the extra cycle ideal and simply bus contend for a very short time (a few ns) into its memory system by having the read strobe directly control the direction. DataEn, output from the CPU, can be used in such systems to simplify control signal generation.

When there are no pending DMA, read, or write requests, the R3051 tri-states the A/D(31:0) bus during these non-bus clock cycles to reduce power consumption. One can optionally add external pullup or pulldown resistors so that the A/D(31:0) bus is always defined for board level ATE and so that the input pins of the latches and transceivers are stabilized.

Finally, systems that can output disable (oe to Z-state) all memory readable devices within:

tdisable < tclk/2 - t3051dataenn + taddr - tcap - twire might not require the transceiver bank and thus could reduce the parts count by 4.

#### **EPROM and Static RAM Memory**

The memory on the example board is populated with 125 nsec Erasable PROMs (EPROMs) and 45 nsec Static RAMs (SRAMs). Four 27C256 32Kx8 EPROMs are used to form 128K bytes of ROM. The EPROMs are placed in sockets and thus can easily be removed for reprogramming or replacement; alternative designs may wish to add circuitry to allow in-board programming of the EPROMs (e.g. Flash Erase EPROMs).

The EPROMs have a relatively long output disable time (oe to z-state), typical of ROMs and thus require data buffers to prevent contention on the multiplexed AD(31:0) bus, since the following equation is not met:

tclk/2 >= tdisablecontrol + tdisable - taddr + tcap + twire

In addition, the disable time for these EPROMs is long enough that, except for relatively slow systems (under 20 MHz), extra clocks need to be added to the next bus cycle to prevent bus contention with other memory banks. This is determined by:

tclk >= tdisablecontrol + tdisable - tdata + tcap + twire

The SRAM bank is formed using four IDT71256 32Kx8 SRAMs for a total of 128K bytes. The RAM chips have common data I/O pins, separate read and write strobes, and chip selects. RAMs without a separate read strobe (output enable pin) may require more complex address decoding when used in a multiple bank configuration.

## **DUART, Timer, and Interrupt Controller**

An MC68681 DUART and an MAX235 RS232 transceiver are used to form two RS232 serial communication links. The DUART control registers are word addressed, but only D(7:0) are used. The MC68681 is an example of a Motorola-type I/O interface as explained above.

An iP8254 timer/counter chip is used for a real-time clock or timer. The iP8254 is an example of an Intel-type I/O interface. The iP8254's need for separate read and write strobes matches up well with the R3051.

Software control of these chips is best described by their respective data sheets. Typically, most software programs for the 7RS382 have used the DUART in a polling mode and the timer in a square wave mode. Interrupts Int(5:3) are controlled by UARTIntOC, Timer OutB, and Timer OutA respectively from MSB to LSB. The 16R8 PAL, called MEMINT.JED, is used to control these interrupts latches in the assertion transition of the original interrupt lines.

The controller holds the interrupt line to the processor for Timer A and Timer B until they are acknowledged (as required by the R3051). Acknowledgement is indicated by reading the interrupt controller at Virtual Address BF800010 and BF800014 (Physical Address 1F800010 and 1F800014) respectively. This action incidentally reads extraneous data from the Timer chip itself on D(7:0). The DUART interrupt must be acknowledged by using the DUART control registers.

C

UPDATE 1 C 77

The output disable to data in z-state time for these I/O peripherals is relatively long, as is typical for I/O devices. This forms the critical timing path for the placement of EnStart in the Memory Controller and Memory Enable PALs.

#### **Expansion Connector**

Two 50-pin connectors are provided which bring out the R3051 RISController pins to allow off-board expansion. The

BusReq and BusGnt pins are not presently used on this board. If DMA is to be used, the R3051 control outputs Rd, Wr, Burst, DataEn, and ALE are pulled high or low so that they remain inactive when tri-stated.

# SCHEMATICS AND PAL EQUATIONS

Appendices include the System Design Example Board Schematics and the PAL equations.

	AD(0)	54 AD(0)
	R3051 AD(1)	55 AD(1)
	AD(2)	56 AD(2)
	PLCC-84 AD(3)	59 AD(3)
		60 AD(4)
	AD(4)	61 AD(5)
	AD(5)	62 AD(6)
	AD(6)	63 AD(7)
	AD(7)	64 AD(8)
	AD(8)	67 AD(9)
19	AD(9)	68 AD(10)
18	RSVD(0) AD(10)	69 AD(11)
	RSVD(1) AD(11)	70 AD(12)
17	RSVD(2) AD(12)	
<u>16</u>	RSVD(3) AD(13)	71 AD(13)
<u>15.</u> د ا	RSVD(4) AD(14)	72 AD(14)
	AD(15)	75 AD(15)
	AD(16)	76 AD(16)
	AD(17)	77 AD(17)
	AD(18)	78 AD(18)
SINTN(0) 27	SINTN(0) AD(19)	79 AD(19)
SINTN(1) 26		80 AD(20)
SINTN(2) 25	1	83 AD(21)
INTN(3) 24	[	84 AD(22)
INTN(4) 23	1	1 AD(23)
INTN(5) 20	INTN(4) AD(23)	2 AD(24)
	INTN(5) AD(24)	3 AD(25)
	AD(25)	4 AD(26)
	AD(26)	7 AD(27)
BRCOND(0) 33	AD(27)	8 AD(28)
1	BRCOND(0) AD(28)	
<b>)</b>	BRCOND(1) AD(29)	
SBRCOND(2) 29	SBRCOND(2) AD(30)	10 AD(30)
SBRCOND(3) 28	SBRCOND(3) AD(31)	11 AD(31)
		51 ADDR(2)
and the second of the second	ADDR(2)	52 ADDR(3)
	ADDR(3)	
ACKN 36	ACKN RDN	45 RDN
RDCENN 35	RDCENN WRN	44 WRN
BUSERRORN 37	BUSERRORN BUSGNTN	39 BUSGNTN
BUSREQN 34	BUSREQN ALE	46 ALE
	DATAENN	43 DATAENN
		53 BURSTN
	BURSTNIWRNEARN	
	DIAG(0)	47 DIAG(0)
RESETN 38	DIACITY	48 DIAG(1)
CLK2XIN 14	HESEIN	40 SYSCLKN
	CLK2XIN SYSCLKN	F
	L	J

Figure 7. R3051 RISController






Figure 9. Unused Inputs




Figure 10. Clock Logic




Figure 11. Memory Controller







Figure 12. Address Latch Data Transceiver Demultiplexer



- - BIG ENDIAN LSB BYTE 3
Figure 13. ROM and Static RAM Memory







Figure 13. ROM and Static RAM Memory








Figure 14. Input/Output Devices




Figure 15. Power Connector




Figure 16. 50-Pin Connector



Figure 17. Spares




Figure 18. Primary Power Decoupling Capacitors






Figure 19. 50-Pin Connector




Figure 21. Decoupling Capacitors

```
{ TITLE : MEMDEC.LPLC
           UPAL1 MEMORY AND I/O ADDRESS DECODER PAL FOR THE R305X
           BEHAVIORAL BUS EMULATOR MEMORY EVALUATION BOARD
 PURPOSE : DECODES DEMULTIPLEXED ADDRESS TO GENERATE CHIP SELECTS.
 LANG : LPLC - TM OF CAPILANO COMPUTING SYSTEMS
 AUTHOR : ANDY NG, IDT INC.
 UPDATES: C2503 03-18-91 AP NOTE FIRST RELEASE
}
MODULE UPAL1
TITLE UPAL1
TYPE
      AMD 22V10 :
INPUTS :
        { DEMULTIPLEXED MEMORY ADDRESS LINES }
       A17
                                              { MSB ADDRESS LINES 31-17
                       NODE[PIN1] ;
                       NODE[PIN2] ;
       A18
       A19
                       NODE[PIN3] ;
       A20
                       NODE[PIN4]
       A21
                       NODE[PIN5] ;
       A22
                       NODE[PIN6] ;
       A23
                       NODE[PIN7] ;
                       NODE[PIN8] ;
       A24
       A25
                       NODE[PIN9] ;
       A26
                       NODE[PIN10];
       A27
                       NODE[PIN11] ;
       A28
                       NODE[PIN13];
        { OUTPUT FEEDBACK NODES (NEEDED FOR LPLC'ISM) }
       A29
                       NODE[PIN16];
       A30
                       NODE[PIN15] :
       A31
                       NODE[PIN14];
       MEMSPARE0
                       NODE[PIN19];
       MEMSPARE1
                       NODE[PIN18];
       MEMSPARE2
                     NODE[PIN17];
OUTPUTS ; { ATTRIBUTES C - COMBINATIONAL, R - REGISTERED, H - HIGH, L - LOW }
        { CHIP SELECTS }
       RAMCSN
                       NODE[PIN23] ATTR[CL]; { STATIC RAM CHIP SELECT
       EPROMCSN
                       NODE[PIN22] ATTR[CL]; { EPROM CHIP SELECT
       UARTCSN
                       NODE[PIN21] ATTR[CL]; { UNGATED UART CHIP SELECT
       TIMERCSN
                       NODE[PIN20] ATTR[CL]; { TIMER CHIP SELECT
        { I/O PINS USED AS INPUTS }
                       NODE[PIN14] ATTR[CL]; { MSB ADDRESS LINES 31-17
       A29
       A30
                       NODE[PIN15] ATTR[CL];
       A31
                       NODE[PIN16] ATTR[CL];
       MEMSPARE0
                       NODE[PIN19] ATTR[CL];
       MEMSPARE1
                       NODE[PIN18] ATTR[CL];
       MEMSPARE2
                       NODE[PIN17] ATTR[CL];
        { OUTPUT ENABLES }
       RAMCSNEN
                       NODE[PIN23EN];
       EPROMCSNEN
                       NODE[PIN22EN];
       UARTCSNEN
                       NODE[PIN21EN];
```

UPDATE 1 C 88

```
TIMERCSNEN
                      NODE[PIN20EN];
       A29EN
                       NODE[PIN14EN] ;
       A30EN
                       NODE[PIN15EN];
       A31EN
                       NODE[PIN16EN];
       MEMSPARE0EN
                     NODE[PIN19EN] ;
       MEMSPARE1EN
                       NODE[PIN18EN];
       MEMSPARE2EN
                       NODE[PIN17EN];
       { ASYNCHRONOUS RESET AND SYNCHRONOUS PRESET NODES }
       RESETEN
                    NODE [RESET]
                                   •
       PRESETEN
                     NODE[PRESET] ;
       { 7RS382 COMPATIBLE PHYSICAL ADDRESS DECODE MAP }
            RAM
                      00000000H - 0001FFFFH
                                              32K
       ſ
            EPROM
                      1FC00000H - 1FC1FFFFH
                                              32K
                                                     1
       {
            UART
                      1FE00000H - 1FE0003FH
                                                     }
                      1F800000H - 1F80002CH
            TIMER
TERMS ; { LPLC "TABLE" ALGORITHM TAKES TOO LONG TO COMPILE }
        { NOTES: MEMSPAREO IS BEING USED FOR A BOARD CHIP SELECT
                DRIVABLE BY ANOTHER MEMORY SYSTEM. WITHOUT IT
                ASSERTED LOW, THIS BOARD WILL NOT ISSUE ANY MEMORY
                SIGNALS NOR OUTPUT ENABLE SHARED CONTROL PINS.
        { NOTES: MEMSPARE1 IS NOT BEING USED. IT COULD BE USED AS AN
                OUTPUT IF IT OR THE UPAL2 OUTPUT IT IS CONNECTED TO IS
                TRISTATED.
        { NOTES: MEMSPARE2 IS BEING USED AS A TESTEN INPUT PIN TO
                TRISTATE THE OUTPUTS DURING BOARD TESTING. ANOTHER
                USE WOULD BE FOR A BOARD CHIP SELECT - MEMCSN.
                MEMSPARE2 IS CONNECTED TO A UPAL3 INPUT PIN.
       { I/O PINS USED ONLY AS INPUTS }
       A29EN
                       = 0 ;
       A30EN
                        = 0;
       A31EN
       MEMSPARE0EN
       MEMSPARE1EN
       MEMSPARE2EN
                       = 0 ;
       A29
                    NOT = 0;
       A30
                    NOT = 0:
       A31
                    NOT = 0;
       MEMSPARE0
                    NOT = 0;
       MEMSPARE1
                    NOT = 0;
       MEMSPARE2 NOT = 0;
       { RESET AND PRESET ARE NOT USED IN THIS PAL. }
       RESETEN = 0;
       PRESETEN = 0;
       RAMCSNEN
                       = !MEMSPARE2 :
       RAMCSN NOT
                        = !MEMSPAREO AND
                                 !A31 AND !A30 AND !A29 AND !A28
```



89

UPDATE 1 C

AND !A27 AND !A26 AND !A25 AND !A24

```
AND !A23 AND !A22 AND !A21 AND !A20
                    AND !A19 AND !A18 AND !A17
EPROMCSNEN = !MEMSPARE2 ;
EPROMCSN NOT
              = !MEMSPARE0 AND
                    !A31 AND !A30 AND !A29 AND A28
                    AND A27 AND A26 AND A25 AND A24
                    AND A23 AND A22 AND !A21 AND !A20
                    AND !A19 AND !A18 AND !A17
UARTCSNEN = !MEMSPARE2 ;
UARTCSN NOT = !MEMSPARE0 AND
                       !A31 AND !A30 AND !A29 AND A28
                    AND A27 AND A26 AND A25 AND A24
                    AND A23 AND A22 AND A21 AND !A20
                    AND !A19 AND !A18 AND !A17
               = !MEMSPARE2 ;
TIMERCSNEN
TIMERCSN NOT
               = !MEMSPARE0 AND
                    !A31 AND !A30 AND !A29 AND A28
                    AND A27 AND A26 AND A25 AND A24
                    AND A23 AND !A22 AND !A21 AND !A20
```

AND !A19 AND !A18 AND !A17

END; END UPAL1.

UPDATE 1 C 90

```
{ TITLE : MEMCONT.LPLC
          UPAL2 MEMORY CONTROLLER PAL FOR THE R305X BEHAVIORAL BUS EMULATOR
          MEMORY EVALUATION BOARD
  PURPOSE: PRODUCES READ, WRITE, AND BUS ERROR ACKNOWLEDGE CONTROLS (RDCENN,
          ACKN, BUSERRORN) BASED ON A 4 OR 5 BIT COUNTER AND CYCLE END
          STALL CYCLE (WAIT STATE) EQUATIONS.
         : LPLC - TM OF CAPILANO COMPUTING SYSTEMS
  AUTHOR: ANDY NG, IDT INC.
 UPDATES: C4B28 03-18-91 AP NOTE FIRST RELEASE
MODULE UPAL2
TITLE UPAL2
TYPE
     AMD 22V10 :
INPUTS:
        { REGULAR INPUT PINS }
        SYSCLK
                                               { UN-INVERTED SYSTEM CLOCK
                       NODE[PIN1] ;
       RESETN
                       NODE[PIN2] ;
                                               { MASTER RESET
                       NODE[PIN3] ;
       RDN
                                               { READ
                                               { WRITE
       WRN
                       NODE[PIN4] ;
                       NODE[PIN5] ;
       BURSTN
                                               { BURST READ | WRITE NEAR
                       NODE[PIN6] ;
       RAMCSN
                                               { RAM CHIP SELECT
       EPROMCSN
                                               { EPROM CHIP SELECT
                       NODE[PIN7] ;
       UARTCSN
                       NODE[PIN8] ;
                                               { UART CHIP SELECT
                       NODE[PIN9] ;
       TIMERCSN
                                               { TIMER CHIP SELECT
       MEMSPAREO
                       NODE[PIN10];
       MEMSPARE2
                       NODE[PIN11];
       TESTEN
                       NODE[PIN13];
                                             { TEST PIN TO Z-STATE OUTPUTS
        { REGISTER FEEDBACK PINS }
       C WIDTH[5]
                       NODE[PIN15,PIN14,PIN21,PIN22,PIN23] ;
       ENSTARTN
                       NODE[PIN16];
       CYCENDN
                       NODE[PIN18];
       RDCENN
                       NODE[PIN19];
       ACKN
                       NODE[PIN20];
       BUSERRORN
                       NODE[PIN17];
OUTPUTS ; { ATTRIBUTES C - COMBINATIONAL, R - REGISTERED, H - HIGH, L - LOW }
        { REGISTERED OUTPUT PINS }
       { BINARY UP COUNTER INPUTS MSB TO LSB C4, C3, C2, C1, C0 }
       C WIDTH[5]
                       NODE[PIN15,PIN14,PIN21,PIN22,PIN23] ATTR[RL] ;
                       NODE[PIN16] ATTR[RL] ; { READ/WRITE OUTPUT ENABLE START }
       ENSTARTN
       CYCENDN
                       NODE[PIN18] ATTR[RL] ; { CYCLE END (COMPOSITE ACK)
       RDCENN
                       NODE[PIN19] ATTR[RL]; { R305X READ BUFFER CLOCK ENABLE }
       ACKN
                       NODE[PIN20] ATTR[RL] ; { R3050X ACKNOWLEDGE
       BUSERRORN
                       NODE[PIN17] ATTR[RL] ; { R305X BUS ERROR
       { OUTPUT ENABLES }
       CEN WIDTH[5]
                       NODE [PIN15EN, PIN14EN, PIN21EN, PIN22EN, PIN23EN];
       ENSTARTNEN
                       NODE[PIN16EN];
       CYCENDNEN
                       NODE[PIN18EN] ;
       RDCENNEN
                       NODE[PIN19EN] ;
       ACKNEN
                       NODE[PIN20EN];
       BUSERRORNEN
                       NODE[PIN17EN];
```



```
{ ASYNCHRONOUS RESET AND SYNCHRONOUS PRESET NODES }
       RESETEN
                      NODE[RESET] ;
       PRESETEN
                      NODE[PRESET] ;
TABLE ;
       { RESET AND PRESET ARE NOT BEING USED.
       RESETEN = 0;
       PRESETEN = 0;
       { PURPOSE: PROVIDES REGISTERED VERSION OF RDN AND WRN.
         NOTE:
                  ORDN AND OWRN ARE KEPT LOW ONE EXTRA CLOCK BY CYCENDN.
                  THIS IS BECAUSE THE RISING EDGE OF RDN OR WRN MAY NOT
                  HAVE ENOUGH HOLD TIME FROM THE RISING EDGE OF
                  (BUFFERRED) SYSCLK.
         NOTE:
                  QRDN AND QWRN DO NOT NECESSARILY TRANSITION BACK HIGH
                  BETWEEN CONSECUTIVE MEMORY CYCLES, E.G., WRITE FOLLOWED
                  BY A WRITE.
        { QRDN NOT
                       := RESETN AND (!RDN OR (!QRDN AND !CYCENDN)) ; }
        { QWRN NOT
                       := RESETN AND (!WRN OR (!QWRN AND !CYCENDN)); }
       { PURPOSE: C[4]-C[0] PROVIDES A 5-BIT BINARY UP COUNTER. IT IS RESET
                  ANYTIME RESETN IS ASSERTED AND AT THE END
                  OF EVERY MEMORY CYCLE AFTER CYCENDN IS ASSERTED.
                  IT BEGINS COUNTING UP WHEN A READ OR WRITE CYCLE IS
                  INITIATED.
         NOTE:
                  CYCENDN IS ASSUMED TO ASSERT WITH THE LAST RDCENN
                  ON READS AND WITH ACKN ON WRITES. THUS CYCENDN WILL CLEAR
                  THE COUNTER WHETHER OR NOT RDN OR WRN HIGH TRANSITION
                  MEETS THE REGISTER SETUP AND HOLD TIME REQUIREMENTS.
        { NOTE:
                  TO ADD A GENERAL PURPOSE READY (A.K.A. BUSYN AND WAITN)
                  INPUT, CHANGE EACH OF THE COUNTER C[4:0] EOUATIONS SO
                  THAT THEIR VALUE CAN BE HELD WITH AN ADDITIONAL TERM, E.G.:
                  C[0] := RESETN AND CYCENDN AND (!RDN OR !WRN)
                                AND ( (C[0] XOR 1)
                                       OR (C[0] AND !READY) );
                  A READY INPUT CAN BE USED FOR DUAL-PORT MEMORY INTERFACING,
                  EEPROM WRITE INTERFACING, ETC.
       CEN[0] =
                   !TESTEN ;
       CEN[1]
                    !TESTEN ;
       CEN[2]
                    !TESTEN ;
       CEN[3]
                    !TESTEN ;
       CEN[4]
                    !TESTEN ;
       C[0]
                    RESETN AND CYCENDN AND (!RDN OR !WRN)
               :=
                       AND (C[0] XOR 1);
       C[1]
                    RESETN AND CYCENDN AND (!RDN OR !WRN)
               :=
                       AND (C[1] XOR C[0]);
       C[2]
                    RESETN AND CYCENDN AND (!RDN OR !WRN)
                       AND (C[2] XOR (C[1] AND C[0]));
```

UPDATE 1 C

```
C[31
       := RESETN AND CYCENDN AND (!RDN OR !WRN)
               AND (C[3] XOR (C[2] AND C[1] AND C[0]));
C[4]
             RESETN AND CYCENDN AND (!RDN OR !WRN)
                AND (C[4] XOR (C[3] AND C[2] AND C[1] AND C[0]));
{ PURPOSE: ENSTARTN OUTPUT PROVIDES THE TIMING FOR THE LEADING
           EDGE OF OEN AND WEN STROBES SO THAT 1. THE ADDRESS LINES HAVE
           TIME TO BE DECODED AND 2. OE/DATA PINS HAVE TIME TO Z-STATE
           FROM READS ON THE PRECEDING CYCLE. THE CYCENDN TERM IS
           NEEDED TO HOLD OFF A CONSECUTIVE MEMORY CYCLE, E.G., WHEN
           WRITE DEASSERTS AND REASSERTS WITHIN THE SAME CLOCK.
           ENSTARTN SHOULD NOT BE USED TO END WRITE TRANSCEIVER
           ENABLES AS IT DEASSERTS WITH THE WRITE LINE INSTEAD OF
           HOLDING FOR ONE MORE 1/2 CLOCK.
ENSTARTNEN
             = !TESTEN ;
ENSTARTN NOT := !MEMSPAREO AND RESETN AND (C >= 1) AND CYCENDN ;
{ PURPOSE: CYCLE END GOES LOW (SYNCHRONOUSLY) DURING THE LAST RDCENN ON
           READS AND DURING ACKN ON WRITES. IT RETURNS HIGH
           SYNCHRONOUSLY BY INTERLOCKING ON THE COUNTER OUTPUTS
          WHICH COUNT ONE GREATER THAN THE ASKED FOR VALUE BEFORE
           RESETTING BACK TO ZERO (VIA CYCENDN). THUS CYCENDN WILL
          DEASSERT ON THE SAME CLOCK AS THE RDN, WRN, OR BURSTN RISING
          EDGES REGARDLESS OF WHETHER OR NOT THOSE RISING EDGES MEET
          THE REGISTER'S SETUP AND HOLD TIMES.
{ NOTE:
          TO FIT CYCENDN INTO A 16V8, TWO OUTPUTS MAY BE NEEDED.
CYCENDNEN = !TESTEN ;
CYCENDN NOT := RESETN AND CYCENDN AND (
                 (!RAMCSN AND (C == 02H) AND !RDN AND BURSTN)
              OR (!RAMCSN AND (C == 08H) AND !RDN AND !BURSTN)
               OR (!RAMCSN AND (C == 03H) AND !WRN )
               OR (!EPROMCSN AND (C == 03H) AND !RDN AND BURSTN)
              OR (!EPROMCSN AND (C == 0CH) AND !RDN AND !BURSTN)
              OR (!UARTCSN AND (C == 06H) AND BURSTN)
              OR (!TIMERCSN AND (C == 06H) AND
                                                       BURSTN)
              OR ( {!BUSERRORN} (C == 1FH)
);
{ NOTE: IN THIS EXPERIMENT MEMSPAREO IS PULLED LOW AND CAN BE
       USED TO DISABLE THIS CONTROLLER'S RDCENN, ACKN, AND BUSERRORN.
       SINCE MEMSPAREO IS ATTACHED TO THE MEMDEC.LPLC PAL, THE
       MEMDEC PAL COULD COMBINE THE CSN'S SO THAT THESE SIGNALS
       ARE ONLY DRIVEN WHEN NEEDED.
{ NOTE: ANOTHER POSSIBILITY IS TO USE MEMSPAREO AS AN EXTRA CHIP
       SELECT.
{ PURPOSE: READ BUFFER CLOCK ENABLE IS USED BY THE R305X TO STROBE
          DATA INTO ITS INTERNAL READ BUFFERS.
( NOTE:
          IT IS ASSUMED THAT THE UART AND TIMER ARE
          IN UNCACHABLE MEMORY SPACE AND WILL NOT BE BURST READ.
          IF THEY ARE BURST READ, THE STATE MACHINE LOOPS 4 TIMES.
```

C

```
RDCENNEN
          = !MEMSPAREO ;
RDCENN NOT := RESETN AND CYCENDN AND (
              (!RAMCSN AND !RDN
                AND (
                                    (C == 02H)
                     OR (!BURSTN AND (C == 04H))
                   OR (!BURSTN AND (C == 06H))
                     OR (!BURSTN AND (C == 08H))
            )
          OR (!EPROMCSN AND !RDN
                AND (
                                 (C == 03H)
                     OR (!BURSTN AND (C == 06H))
                    OR (!BURSTN AND (C == 09H))
                      OR (!BURSTN AND (C == 0CH))
            )
          OR (!UARTCSN AND !RDN
               AND (
                                   (C == 06H)
                   )
            )
          OR (!TIMERCSN AND !RDN
           AND (
                                    (C == 06H)
               .. )
);
{ PURPOSE: ACKNOWLEDGE IS PRIMARILY USED TO END WRITE CYCLES. IT
          SHOULD BE PULSED ONE (HALF) CLOCK CYCLE BEFORE THE WRITE
          STROBE IS NEEDED. ON READ CYCLES, ACKNOWLEDGE WILL
          IMPLICITLY BE GENERATED BY THE R305X, HOWEVER, IF OPTIMAL
          TIMING IS DESIRED, ACK SHOULD BE DRIVEN NO SOONER THAN 1
          CLOCK BEFORE THE END OF A SINGLE READ AND FOR BURSTS NO
          SOONER THAN 4 CLOCKS BEFORE THE END OF THE LAST READ.
ACKNEN
          = !MEMSPARE0 ;
ACKN NOT := RESETN AND CYCENDN AND (
(!RAMCSN AND !WRN
              (!RAMCSN AND !WRN
                                                    { WRITE CYCLE }
                                    (C == 03H)
                 AND (
                     )
            OR (!RAMCSN AND !RDN AND !BURSTN
                                                   { READ CYCLE }
                          (C == 05H)
                AND (
            OR (!EPROMCSN AND !RDN AND !BURSTN
                                               { READ CYCLE }
                 AND (
                         (C == 09H)
             ')
            OR (!UARTCSN AND !WRN AND BURSTN
                                                    { WRITE CYCLE }
                 AND (
                                    (C == 06H)
              )
```

```
{ WRITE CYCLE }
                    OR (!TIMERCSN AND !WRN
                         AND (
                                              (C = 0.6H)
                      )
       );
       { PURPOSE: BUSERRORN SIMPLY ENDS A WAYWARD UNDECODED BUS CYCLE. ON
                  READS IT CAUSES AN EXCEPTION. ON WRITES IT DOES NOT CAUSE
                  AN EXCEPTION CONDITION FOR THE PROCESSOR. TO DO THAT, LATCH
                  BUSERRORN AND FEED IT TO AN INTERRUPT PIN OR A BRANCH
                  CONDITION PIN.
       BUSERRORNEN = !MEMSPAREO ;
       BUSERRORN NOT := RESETN AND CYCENDN AND (
                                               (C == 1FH)
       ) ;
END ;
END UPAL2.
```

C

```
{ TITLE : MEMEN.LPLC
           UPAL3 MEMORY READ AND WRITE ENABLE PAL FOR THE R305X BEHAVIORAL BUS
           EMULATOR MEMORY EVALUATION BOARD
 PURPOSE : GENERATES READ AND WRITE ENABLES FOR MEMORY CONTROLS.
 LANG : LPLC - TM OF CAPILANO COMPUTING SYSTEMS
 AUTHOR : ANDY NG, IDT INC.
 UPDATES : C7C4F 03-18-91 AP NOTE FIRST RELEASE
MODULE UPAL3
TITLE UPAL3
TYPE AMD 22V10 :
INPUTS :
        { DEMULTIPLEXED MEMORY ADDRESS LINES }
       SYSCLK
                      NODE[PIN1] ;
                                              { INVERTED SYSCLKN
                                                                             1
       POWRESETN
                      NODE[PIN2] ;
                                             { POWER UP RESET
       RDN
                      NODE[PIN3] ;
                                            { READ LINE
       WRN
                      NODE[PIN4] ;
                                             { WRITE LINE
                      NODE[PIN5] ;
       ENSTARTN
                                             { ENABLE START
                      NODE[PIN6] ;
                                            { CYCLE END
       CYCENDN
                                           { BYTE ENABLE 0
       BEN0
                      NODE[PIN7] ;
       BEN1
                     NODE[PIN8] ;
                                            { BYTE ENABLE 1
       BEN2
                      NODE[PIN9] ;
                                            { BYTE ENABLE 2
                      NODE[PIN10];
       BEN3
                                            { BYTE ENABLE 3
       UARTCSN
                      NODE[PIN11];
                                            { UART CHIP SELECT
       MEMSPARE2
                      NODE[PIN13];
                                              { SPARE INPUT
       { OUTPUT FEEDBACK NODES (NEEDED FOR LPLC'ISM) }
       RESETN
                      NODE[PIN23];
       WRENN
                       NODE[PIN18];
       WRDATAEN
                      NODE[PIN17] ;
OUTPUTS ; { ATTRIBUTES C - COMBINATIONAL, R - REGISTERED, H - HIGH, L - LOW }
        { WRITE ENABLES }
                    NODE[PIN22] ATTR[RL] ; { WRITE ENABLE FOR BYTE 0
       WRENNA
                      NODE[PIN21] ATTR[RL] ; { WRITE ENABLE FOR BYTE 1
       WRENNR
                    NODE[PIN20] ATTR[RL]; { WRITE ENABLE FOR BYTE 2 NODE[PIN19] ATTR[RL]; { WRITE ENABLE FOR BYTE 3
       WRENNC
       WRENND
       WRENN
                     NODE[PIN18] ATTR[RL] ; { WRITE ENABLE MOTO-TYPE I/O
       WRDATAEN
                     NODE[PIN17] ATTR[RL]; { WRITE DATA XCEIVER ENABLE
       { READ ENABLES }
       RDENN
                      NODE[PIN16] ATTR[RL]; { READ OUTPUT ENABLE (FOR WORDS)}
       RDDATAENN
                     NODE[PIN15] ATTR[RL] ; { READ DATA XCEIVER ENABLE }
        { MISCELLANEOUS CONTROLS }
       RESETN
                      NODE[PIN23] ATTR[RL]; { SYNCHRONIZED RESET
       GUARTCSN
                      NODE[PIN14] ATTR[RL]; { GATED/GUARDED UART CHIP SELECT}
       { I/O PINS USED AS INPUTS }
        { NONE }
        { OUTPUT ENABLES }
       WRENNAEN
                   NODE[PIN22EN];
       WRENNBEN
                      NODE[PIN21EN];
```

UPDATE 1 C 96

```
C
```

```
WRENNCEN
                       NODE[PIN20EN] ;
       WRENNDEN
                       NODE[PIN19EN] ;
                       NODE[PIN18EN] ;
       WRENNEN
       WRDATAENEN
                       NODE[PIN17EN];
       RDENNEN
                       NODE[PIN16EN];
       RDDATAENNEN
                       NODE[PIN15EN];
       RESETNEN
                       NODE[PIN23EN];
       GUARTCSNEN
                       NODE[PIN14EN];
        { ASYNCHRONOUS RESET AND SYNCHRONOUS PRESET NODES }
                  NODE[RESET]
       PRESETEN
                       NODE[PRESET] ;
TABLE ;
        { RESET AND PRESET ARE NOT USED IN THIS PAL. }
       RESETEN = 0:
       PRESETEN = 0:
        { PURPOSE: WRITE BYTE ENABLES AND WRITE WORD ENABLE ALLOW
                  SUFFICIENT TIME FOR THE ADDRESS TO DECODE AND
                  FOR A VALID CHIP SELECT BEFORE ENABLING THE
                  WRITE STROBE FOR A SPECIFIC BYTE BANK.
         NOTE:
                  BANK A IS THE BIG ENDIAN'S LSB BYTE3 OR THE LITTLE
                  ENDIAN'S LSB BYTEO. IT ALWAYS HOLDS D(7:0).
                  BANK D IS THE BIG ENDIAN'S MSB BYTEO OR THE BIG
                  ENDIAN'S MSB BYTE3. IT ALWAYS HOLDS D(31:23).
                                                                        }
       WRENNAEN
                        = !MEMSPARE2 ;
       WRENNA
                   NOT := RESETN AND (
                             !WRN AND !BENO AND !ENSTARTN AND CYCENDN
       );
       WRENNERN
                        = !MEMSPARE2 ;
       WRENNB
                   NOT := RESETN AND (
                              !WRN AND !BEN1 AND !ENSTARTN AND CYCENDN
       );
       WRENNCEN
                        = !MEMSPARE2 ;
       WRENNC
                   NOT := RESETN AND (
                             !WRN AND !BEN2 AND !ENSTARTN AND CYCENDN
       );
       WRENNDEN
                        = !MEMSPARE2 ;
       WRENND
                   NOT := RESETN AND (
                             !WRN AND !BEN3 AND !ENSTARTN AND CYCENDN
       );
       { PURPOSE: WRENN IS USED TO PROVIDE A WRITE LINE THAT HOLDS
                  LOW FOR AN EXTRA CYCLE, SO THAT IT CAN BE USED FOR
                  MOTOROLA-TYPE I/O DEVICES ON THEIR MULTIPLEXED
                  READ/WRITE LINE.
       WRENNEN
                        = !MEMSPARE2 ;
       WRENN
                   NOT := RESETN AND (
```

```
(!WRN AND CYCENDN)
                  OR (!WRENN AND !CYCENDN)
);
{ PURPOSE: WRDATAEN AND RDDATAENN DRIVE THE OUTPUT ENABLE
           CONTROLS ON A FCT623T TRANSCEIVER BANK FOR THE
           DATA BUS. THE CONTROLS CAN BE USED FOR ANY
           DUAL-OUTPUT ENABLE TRANSCEIVER (1 FOR EACH
           DIRECTION. OUTPUT ENABLE/DIRECTION CONTROLLED
           TRANSCEIVERS (FCT245) REQUIRE MORE INTERFACING
           IF OUTPUT CONTENTION IS TO BE AVOIDED BY
           ONLY CHANGING THE DIRECTION WHEN THE OUTPUTS ARE
           DISABLED.
{ NOTE:
          WRITE DATA ENABLE DEASSERTS ONE CLOCK AFTER
           WRN DOES TO PROVIDE SUFFICIENT HOLD TIME FOR THE
           WRITE DATA INTO THE MEMORY (SEE UPAL2 QWRN FOR A
          MORE DETAILED EXPLANATION).
  NOTE:
          WRDATAEN IS ACTIVE HIGH FOR THE FCT623T OUTPUT ENABLE
          CONTROL. FOR THE FCT861 OUTPUT ENABLES, USE ACTIVE
          LOW.
  NOTES:
          THE FIRST OR-TERM ASSERTS WRDATAEN WHILE THE SECOND
          OR-TERM DEASSERTS WRDATAEN.
                                                               }
WRDATAENEN
               = !MEMSPARE2 ;
WRDATAEN
             := RESETN AND (
                    (!WRN AND !ENSTARTN)
                  OR (WRDATAEN AND (!ENSTARTN OR !CYCENDN))
RDENNEN
RDENNEN = !MEMSPARE2 ;
RDENN NOT := RESETN AND (
               = !MEMSPARE2 ;
                    !RDN AND !ENSTARTN AND CYCENDN
);
{ PURPOSE: RDDATAENN IS CONNECTED TO THE MEMORY BOARD'S
          DATA TRANSCEIVER OUTPUT ENABLE (FCT623T OR FCT861)
           AND ONLY ENABLES FOR THIS BOARD'S CHIP SELECTS.
           IF THE MEMORY CONTROLLER IS USED FOR ANOTHER
           BOARD'S MEMORY, THEN THE TRANSCEIVER OUTPUT ENABLE
           SHOULD BE DISABLED FOR THOSE CHIP SELECTS (VIA
          MEMSPARE2.
{ NOTE:
          IN MOST SYSTEMS, R305X'S DATAENN OUTPUT CAN BE
          CONNECTED DIRECTLY TO THE TRANSCEIVER ENABLE PIN
           INSTEAD OF USING A SYNTHESIZED RODATAENN.
RDDATAENNEN = !MEMSPARE2 ;
RDDATAENN NOT := RESETN AND (
                    !RDN AND !ENSTARTN AND CYCENDN
):
{ PURPOSE: RESET SYNCHRONIZES THE POWER UP RESET FOR THE
          MEMORY CONTROLLER STATE MACHINES AND FOR THE R305X.
RESETNEN
               = !MEMSPARE2 ;
RESETN
          NOT := !POWRESETN ;
```

98

```
{ PURPOSE: GUARDED/GATED UART CHIP SELECT, GUARTCSN GATES
                  UARTCSN BECAUSE THE UART BEING USED HAS A MOTOROLA-
                   TYPE I/O DEVICE INTERFACE WHICH MULTIPLEXES ITS
                   READ/WRITE INPUT PIN SUCH THAT THE CHIP SELECT MUST
                   STROBE IN OR OUT DATA. THIS IS IN CONTRAST TO AN
                   INTEL-TYPE I/O DEVICE INTERFACE WHICH WOULD HAVE A
                   SEPARATE READ STROBE AND WRITE STROBE AS WELL AS A
                   CHIP SELECT. IT IS IMPORTANT NOT TO HAVE A
                   GLITCH (FROM ADDRESS DECODING THE CHIP SELECT) ON
                  READS IN ORDER TO ALLOW THE I/O DEVICE TO UPDATE
                   FIFO POINTERS, ETC. THUS GUARTCSN STARTS LATE AND
                   ENDS EARLY, SO THAT READ/WRITE IS HELD VALID
                   THROUGHOUT THE CHIP SELECT.
       GUARTCSNEN
                        = !MEMSPARE2 ;
       GUARTCSN
                   NOT := RESETN AND (
                             !UARTCSN AND !ENSTARTN AND CYCENDN
       );
END;
END UPAL3.
```

C

```
{ TITLE : MEMINT.LPLC
         UPAL4 MEMORY I/O INTERRUPT CONTROLLER PAL FOR THE R305X BEHAVIORAL
         BUS EMULATOR MEMORY EVALUATION BOARD
 PURPOSE: REPLICATES THE TIMER/UART INTERRUPT CONTROLLER ON THE 7RS382 BOARD.
         ADDITIONAL FUSE BITS ADDED FOR 16V8 COMPATIBILITY.
       : LPLC - TM OF CAPILANO COMPUTING SYSTEMS
 AUTHOR . TOT INC
 UPDATES: C3F98 01-04-91 16V8 PCB VERSION FIRST RELEASE A.N.
{ U24A 382 INTERRUPT PAL}
\{1-2-90,12-14-89\}
{JEDEC file's CHECKSUM = 379E } { NOTE: 01-04-91 - NOT APPLICABLE TO 16V8 }
     CONTROL PAL FOR 8254 TIMER'S AND UART INTERRUPT
     USED FOR EVALUATION BOARD 382 }
MODULE U24A 382;
TITLE U24A 382;
TYPE MMI 16R8;
{ FUSE BITS FOR 16V8 FAMILY ATTRIBUTES USED AS A 16R8 }
INPUTS:
MRES/
          NODE[PIN2];
UARTINT/
          NODE[PIN3];
PMRD/
          NODE[PIN4];
CSTIM/
          NODE[PIN5];
EA02
          NODE[PIN6];
EA04
          NODE[PIN7];
OUT1
          NODE[PIN8]; {input from Timer output OUT1}
OTTO
          NODE[PIN9]; {input from Timer output OUT0}
DTOA/
          NODE[PIN14]; {feedback}
DTOB/
          NODE[PIN15]; {feedback}
TOINT/
          NODE[PIN16]; {feedback}
DT1A/
          NODE[PIN17]; {feedback}
DT1B/
          NODE[PIN18]; {feedback}
T1INT/
          NODE[PIN19]; {feedback}
OUTPUTS;
UINT5/
          NODE[PIN13];
DTOA/
          NODE[PIN14];
DT0B/
          NODE[PIN15];
TOINT/
          NODE[PIN16]; { goes to R3000's UINT3}
DT1A/
          NODE[PIN17];
DT1B/
          NODE[PIN18];
T1INT/
          NODE[PIN19]; { goes to R3000's UINT4}
```

```
TABLE;
{
      8254 TIMER generates 2 square-wave outputs OUT0 and OUT1.
      When OUTO goes from high to low, this PAL asserts interrupt
      TOINT/, which will interrupt R3000 through UINT3.
      Same scheme applies to OUT1, T1INT/ and UINT4.
      Reading physical addresses 1F80 0010 and 1F80 0014 (which are
      virtual addresses BF80 0010 and BF80 0014 in this 382 board)
      will clear interrupt UINT3 and UINT4, respectively.
      This PAL also synchronizes UART interrupt signal }
DTOA/
                  OUT0;
                              {delay TIMER's OUTO through a register}
DTOB/
           :=
                  DTOA/;
                              {delay again}
TOINT/ NOT :=
                  MRES/ AND
                  ((NOT DTOA/ AND DTOB/) OR
                  (NOT TOINT/ AND (NOT EA04 OR EA02 OR CSTIM/ OR PMRD/)));
DT1A/
                  OUT1;
DT1B/
                  DT1A/;
T1INT/ NOT :=
                  MRES/ AND
                  ((NOT DT1A/ AND DT1B/) OR
                  (NOT T1INT/ AND (NOT EA04 OR NOT EA02 OR CSTIM/ OR PMRD/)));
UINT5/
                  UARTINT/ OR NOT MRES/ ;
                  {put UART's interrupt through a register to synchronize
                  it with R3000 clock }
END:
END U24A 382.
```

C



# IDT79R3000/R3001 SYSTEM PERFORMANCE ANALYSIS

APPLICATION NOTE AN-87

By Dean M. Smith

#### INTRODUCTION

Pixstats and cache2000 are MIPS Computer Systems, Inc. software tools that allow you to evaluate all possible 79R3000 and 79R3001 system designs to determine the optimum price/performance solution. These same tools play a large a role in processor selection. The statistics generated by pixstats and cache2000 allow you to esdtablish the exact performance on various 79R3000/3001-based systems for comparison to other candidate microprocessor systems.

Pixstats projects the number of 79R3000/1 integer unit and 79R3010 floating-point unit pipeline interlock cycles. Cache2000 models the 79R3000/1 memory subsystem detailed in Figure 1, thereby projecting the penalties incurred for accesses to asynchronous main memory. Cache size, asynchronous-memory access penalties, write-buffer size, cache burst-refill size, TLB miss penalties, cache flushing, and other parameters can be varied and the exact performance impact acertained Pixstats and cache2000 together provide complete analysis of 79R3000/1 compiler and target-system performance.

#### **INTERPRETATION OF STATISTICS**

#### 'Synchronous' System

The large allowable cache size for the 79R3000 (512Kb max) and the 79R3001 (32Mb max) permit entire applications to be housed in synchronous memory. Or, if needed, the time-critical portion of a larger task or kernel can be locked in cache segment. The performance of these 79R3000/1 'synchronous' solutions is determined from *pixstats*.

Since pixstats assumes a 100% cache hit-rate, the performance statistics generated are those for a 'synchronous' system design. Asynchronous main memory access penalties are not simulated by pixstats. Pixstats assumes that the application is operating in KSEG0 and KSEG1 virtual address segments. Thus, TLB and uTLB miss penalties are not simulated. Any additional run-time cycles incurred are a result of the 79R3000 integer multiply/divide busy interlock cycles and the 79R3010 floating-point busy interlock cycles.

The 79R3000/1 has a separate multiply and divide unit that takes 12 and 35 cycles, respectively, for integer multiply and divide. Attempts to prematurely read the result of a multiply or divide cause the pipeline to stall (ie. interlock) until the operation has been completed. Also, a new multiply or divide operation can not begin before a previously issued one completes. Such resource conflicts also cause the pipeline to stall. The 79R3010 has separate add, multiply, and divide units and will similarly stall its own pipeline when conflicts occur. The optimizing compiler reduces the number of pipeline stalls by re-scheduling the 79R3000/1 and the 79R3010 pipelines to eliminate as many data and resource




Figure 1. 79R3000/1 Memory Subsystem

conflicts as possible. In the example *pixstats* output in Figure 2, the total number of run-time cycles calculated is 10211. The difference between this number and the 8795 instructions executed is equal to the total number of 79R3000/1 and 79R3010 interlock cycles.

All 79R3000/1 cache accesses are on word boundaries. Consequently, Partial Word Store, Store Word Left, and Store Word Right instructions are implemented as two cycle read-modify-write operations. However, *pixstats* was originally written to model the 79R2000, the first implementation of the MIPS architecture. The 79R2000 implemented these special instructions as one-cycle operations, simultaneously updating main memory and invalidating the corresponding cache entry. This is the only shortcoming of *pixstats* in modeling the 79R3000/1 and the 79R3010. Thus, the total number of run-time cycles for a 'synchronous' system operating out of virtual address segments KSEG0 or KSEG1 is equal to the number of run-time cycles calculated by pixstats plus the number of two cycle store instructions (sb, sh, swl, swr). The number of two cycle store instructions is obtainable

from the opcode distribution section of the pixstats output. For the example in Figure 2 there are 127 sb instructions and 102 sh instructions accounting for a total run-time of 10340 cycles (ie. 129 two cycle stores + 10211 cycles calculated by PIXSTATS).

#### 'Cached' System

A 'cached' 79R3000/1 system is one in which a smaller synchronous memory behaves as a cache to a larger and slower asynchronous memory. Such a target system does not have enough synchronous memory to house the entire application.

```
Example:
```

10211 (1.161) cycles (0.000408s @ 25.0MHz) 8795 (1.000) instructions

0 (0.000) multiply/divide interlock cycles (12/35 cycles) - these are due to R3000/1 Data and Resource Conflicts.

604 (0.069) flops (1.48 mflop/s @ 25.0MHz)

112 (0.013) floating point data interlock cycles - these are due to R3010 Data Conflicts

336 (0.038) floating point add unit interlock cycles

 these are due to R3010 Resource Conflicts 0 (0.000) floating point multiply unit interlock cycles - these are due to R3010 Resource Conflicts

0 (0.000) floating point divide unit interlock cycles these are due to R3010 Resource Conflicts

968 (0.110) other floating point interlock cycles

- these are due to R3010 ?

112 (0.013) 1 cycle interlocks (2 cycle stalls - not counted)

0 (0.000) overlapped floating point cycles

19.33%

492 (0.056) interlock cycles due to basic block boundary

#### Opcode distribution:

spec 1700

bnop 215 2.44% lwc1 50 1.71% sb 127 1.44% 117 1.33% inop 112 1.27% xori fcvtw 112 1.27%

mff 112 1.27% 110 1.25% lbu 102 sh 1.16%

Figure 2. Excerpt From a PIXSTATS Output

 $(18634 \text{ cycles}) \times (40 \text{ nS}) = 745.36 \,\mu\text{S}, @ 25\text{MHz}$  $(18634 \text{ cycles}) \times (30 \text{ nS}) = 559.02 \,\mu\text{S}, @ 33\text{MHz}$  $(18634 \text{ cycles}) \times (25 \text{ nS}) = 465.85 \,\mu\text{S}, @ 40\text{MHz}$ 

cache2000:

Thu May 31 15:29:29 1990

17218 cycles (1.958), 0.0s @ 20.0MHz 8795 instructions (0.0M) 0 cache flushes (Infinityms)

I-cache size = 4096 words, direct-mapped. 4 word refill D-cache size = 4096 words, direct-mapped, 4 word refill, write-through

Write buffer = 1 deep

TLB size = 56 entries, associative, random replacement, page size = 1024 words

	Per	
	Instr	Per Cycle/Per Other
uTLB misses:	9	(0.10%/ 0.05%)
I-TLB misses:	3	(0.03%/ 0.02%)
D-TLB misses:	3	(0.03%/ 0.02%/ 0.12%)
I-cache misses:	486	(5.53%/ 2.84%)
D-cache misses:	119	(1.35%/ 0.69%/14.27%)
Idle writes:	684	(7.78%/ 3.99%/ 43.4%)
	, to a	(2 memory cycles)
Page mode writes:	882	(10.03%/ 5.15%/ 56.0%)
		(2 memory cycles)
Non-page writes:	10	(0.11%/ 0.06%/ 0.6%)
		(2 memory cycles)
Total writes:	1576	(17.92%/ 9.20%)
I-stream branch:	45	(0.51%/ 0.26%/ 9.3%)
I-stream d-miss:	8	(0.09%/ 0.05%/ 1.6%)
I-stream write:	241	(2.74%/ 1.41%/ 49.6%)
I-stream block:	192	(2.18%/ 1.12%/ 39.5%)
I-stream words:		0.1/1.6/2.3
uTLB miss cycles:	9	(0.00%/ 0.00%) (penalty
I-TLB miss cycles:	39	(0.00%/ 0.00%) (penalty
D-TLB miss cycles:	39	(0.00%/ 0.00%) (penalty

y 1) v 13) v 13) 2916 (33.16%/ 17.02%) (penalty 6) I-cache miss cycles: **-**771 (-8.77%/ -4.50%) I-cache streaming: D-cache miss cycles: 714 (8.12%/ 4.17%) (penalty 6)

2-cycle SB/SH/SWL/

SWR: (2.60%/ 1.34%) (penalty 1) 229 (39.44%/ 20.25%) Write buffer full cycles: 3469

(average 2.2 per write) (20.23%/ 10.38%) Write wait cycles: 1779 (average 2.9 per miss)

Figure 3. Excerpt From A cache2000 Output



Cache2000 must be used to generate the performance statistics of a 'cached' system. Main memory access penalties, uTLB/TLB miss penalties, and two-cycle store penalties are simulated. However, cache2000 does not simulate 79R3000/1 and 79R3010 interlock cycles. Thus, the total number of run-time cycles for a 'cached' system is equal to the number of run-time cycles calculated by cache2000 plus the total number of interlock cycles calculated by pixstats. For the cache2000 example in Figure 3, the total number of run time cycles for the target cached system is 18634 (ie. 17218 cycles from cache2000 + 1416 interlock cycles from the corresponding pixstats output in Figure 2). Cache 2000 assumes that the cache is initially void of the benchmark. Initial cache misses are incurred as code gets loaded into the cache for the first time. All run times projected by cache 2000 include these initial cache misses. Note that the number of instructions executed is the same for both the cache2000 output and the corresponding pixstats output. These instructions include the jump/ branch and load delay slot nops not replaced with useful instructions by the optimizing compiler.

The statistics generated by pixstats and cache2000 can be used to scale target system performance by using a faster (or slower) 79R3000/1 matched with the corresponding speed grades of synchronous and asynchronous memory. For instance, the run times for the example application detailed in Figures 2 & 3 with 25, 33, and 40MHz clocks are:

#### Size Of Executable

The size of the executable is useful in determining the appropriate amount of target system cache. The executable size also dictates the minimum amount of synchronous memory required for a 'synchronous' target system. The RISC/os UNIX utility size prints the size of the instruction and data sections of the executable.

Size of example:18736

Section	Size	Physical Address	Virtual Address
.text	11360	4194672	4194672
.init	32	4206032	4206032
.data	16	268435456	268435456
.lit8	144	268435472	268435472
.sdata	2032	268435616	268435616
.sbss	432	268437648	268437648
.bss	4720	268438080	268438080

Figure 4. Output From Unix size Utility

The static instruction size of the example executable in Figure 4 is 11360 bytes. The static data size of the example executable is 7376 bytes (ie. 18736 total - 11360 code). Each MIPS RISComputer generated executable has entry/exit code inserted at compile time by RISC/os to transfer control to and from the benchmark.

Dummy routines have been written and compiled to determine the the entry/exit code size for all languages supported by MIPS. These dummy routines are detailed in Figure 5. The corresponding static code sizes are summarized in Table I. The entry/exit code size must be subtracted from the application size to determine the stand-alone application size. For the C application in Figure 4, the stand-alone application code size consists of 7280 bytes of instruction(11360 - 4080) and 2256 bytes of data(7376 - 5120).

Language	I size (bytes)	D size(bytes)	'synchronous' Performance
С	4080	5120	
ADA	30064	23552	
FORTRAN			
PASCAL			
COBOL			
PL/1			
assembly			

NOTE: compiler optimization level 4 used

Table 1. Entry/Exit Code

There is additional overhead when running the entry/exit code. Table 1 summarizes the additional cycles incurred for a 'synchronous' system, as measured by *pixstats*. Unknown, however, is the exact performance degradation for 'cached' systems. Since some of the cache is consumed by the entry/exit code and data, the number of additional cache misses and other penalties associated with the resultant increase in main memory traffic is not known.

#### **Floating-Point Alternatives**

The 79R3010 is optional in 79R3000/1 system design and is used in applications that have floating-point requirements. Floating-point emulation handled in software by the 79R3000/1 integer unit offers a less expensive and space saving alternative to the 79R3010. The performance of available emulation routines is often adequate for limited floating-point applications.

MIPS' compilers always assume the presence of the 79R3010 and thus generate 79R3010 instructions. If the Cu1 (79R3010 usability) bit in the 79R3000/1 status register is not set, then a Coprocessor Unusable Exception occurs when a 79R3010 instruction is decoded. The 79R3000/1 jumps to the general exception vector where the exception type is then decoded. Execution then jumps to the floating-point emulation service routine. The service routine initiates the corresponding 79R3010 instruction emulation routine started. To measure the performance of such systems, you must omit the number of 79R3010 interlock cycles calculated by *pixstats* from the total cycle count. The 79R3010 dynamic opcode distribution listed in the *pixstats* output is used to calculate the emulation overhead. The following are the run

cycle counts for the 79R3010 emulation package available from IDT:

	Single Precision	Double Precision
ADD	40 cycles	66 cycles
SUB	52 cycles	90 cycles
MUL	50 cycles	97 cycles
DIV	160 cycles	236 cycles

NOTE: assuming emulation routines present in cache

Higher floating-point emulation can be achieved by using IDT's PostFloat filter to eliminate exception handling overhead. A source program is first compiled at the assembly level. The PostFloat filter is then used to strip away 79R3010 instructions, replacing them with direct calls to the emulation routines. Even higher performance floating-point emulation is achieved with IDT's cross compilers. IDT's multi-hosted compilers inline floating-point emulation routines which then benefit from global optimizations. Details of the IDT PostFloat filter and the IDT7RS903 Multi-Host C-compiler System are available from IDT. Note that these alternatives eliminate floating-point machine code in the executable. There are no 79R3010 pipeline interlock cycles to subtract out from the statistics generated by *pixstats*.

# PERFORMANCE ANALYSIS STEPS Creating The EXECUTable

At compilation, the MIPS compiler system allows you to choose from various options that affect the nature and efficiency of the executable. These compiler options can be turned on or off as appropriate. You can refer to the "IDT R3000 FAMILY LANGUAGE PROGRAMMERS GUIDE" for a complete description of the MIPS compiler system. A few of the compiler system options, as related to performance analysis, are discussed here.

#### **Compiler Optimization Levels:**

There are several levels of optimization for the MIPS compilers:

Level	Optimizations
0	none
1	default pipeline scheduling, local optimizations
2	adds global optimizations, register allocation
3	adds inter-procedural register allocation
4	adds procedure merging

Although optimization level O4 typically generates the most efficient code, the target-system performance may not be optimum. Procedure merging (ie. inlining) is an optimization technique intended to increase performance by eliminating jump/branch instructions. However, inlining of

C dummy routine main() {

Ada dummy routine procedure TEST is begin null; end TEST:

Fortran dummy routine

Pascal dummy routine


Cobol dummy routine

PL/1 dummy routine

MIPS assembly dummy routine

Figure 5. Dummy Routines

#### without the -jmpopt compiler option



#### with the -impopt compiler option




Figure 6. The -jmpopt Lnker Option

subroutines also tends to increase the static code size which can have an adverse effect on cache hit-rate. It is advisable to experiment with all compiler optimization levels to determine which results in the highest target performance.

#### Filling Unconditional Jump Delay Slots:

79R3000/1 jump instructions have a delay of one cycle while they calculate the target address where execution is resumed (refer to Figure 6). The instruction that immediately follows in the pipeline is called the 'delay slot' instruction which the 79R3000/1 always

executes. The compiler is responsible for re-scheduling the pipeline by filling the delay slot with an instruction that is independent of the jump. In this manner the pipeline continues to flow and performance is not degraded. If the compiler can not find a useful instruction, a nop is inserted that results in a 1 cycle performance penalty.

The -jmpopt linker option fills any jump delay-slot with the target of the jump and increments the target address to the next instruction. Unlike the compiler, the linker has unlimited scope and can refill the delay slot regardless of where target instruction is located.

#### **Reducing Cache Conflicts:**

Every main memory location maps to exactly one 79R3000/1 cache location. Different sections of code located a multiple of the cache size away from one another compete for the same cache space. The 793000/1 first checks cache for a needed piece of code. If not there, the code is then loaded into cache from main memory - overwriting code previously resident in the corresponding cache locations. Such cache conflicts significantly degrade performance if newly loaded code replaces other code that will be needed right away. A classic example of this activity (known as to 'thrash in cache') is a loop in which a subroutine is called that is located in a multiple of the cache size.

Major cache conflicts can be avoided by using the -cord compiler option that uses statistics generated by the program profiling tools *pixie* and *prof* (refer to Figure 7). The first version of the executable is generated by invoking the corresponding driver with the desired compiler options. *Pixie* is then used to partition the executable into basic blocks. Each basic block has exactly one entry point (ie. target address of a jump/branch instruction) and exactly one exit point (ie. the address of the first jump/branch instruction encountered).




Figure 7: Reducing Cache Conflicts

Additional counting code is inserted by *pixie* at the end of each basic block. The pixified executable generates a file containing the basic block counts (.counts extension). This raw data is used by *prof* to generate profile data for the different procedures within the application. This profile data is stored in a feedback file in a format usable by the compiler. The application is then re-compiled with the *-cord* option. The *-cord* option places the most frequently used loops in main memory locations that do not conflict with one another for the same cache location.

#### Single or Double-Precision Floating-point:

A significant performance gain can be realized by both the 79R3010 and the floating-point emulation software by doing single-precision arithmetic, vs double-precision. Single-precision often provides adequate dynamic range for an application's floating-point requirements. To ensure that all floating-point operations are done in single-precision, the compiler option *-float* should be used. Even if all floating-point variables are declared as single-precision in the source, the *-float* compiler option is necessary to ensure that intermediate operations are done in single-precision.

#### Other Concerns:

The most efficient code is not appropriate for all applications/benchmarks. Compiler optimizations can alter the intended nature of a benchmark. This is the case for realtime code in which the precise timing of operations is more important than the execution speed. Loop optimizations that move loop invariant code outside loops so that it is only executed once is one compiler optimization technique that can create havoc with real-time code. The real-time portion of an application should be written in MIPS assembly language and assembled with the *-noreorder* option to prevent pipeline scheduling from altering the execution sequence of instructions. The resultant object code can then be linked with the object code of other compiled modules.

Interprocedural register allocation and procedure merging may not be desired if subroutine calls in a benchmark are intended to simulate interrupts. Also, field serviceability requirements may dictate the use of lower optimization levels. Although compiler optimizations do not alter the flow of control within a program, the sequence of object code may be altered thereby making source-level debug difficult or impossible. It is often useful to look at the dis-assembly of the compiled code to decide on the appropriate optimization level. The RISC/os utility dis generates the dis-assembly with source listings interspersed.

#### Using pixstats

(refer to Figure 8)

Pixie is used to partition the executable into basic blocks. Each basic block has only one entry point (ie. target address of a jump/branch instruction) and only one exit point (ie. the address of the first jump/branch instruction encountered). Additional counting code is inserted by pixie at the end of each basic block. Also generated is a file containing the basic




Figure 8. Using pixstats

block addresses (.Addrs file). The pixified executable generates a file containing the basic block counts (.counts extension). *Pixstats* uses the .Addrs and .Counts files to generate detailed statistics on pipeline interlocks, opcode frequency, and mini-profile data.

### Using cache2000 (refer to Figure 9)

The size of the executable is useful in determining the appropriate sizes of instruction and data cache to simulate. Pixifying the executable with the *-idtrace* option enables tracing of instruction and data memory references for use by *cache2000*. To model the target system, *cache2000.c* can be modified as shown in Figure 10. Any optimization level may




Figure 9: Using cache2000

be used to generate the *cache2000* executable. If many simulations are planned, it is advisable to experiment with all of the optimization levels to determine the best tradeoff between *cache2000* compilation and run times. *Trace.h* is an include file that must be resident in the same working directory as *cache2000.c* at the time of compilation. The RISC/ost utility *makepipe* is used to run the pixified executable and output the results into the cache2000 standard input file descriptor 19. Cache2000 generates the performance statistics for the 'cached' target system

A TLB miss penalty of 13 cycles is assumed for a random page replacement algorithm. The TLB size is defined as 56 since the lower 8 TLB entries are not accessible by the random register. A non-random replacement algorithm can be simulated by defining the TLB size to be 64. The TLB miss penalty can be changed to the appropriate value.

Embedded applications often do not implement a demand paged virtual memory. Typically, these applications bypass the TLB by running out of virtual address segments KSEG0 and/or KSEG1. This can be simulated with cache2000 by setting the uTLB and TLB miss penalties to 0. The ability to bypass the TLB is important for real-time applications that can not tolerate the non-determinism caused by cache misses.

 A detailed description of setting up the main memory read and write latencies for simulation will be given here.
 A few examples are shown.

```
/* cache parameters */
/* instruction refill size, in words */
#ifndef i refill log
     define i_refill_log2
# .
#endif
#define i refill size (1<<i refill log)
/* instruction cache size, in words */
#ifndef i size log
      define i size log 12
#endif
#define i size (1<<i size log)
/* data refill size, in words */
#ifndef d_refill_log
      define d refill log2
#endif
#define d refill size (1<<d refill log)
/* data cache size, in words */
#ifndef d size_log
      define d_size_log 12
#endif
#define d size (1<<d size log)
/* TLB */
#ifndef tlbsize
      define tlbsize 56
#endif
/* byte gathering */
#ifndef byte gathering
     define byte_gathering 0
#endif
/* read conflict checking in write buffer */
#ifndef read conflict check
```

```
define read conflict check0
#endif
/* instruction streaming */
#ifndef istreaming
#
      define istreaming 1
#endif
/* memory parameters */
private unsigned wbsize =1;
private unsigned read latency 2;
private unsigned idle_write_time 2;
private unsigned page_write_time = 2;
private unsigned nonpage write time 2;
private unsigned byte extra write time 0;
#define imiss penalty (read_latency +
i refill size)
#define dmiss penalty (read_latency +
d refill_size)
/* random parameters */
#ifndef utlbmiss penalty
#
       define utlbmiss penalty 0
#endif
#ifndef tlbmiss_penalty
      define tlbmiss penalty0
#endif
#ifndef page_log
#
      define page_log 10
private char *comment = NULL;
private boolean random flush = false;
private unsigned print interval =
20000000000000000000;
private unsigned flush interval =
20000000000000000
private double random flush parameter;
private double cycletime =50e-9;
```

Figure 10. Cache2000.c Modifiable Parameters





# DMA TECHNIQUES WITH IDT'S R3000/R3001 RISC CPU

APPLICATION NOTE

#### By Brent Bush

#### INTRODUCTION

There are many cost sensitive applications today that require high bandwidth data-transfer as well as high compute power. With its efficient pipeline architecture and tightly-coupled flexible memory-controller, the R3000/3001 CPU's from IDT prove to be an extremely effective solution. This application note reveals various DMA (direct memory access) techniques utilized in high bandwidth R3K designs. A general review of the R3K CPU architecture and performance is given and is followed by a detailed description of the R3K system memory-hierarchy and its flexibility. Also, a detailed description of various tightly-coupled DMA approaches is presented.

The MIPS compilers & the R3000 CPU architecture are based on over 35 staff years of research & development; its foundation established with compiler optimizing research at Standford University in the early 1980's, Benchmark comparisons of competitive solutions conducted by IDT customers have shown that the MIPS solution is clearly the best price/ performance solution in most applications. As a MIPS semiconductor partner, IDT has produced the R3000 since 1988, and the enhanced version R3000A since 1990.. IDT's agreement with MIPS includes the right to design and sell derivatives of the R3000 architecture. The R3001 RISController™ is IDT's first derivative. Improvements were made to reduce chipcount and increase design flexibility. Bus control and timing is identical to the R3000. The same R3000 (R3K) CPU core is used in all IDT derivative CPU's, guaranteeing binary compatibility and reducing your time-to-market.

#### **ARCHITECTURE OVERVIEW**

Both The R3000 and R3001 are available at 16MHz to 40MHz in a 175-pin PGA package. There are also plastic & ceramic surface mount packages available. All common instructions execute in 1 cycle, regardless of instruction sequence. Two exceptions are Loads & Branches. All pipeline CPU architectures potentially incur latency on these instructions. The R3K has a "potential" one-cycle latency. This latency is minimized by always executing, rather than stalling during the cycle following the Load or Branch (the "delay" slot). The compiler's instruction rescheduler is highly successful in filling this delay slot with another instruction, bringing Load's and Branch's close to one cycle.

A dedicated autonomous unit inside the R3K performs multi-cycle integer multiply and divide operations. This unit has dedicated result registers and executes in parallel with other non-multiply/divide instructions. A hardware interlock occurs if the result registers are required prior to completion of the multiply or divide.

Figure 1 shows the functions found in the R3K core. There are two tightly coupled processing units. The first is a full 32bit integer that executes the MIPS RISC (Reduced Instruction Set Computer) instruction set at 1 cycle per instruction. Integer multiply and divides are included and are multi-cycle operations that execute in an autonomous unit, allowing other instructions to execute in parallel. There are dedicated adders for instruction and data address calculations, eliminating any possible pipeline stalls due to certain instruction sequences. The second processor, Coprocessor 0 (CP0) contains a 64entry fully associative Translation Lookaside Buffer (TLB) with control registers to support a virtual memory system with dual (instruction & data) caches at full bandwidth. The TLB is part of the Memory Management Unit (MMU). The MMU provides adequate address mapping when the use of the TLB functions is undesirable. Figure 2 shows the Kernel & User as well as cacheable & uncacheable (I/O) memory segments provided. Mapped segments require use of the TLB. Kernel segments 0 & 1 (Kseg0/Kseg1) provide .5 Gbytes of cacheable and uncacheable memory (each) that is "hardwired" to the lower .5 Gbyte of the 4 GB physical address space. All status and exception registers associated with maintaining User and Kernel state and precise exception handling are in CP0.




Figure 1. R3000/R3001 Functional Block Diagram

#### Physical Virtual Address h'ffffffff Kenrel Mapped 1024 MB Cacheable (TLB) (kseg2) Kernel Uncached 512MB (ksea1) (hardwired) **Physical** 3548 MB Memory Kernel Cached 512MB (kseg0) (hardwired) User Mapped 2048MB Cacheable (TLB) (kuseg) 512 MB Address h'00000000

MMU Address Translation

#### Figure 2. R3000/3001 Memory Mapping

#### **COMPANION CHIPS**

IDT provides many companion chips for R3K designs. The R3010 is an optional 84-pin floating point accelerator. The interface to this unit is "seamless". The FPA has it's own register set & can perform Load and Store operations . Therefore floating-point operands, opcodes, and results do not have to be passed to/from the CPU. A high degree of parallelism exists in this 2-chip solution. Integer instructions & multiple floating point instructions can execute simultaneously. The R3020 is a 4-deep write buffer used to decouple the high bandwidth CPU from the slower system bus. This is an effective performance enhancer in data intensive applications. IDT has 7 and 8-deep buffers (IDT73200/201) that provide deep, efficient read and write buffers. IDT's product portfolio includes high-speed logic devices, FIFO's (first in-first out memories), dual-port static RAMs, and generic static RAMs at the speeds required for the highest performance R3K design.

# THE R3000 MEMORY HIERARCHY (SYNCHRONOUS VERSUS ASYNCHRONOUS)

Figure 3 shows a typical R3000/R3001 system. The CPU's Synchronous Bus consists of a 24-bit address bus (18-bit for R3000) and a 32-bit data bus coupled to two banks of generic static RAMs, one for Instructions and one for Data. It is important to realize that the SRAMS provide single cycle access (address and data) and can be used as a "Cache" or as a "Local" memory. This bus is decoupled from the slower (multi-cycle) System Bus resources with a registered interface.

A Cache is nothing more than a mirror image of some larger, slower memory, used to hold the most recently acquired data. Properly sized caches will contain ≥ 95% of the instruction and data accesses required. When the required instruction or data is not in the Cache the CPU invokes a multicycle access to the slower, larger "main" memory residing on the System Bus. Caches are a cost effective way to greatly increase performance.

When used as a local memory all accesses to the synchronous (cacheable) address space result in accessing the SRAM's on the Synchronous Bus. There is no slower, larger memory that maintains the same data.

It is important to define some terminology at this point:

"Synchronous"

Used when referring to the CPU's tightly coupled, single cycle access bus, independent of SRAM usage; "Cache" or "Local" (Abbreviated "sync.")

"Asynchronous"

Used when referring to the multi-cycle access System Bus. (Abbreviated '-79R3010AE-33G.")

Local Memory

Used when the Synchronous SRAM's are used as a local memory; not as a Cache in a Cache hierarchy.

Cache

Used when the Synchronous SRAM's are used as a Cache in a Cache hierarchy system **or** when referring to the CPU's internal control features for the synchronous bus. (To conform to other documentation.)







Figure 3. R3000/R3001 System Hierarchy

\* Please note that most R3000 documentation uses "Cache" terminology exclusively when referring to the synchronous address space.

A key element integrated into the CPU is the Cache controller. It provides all control lines required to interface to generic static RAMs for instruction fetching and data Loads and Stores on the sync bus. No additional logic is required. Despite the single address and data busses there is no bus conflict between instruction fetching and data loads or stores. The controller "time multiplexes" the address and data busses, providing a true Harvard Architecture in a small package. Figure 4 shows the bus usage for each half-cycle phase. The address and data are acquired during the same cycle. At 25MHz a full 200Mbytes/second is realized regardless of instruction sequence.

During a synchronous read cycle the Cache controller determines if the required data (or instruction) is in the SRAM. If required, on the following cycle, a simple read/read busy handshake is invoked by the controller to perform a multicycle (asynchronous) access on the System Bus. The CPU pipeline is "stalled" until data from the asynchronous space is available

Synchronous Store instructions are always single-cycle events. Fullword (32-bit) Stores always update the sync memory regardless of the hit/miss status of that location. Partial word (byte/halfword) Stores are 2-cycle read/write events. The sync memory is read to determine if the address is in the Cache. If a "hit" occurs the new byte/halfword is merged with the old cached data and then written into the sync memory. When a Store updates the synchronous data memory






Figure 4. Harvard Architecture of the R3000/R3001 Synchronous Bus



a write request is always "posted" to the System Bus. The data, 32-bit address, and access type controls (i.e. byte, halfword, fullword) are supplied for one cycle and must be held in registers to accommodate the multi-cycle store operation on the System Bus. The CPU continues to execute until the System Bus is required for another access. If the previous Store is not completed, then the CPU will stall until the write buffer can accept the request.

In local memory applications these write requests to the sync space are ignored by the asynchronous handshake logic to avoid undesired bus stalls. Unlike Cache designs there is no larger memory to update in parallel.

## THE SYNCHRONOUS MEMORY – CACHE OR LOCAL MEMORY?

A "tag check" is done on all synchronous accesses. (The internal Cache controller has no way to determine that a local memory has been implemented.) "Tag" bits are required (in a Cache hierarchy) to determine whether the requested data resides in the Cache. They are an extension to the SRAM banks. The number of required Tag bits depends on the size of the cacheable memory residing on the System Bus. A "Valid" bit is required to indicate that the addressed location in Cache contains a valid entry. Figure 5 is an R3001 example with 32KB caches supporting a 64MB cacheable main memory.

The main memory to Cache size ratio is 2000:1. Therefore, 11 SRAM Tag bits are required. All unneeded Tag bits are disabled (masked from the address comparison) at Reset with the R3001. A 4K ohm pulldown resistor is required for each disabled Tag. The R3000 does not have this feature so simple buffers are used to supply the addresses required. The buffer's input value is determined by the system memory mapping.

When a local memory is implemented with the R3001, no Tag bits are required since all accesses in the synchronous area are always valid. Therefore all Tag bits and the Valid Bit are disabled (as described above). This eliminates the 4 SRAM's in Figure 5 supporting Tag25:15 and Valid.

## INCREASED DMA BANDWIDTH USING THE CACHE BLOCK REFILL MECHANISM

Since the synchronous SRAM is accessed in one cycle it can be viewed as an extension to the CPU's register stack. Once data resides here there is no access latency and routines operating on this data will run very close to 1 cycle per instruction. The R3K, with its internal Cache controller has efficient means to bring data into the synchronous SRAM. It provides support for block refilling of the synchronous SRAM's Setting the data block size to a large value can greatly improve data throughput. The block size for Instruction and Data is independently configured at Reset, providing 4, 8 16, or 32 word refills per Load instruction.




Figure 5. R3001 Cache Design Example

Figure 6 illustrates the timing associated with a 4-word block refill. All signals shown, except RdBusy and CpCond0. are supplied by the CPU. Refilling occurs when an attempt to access data in the synchronous address space results in a "miss". ("D#" means Tag bits did not match or Valid Bit is not set). This decision takes place during the synchronous access cycle (Run). During the first Stall cycle the controller invokes a read protocol (MemRd) to the asynchronous space. The CPU requires that the data be available one word per cycle once the refill starts. This is accommodated by various means; fast memory, dual-banked memory, read pipeline registers, FIFO's, etc. When the data can be delivered at a one word per cycle rate the System Bus state machine releases RdBusy ("read busy") and the internal controller writes the data into the sync memory. (Called "Refill" cycles). The "Fixup" cycle is a repeat of the failed Run cycle and is required to resume the pipeline execution. The address increment

required for the sync SRAM is supplied by the CPU. Address increment, if required by the System Bus resource, must be supplied by its state machine.

The block refill can be disabled to accommodate 1 word refills by de-asserting the input CpCond0 during the last RdBusy (read busy) cycle. This is a key attribute when other cacheable resources are accessed in a non-sequential manner.

The block refill mechanism can be utilized in a local memory design as well as a Cache hierarchy. In a local memory design the Valid Bit (and all Tag Bits) are disabled. To facilitate a block refill the Valid Bit is not disabled but is sourced by an I/O mapped register or high order address to force a Cache miss. (More on this later.)

The realized bandwidth when utilizing the block refill mechanism can be easily computed. To follow is an example of generic code used for moving a large block of data and the associated bandwidth with different block refill sizes.




Figure 6. Data Block Refill Timing Sequence (Block of Four Words)

Y.

DMAloop: Load ; for synch, memory block refill

: (destination = null)

Add ; increment base register by block size. Branch

to DMAloop if base register not equal to

: maximum value.

This simple loop contributes just 2 cycles of latency per block refill. Due to the Branch's delay slot, the Add & Branch must be reversed to avoid an additional cycle. Total cycle count for the loop is:

Load = 1 (instr.) + 2 (Stalls min) + N (Refill size) + 1 (Fixup); N = number of words

Branch = 1 (instr.) 1 (instr.) Add =

The following table shows the maximum bandwidth achieved in a 25MHz system.

Block Refill Size	Cycle Count	Bandwidth	(% of max.)		
4(words)	10(cycles)	40.0 (Mbytes/sec)	40 (%)		
8	14	57.1 "	57 "		
16	22	72.7 "	73 "		
32	38	84.2 "	84 "		

The latency incurred will vary based on the code loop required and the speed of the asynchronous resource supplying the data. As seen in the figures above, this latency is greatly minimized by using the larger block refill size.

#### DMA OBSTACLES IN A CACHE HIERARCHY

Using the Cache controller's block refill capability for DMA type activity is an efficient way to increase bandwidth but does raise a key question. In order to invoke the System Bus protocol for block refilling the sync memory, a Cache "miss" must occur. How can the required miss occur if the Cache already has a valid entry from a previous DMA transfer? Furthermore, problems occur in cache hierarchy systems when other bus masters update the cacheable system bus memory. In both scenarios, the data residing in Cache has become "stale". The following are details of various methods to resolve these issues and a discussion of the tradeoffs of each method.

1. Explicit address mapping using two (or more) different address spaces to perform DMA transfers. Under program control, a subsequent DMA move can use a different address space to insure the "miss' required to bring the new data into the sync memory. (An "Odd" and "Even" DMA address range could be established.) Data block size can be ≥ Cache size. For clarification, an example flow of events follows. (A 16KByte data Cache is assumed.)

- Execute "Odd" DMA block transfer: Starting address = b....x1xx.xxxx.xxxx.xx00
- · Non-DMA code: Data now in sync memory for algorithms, sorting, etc.
- Execute "Even" DMA block transfer: Starting address = b....x0xx,xxxx,xxx00

Previous data no longer required. Cache miss is quaranteed due to different address range. (Tags don't match.) Starting address is "modulo" Cache size!

Careful control of address mapping can maximize the usage of the sync memory. It could be partitioned into multiple DMA blocks plus a general usage area. No hardware or software overhead is required to resolve the "stale data" problem.

- 2. Explicit software Cache invalidation The R3K caches need to be flushed (Valid Bit set to 0) at Power-up. This is done with a simple software routine. Internal status bits provide means to isolate sync SRAM accesses from the System space. Executing Store Byte instructions at this time sets the Valid Bit to 0 (invalid entry). Since the R3K's Cache line size is 1 word a Store Byte instruction is required for each word to be cleared. This mechanism can be used to resolve stale data problems only when the program has knowledge of the conflicting events and the associated addresses. The program has control and will clear only the required area of Cache, leaving usable data intact. No additional hardware is required to support this mechanism. (See Appendix-D in MIPS' "System Programmers Guide for details.)
- 3. Explicit hardware Cache invalidation Some applications cannot accommodate the explicit address control of methods 1 & 2 or the significant software overhead associated with method 2. Described below are several hardware supported methods to control status of the Valid Bit when dealing with the "stale data" obstacles. The tradeoffs of each method is briefly discussed.
  - 3a. A resettable SRAM supplying the Valid Bit. An I/O mapped register can provide a Reset signal that clears the entire SRAM in 2 cycles. (The 8K x 8 SRAM - IDT7165 is an example.) The other 7 bits of the SRAM would supply Tag Bits if required. One Store instruction plus a fraction of a PAL (programmable logic device) provides a completely cleared Cache. One potential disadvantage is that good data, along with the stale is lost.
  - 3b. A Valid Bit "disable switch" to force a miss. An I/O mapped register is used to set the CPU's Valid Bit input to 0. When the I/O register is set, all sync Loads result in a miss and subsequent refill, regardless of the Cache status. The SRAM supplying the Valid Bit is not cleared and is updated during the refill. The update is required if the Valid Bit could be previously 0 (due to a real "miss"). This requires minimal hardware and software support, does not delete needed




Figure 7. Valid Bit Disable Switch (Using I/O Mapped Register)

data, and does not require the CPU's knowledge of the sync memory's content. The Valid Bit must be connected through a device that satisfies the strict turn-on/turn-off times of the sync bus; hence the use of an FCT buffer. Figure 7 shows this feature implemented with an R3001 in a Cache hierarchy and gives an example of generic code to execute the operation. (Instruction SRAM is omitted for simplicity.)

Generic Code: Store ; to I/O mapped register, disabling

the Valid

NOP's ; cycle count = cycles to retire I/O Store. (Can be any non-data

Cache instruction!)

Load : Miss forced, block refill occurs. (Beginning of DMA, etc.)

; Loop for data block moved into

Cache.

Store ; to I/O mapped register, restoring Valid Bit to normal. (End of DMA,

NOP's ; cycle count = cycles to retire I/O Store. (Can be any non-data

Cache instruction!)

; Resume normal code. DMA data

now in Cache

An alternate method to control this "miss switch" is to simply use a high-order address bit that is beyond the cacheable address range. This implies that for all normal sync accesses this address bit is not set. The user program, requiring the forced miss, sets this bit in the index or in the base address register used for the block-refill Loads. This requires even less hardware support and offers more code flexibility. When using the I/O mapped register method, (Figure 7), synchronous Stores cannot occur because the Valid Bit SRAM is not enabled during Run cycles. This limitation does not exist when using an address bit for the disable mechanism. Figure 8 illustrates the needed control. (Instruction SRAM is omitted for simplicity.)

In a local memory design (no Cache hierarchy) this circuit is further simplified. Normally, in an R3001 local memory design the Valid Bit (and all Tag Bits) are disabled at Reset and need not be driven. To facilitate a block refill (for DMA, etc.) the Valid Bit is not disabled but is sourced by a register to force the miss. This Valid Bit source must still be output enabled by the CPU controls "IrD" and "Drd" because it is driven during sync Stores and Load Refills by the CPU. The strict timing therefore applies. See Figure 9 for an example implementation.

UPDATE 1 C 117




Figure 8. Valid Bit Disable Switch (Using AddrLo bit)




Figure 9. Valid Bit Disable Switch in a Local Memory Design

UPDATE 1 C






Figure 10. R3000 Multiprocessor Cache Invalidate




Figure 11. R3001 DMA Interface

3c. Using the R3000's multiprocessor hooks for Cache invalidation. Solutions to the "stale data" problem discussed require CPU participation. They do not provide support in a Cache hierarchy where an autonomous System Bus master updates the cacheable System memory. (The CPU is unaware of the transaction.) The R3000 has a 2-signal protocol (MPStall, MPInvalidate) to invalidate entries in the data Cache. An independent state machine monitors the System bus for cacheable writes by another bus master. When detected, the address is stored in a register and the MPStall is asserted. The R3000 tristates its address bus and this System Bus "snooper" supplies the Cache address. When MPInvalidate is asserted, the R3000 clears the Valid Bit at that entry. Figure 10 is a simple block diagram showing the hardware to support this feature.

This example does not compare the cache's tags to the address of the System Bus write. This means that the data in the Cache may have been from a different address (modulo Cache size) and invalidating that location was not required. Invalidating without address comparison may result in reduced Cache hit-rates and loss of performance. The Tag Bits can be read for comparison during MPStall cycles prior to

invalidates. This is done with 1 or more Octal comparators (i.e. IDT74FCT521). This extra step will omit any unneeded Cacheentry invalidation.

#### THE R3001 DMA FEATURE

IDT added hooks to the R3001 providing access to the synchronous memory by an autonomous controller. While the "DMAStall" input is asserted the R3001 stalls and tri-states its outputs allowing complete control by the external master. This is a valuable feature when data transfer under program control is prohibitive or undesirable. Figure 11 illustrates the system connection of an external DMA master to an R3001 system. In this example the CPU's asynchronous interface is utilized to access resources. During DMAStall sourcing the Tag Bus is required to update the Cache tags if a Cache hierarchy exists or to supply high-order address lines during an asynchronous access.

The DMA Controller's bandwidth can exceed the CPU's bandwidth. A 25MHz R3K has a 100MBytes/second data bandwidth and requires 20 nanosecond SRAM. These SRAM's can support cycle times of 20 nanoseconds. Therefore, a carefully designed DMA controller could approach a 200Mbytes/second data bandwidth when using a separate clock source.




Figure 12. IDT Bidirectional FIFO's on the Synchronous Bus

Another use of the DMAStall feature is preloading the Instruction memory. This might be useful at power-up to bring code from I/O space to local memory or to Cache (to "lock" portions of speed critical code). This preloading is normally done by swapping the data and instruction memories (i.e. special internal control bits) and executing a Load (from I/O space) Store (to sync memory) routine.

## "ZERO LATENCY" DMA USING IDT'S 72605/615 BIDIRECTIONAL FIFO

Most R3K design examples show the synchronous bus with one memory bank to supply data. Because of the split cycle timing required to "ping -pong" between instruction and data resources, timing restrictions apply. However, by using the CPU's control lines and unused sync address lines additional data resources can reside on the synchronous bus. A second data path can be mapped into the synchronous space, providing DMA transfers at the full CPU bandwidth (100 MBytes/sec @ 25MHz) without latency.

Figure 12 illustrates 2 of IDT's 512 x 18 bidirectional synchronous (clocked) FIFO's interfaced to the synchronous bus. This device contains separate ('A to B' and 'B to A') FIFO banks providing a 200MByte/sec. duplex bandwidth in a 25MHz system. The ports are registered and allow freerunning clocks. Flags provide buffer depth information that can interface to the CPU's interrupt or status inputs. (For more details on this device refer to Section 6.21 in IDT's "1990/91 Specialized Memories" Databook.)

This example details the described technique in a "Local Memory" approach with the R3001. 32Kx8 SRAM's are used for 128KB of local data and instruction memory each. A high-order address bit beyond the range of the local memory is used to "bank select" between the data SRAM and FIFO operation. (See Figure 13 for a function address map for this example.)

AddrLo23	AddrLo22:7	AddrLo5	AddrLo4:2	Function	Comments
0	x	Х	х	implement SRAM or I/O	
0	x	х	X	implement SRAM or I/O	
1	×	х	0	Fifo data write during Store's	
1	x	х	001	Fifo bypass write during Store's	
1	х	х	1xx	Fifo offset reg. write during Store's	
1	х	х	0	Fifo data read during Load's	
1	х	х	001	Fifo bypass read during Load's	
1	х	0	1xx	Fifo offset reg. read	normal offset reads
1	×	1	11x	Fifo offset reg. read	FIFO now drives Bus
1	х	1	10x	Fifo offset reg. read	543 now drives Bus
1	x	1	01x	Reset PAL interrupt	(R3001 requirement)

NOTE: "x" = don't care

Figure 13. Function Address Map

Address mapping of resources on the asynchronous bus must have Address23 = 0 to avoid erroneous FIFO reads. (The control signal "Drd", always goes active during the first ("Run") cycle of any async. access.)

The FIFO's can't connect directly to the sync bus due to strict output enable/disable timing requirements. "Drd" must connect directly to the bus device. Therefore, a "gated" outputenable is required to perform the bank switch. This is accomplished by using the SRAM's chip select (normally tied active) and FCT543's for the FIFO path. The 74FCT543T is a bidirectional transceiver with separate latch and output enables that are gated with a chip select.

A transparent latch (74FCT573) is used to hold the CPU's sync control signals for an additional half cycle. To ease timing at high speeds, the FIFO operation occurs during phase 1 of the following cycle.

#### FIFO READS

Because of the registered output of the FIFO, a one-cycle latency is incurred for the first word. This occurs only when the buffer status goes from "Empty" to "Not Empty". This design example assumes that the data block sizes are known; therefore, once FIFO reads begin, Empty status will not occur until the last word of the block is read. If Empty was reached before the last word is read the program will load incorrect data into the Load's destination register.

When Empty status is completely deterministic, the 1-cycle latency is always handled by the execution of an initial "dummy" read from the FIFO. If this is undesirable the control PAL could initiate the dummy FIFO read upon deassertion of the EMPTY flag, thereby eliminating the latency.

C

The PAE (Programmable Almost Empty) output from the FIFO is used to invoke an interrupt, alerting the CPU to present data in the FIFO (when it de-asserts). The offset (from) can be set to any value and can be changed in between transfers to accommodate different block sizes and/or transfer rates. It is set to a value that guarantees Empty will not be reached before the entire data block is read by the CPU. This value can be "fine tuned" to minimize the CPU response time when the data source's rate is known.

The R3001 has inputs (called CpCond3:0) which are used by special conditional branch opcodes. This is an alternate (and faster) way to respond to the FIFO status. If the CPU is waiting for data from the FIFO, it can sit in a 2-instruction loop and branch immediately upon the receipt of the FIFO's flag.

Figure 14 shows example generic code to read a small block of FIFO data into the CPU's general registers to be used for computation.

FIFOread: Load ;from FIFO, destination = null (1st

word pipeline latency)

Load ;1st word into general register
Load's : Additional loads equal to number of

available registers

100% of the maximum bandwidth (100 Mbytes/second at 25MHz) is realized. Obviously, the limitation is based on the number of registers available (maximum of 32). A Load/Store (from FIFO/to local SRAM) routine can accommodate any block size at 50% of the maximum bandwidth. Recall that Loads & Stores execute in 1 cycle on the Synchronous Bus. The local SRAM can be viewed as an extension to the CPU's register stack. Figure 15 illustrates the timing for FIFO reads (including the initial "dummy read").

#### **FIFO WRITES**

Bandwidth capability for CPU writes to the FIFO is identical to FIFO reads. Unlike Reads, there is no latency associated with Writing the first word into the FIFO. However, to simplify timing on the FIFO bus, a "dummy" read is done to the FIFO's internal offset register to turn the (FIFO to '543's) bus around. Address bit 5 invokes the operation and Address bit 4 is used to determine direction. (See address function table, Figure 13) The Output Enables of the 543's and the FIFO's are sourced by a registered PAL. Skew between the two outputs represent minimal driving contention at a time the data is not used. No damage to the parts will occur.

Figure 16 shows example generic code to write a small block of data into the FIFO. Timing for the first two FIFO writes is also illustrated.

Compute: Add, Sub, etc.; OR Store to sync data SRAM's

Figure 14. Example Synchronous FIFO Read Routine




Figure 15. Synchronous FIFO Read Timing

FIFOwrite: Load

; Special to turn FIFO bus around.

(543's now driving Bus)

Store's ; Number of Stores equal to number of available registers

"

Figure 16. Example Synchronous FIFO Write Routine

This FIFO design can be used in both Cache hierarchy and local memory designs. However, when using the data memory as a Cache (a portion of) the TAG inputs are supplied by SRAM. These Tag inputs must be supplied by a second device (i.e. 541 buffer) to insure the "hit" when the FIFO is read. The 541 inputs are "hardwired" to the address range of the FIFO. The I/O resources, cacheable async. memory, must be mapped so Address23 = 0 to prevent erroneous FIFO reads.

Connecting a second data resource onto the sync bus is a simple way to greatly improve latency and bandwidth in an R3K system. Logic parts like the FCT543T and FCT541T provide the gated output enable necessary to satisfy the bus timing, providing single cycle access to other system resources.

#### SUMMARY

This article explores various ways to improve data throughput in an R3000/3001 design. Other detailed references (listed below) are available for further study. When the R3K architecture was introduced, it gain immediate popularity as a workstation CPU.. Since introduction, however, IDT has realized many designs in other application areas, such as in embedded systems, that exploit the true potential of the architecture. With the internal cache controller, true Harvard Architecture, simple System Bus protocols, flexibility, speed, and small footprint, the R3000/R3001 fit the needs for a wide variety of systems designs.

#### REFERENCES

- · MIPS RISC Architecture by Gerry Kane
- · IDT RISC Databook, 1991
- IDT R3000/3001 Designer's Guide, 1990
- IDT RISC R3001 RISController Handbook, 1990
- IDT Specialized Memories Databook, 1990/91
- IDT Logic Databook, 1990/91
- IDT RISC R3000 Family Language Programmer's Guide
- · IDT RISC R3000 Family Assembly Programmer's Guide
- IDT RISC R3000 Family System Programmer's Guide





# R3051™ FAMILY PERFORMANCE IN EMBEDDED APPLICATIONS

APPLICATION NOTE AN-89

#### By V. S. Ramaprasad

#### INTRODUCTION

The IDTR3051™ is a family of RISC controllers specially suited for embedded applications. Instruction and data caches are integrated on the chip to yield cache hit rates of over 90% for a wide range of typical embedded applications. These RISC controllers also provide the designer with a simple interface to the rest of the system through built in read/write buffers, a multiplexed address/data bus and a small set of control signals. This simple interface enables the designer to select an optimal price/performance memory and I/O system.

In this application note the performance of a 33 MHz R3051 based system is presented. Standard integer benchmarks are run on the software model of the R3051 DRAM based sytem, and the results obtained are compared with the published results for 33 MHz i960 and 33 MHz 29K RISC processor based systems. The performance of R3051 based systems can be attributed to the raw horse power of R3000A core coupled with the highly desired optimal integration provided on the chip.

#### SYSTEM DESCRIPTION

The 33 MHz R3051 based system modelled is made up of 80ns DRAMS with a page mode access time of 50ns. The refill sizes for both the caches is four. The processors burst mode of access is utilized for refilling both the caches on cache misses. This implies that after the initial latency cycles the 2-way interleaved main memory is capable of supplying the subsequent instructions or data at the processor speed. The instructions are streamed into the processor along with the on chip cache refill.

The 33 MHz R3051 system is modelled with a software simulation tool called Cache305x. This software is based on the Cache2000, which is part of the Systems Programmers Package developed by MIPS Computer Systems. Cache2000 is used to model R3000/R3001 based systems with more than 98% accuracy of simulation.

To accurately model R3051 based systems, the existing Cache2000 is modified. Besides setting the cache sizes, the block refill sizes, the write buffer depth etc, sections are added to the Cache2000 program to simulate the bus priority scheme adopted by the R3051 family for processing the main memory transactions, and to implement the read/write protocols. Memory transactions are listed here with descending order of priorities. DMA activity is assumed not to be present in these simulations.

- 1. Current transaction completes without preemption.
- Instruction cache misses are processed.
- Data residing in the four deep write buffer is retired to the main memory.
- 4. Data cache misses are carried out next.

The read/write operations follow the priority scheme. The initiation of either of these transactions depends on the pending memory transaction requests. The built-in bus arbitration logic resolves the conflict for the memory bus following the above mentioned priority scheme. The arbitration unit operates in parallel with the execution core. The core could be executing instructions from the caches, while the bus arbitration unit is retiring the writes currently residing in the write buffer.

For instruction cache misses, in the best case where there is no write in progress, a read signal to the external memory is initiated one cycle after the core missed in the instruction cache. This extra cycle is for the arbitration unit to generate the read signal request. On top of this arbitration cycle, if a write is currently in progress, the processor stalls till the write operation is terminated. In this case, after a write operation a DRAM based system needs to be pre-charged before the read operation. The first instruction is read into the processor after the initial read latency of the memory system. The remaining three instructions are read in three consecutive cycles. After the reads, the DRAM pre-charge cycles are added to the total cycle count.

For data cache misses, there is an extra penalty of flushing the contents of the write buffer besides the extra one cycle for the arbitration. The number of cycles it takes to flush the write buffer depends on the number of words that are resident and also whether they could be retired as idle writes, or page writes, or non page writes. In the current system that is modelled, four words of data is brought in on a cache miss. The first word is read into the processor after the initial read latency of the memory system. The remaining three words are read in the following three consecutive cycles. After the reads, the DRAM pre-charge cycles are added to the total cycle count.

The write buffer interface decouples the core processor from the external slow memory system. Writes are retired in parallel with the processor executing out of the caches. In this state of execution, write operations always win the arbitration, and continuously retires the writes. This parallel mode of operation gets terminated only when the write buffer is full and a store is pending or when the processor can no longer execute out the caches. Keeping in mind that our interest in these simulations is the total cycle count for the complete execution of the program, write operations contribute to the total cycle count only when the processor needs to read from the external memory or when the processor can not proceed with the execution of a store instruction because the write buffer is currently full.

The penalty cycles due to writes delaying the processor external reads on cache misses are accounted for during the read transactions. When the write buffer is full and the

processor is executing a store instruction, penalty cycles that would vacate a single entry in the write buffer is added. This is not the same as retiring a single write, but it is equivalent to four cycles. This is due to the availability of an extra data register that captures the data being vacated from the write buffer. If another store follows in this situation where the four entries of the write buffer are full and the extra data buffer that drives the bus is loaded, the penalty is that of retiring a write to the memory.

#### **DRAM PARAMETERS**

The memory system considered in this R3051 design is made up of 80ns DRAMs with page mode access time of 50ns. The other parameters of the DRAM that affect the access time in different modes of DRAM are the initial read latency cycles, number of cycles to perform a write operation when the DRAM is in idle mode, number of cycles to perform a read/write operation when the DRAM is in page mode, number of cycles to perform a write operation when the DRAM is not in page mode. The parameters are set to fixed values to model a DRAM system that works with R3051 running at 33 MHz.

The initial read latency cycles at 33 MHz is the summation of the cycles to win the internal arbitration (1 cycle), cycles for the DRAM controller to generate RAS/CAS signals and perform a random read from the DRAM (6 cycles). The first word of instruction/data is read in the fixup cycle (1 cycle). The remaining words are read in the three following cycles. It should be noted that the DRAM pre-charge cycles are part of the 6 cycle random read latency mentioned above.

The idle write latency is the number of cycles to retire a write when the DRAM is in idle mode. Using 80ns DRAMS this can be accomplished in 6 cycles. The page mode read or write operations can be completed in 3 cycles, while the non page writes can be carried out in 6 cycles. In the current system that is modelled with Cache305x, DRAM RAS pre-charge cycles are added when a read follows a write operation.

DRAM Parameters @ 33 MHz					
Read Latency	7 Cycles				
RAS pre-charge	3 Cycles				
Idle write	6 Cycles				
Page write	3 Cycles				
Non page write	6 Cycles				

#### COMPETITION

In this application note two other RISC systems, namely the i960 and the 29K, are compared with the R3051 DRAM system.

The Intel i960CA system is the ASV960CA board running at 33MHz with 0 wait state memory for instructions and 3 wait state memory for the data. The memory is implemented with 15ns SRAM. Internally the i960CA has 1 KB of instruction cache memory. The benchmarks are compiled with 1.35 GCC/960 (results obtained from Intel).

The 29K system is the YARCs card running at 33 MHz using RevD AM29000. It has a 2 MBytes of instruction memory, and a 512 KBytes of data memory. The memories

are implemented with 35ns Static RAMs (results obtained from AMD).

#### STANDARD INTEGER BENCHMARKS

Several standard integer benchmarks are run on the 33 MHz R3051 based system using the Cache305x. They are Quicksort, Bubblesort, Pi500, Anneal, Matmult, and Dhrystone1.1. (0) The suite was selected by Intel, these benchmarks are selected because of (1) the availability of results for two other RISC procesors, namely the i960 and the 29K, and (2) though being small, they still provide an insight into the capability of the processor in embedded environments.

Quicksort performs sorting of 5000 elements of an integer array using a recursive algorithm.

Bubblesort manipulates and sorts an array of 500 elements after reading a file.

Pi500 computes the value of the mathematical constant 'Pi' upto 500 decimal points. This program does not use any floating point math, but more than 50% of the cycles are spent in integer multiplications and integer divisions.

Anneal program solves the travelling-salesman problem by the method of simulated annealing.

Matmult is a program that loops for 100 times, and in each loop it performs the multiplication of two 8x8 integer arrays. The result is stored in another 8x8 array.

Dhrystone 1.1 benchmark demonstrates the integer number crunching power of the processor, although it is susceptible to compiler optimizations. Dhrystone 1.1 is reported here for the R3051 system instead of Dhrystone 2.0 for lack of data for the i960 and the 29K.

All the above mentioned integer benchmarks are compiled with a C compiler version 2.0 on an M/120 system running RISC/os 4.0. Except for Dhrystone benchmark, all the other benchmarks are compiled with the highest level of optimization O4. This includes optimization techniques such as global register allocation, optimal calling sequences, common subexpression elimination, procedure merging/inlining etc. For Dhrystone, O3 level of optimization is used. This level of optimization does not include procedure merging as it is against the spirit of Dhrystone benchmarking.


The results for R3051 are listed below along with the results published for 33 MHz i960 and 29K. The execution times for above mentioned programs are shown in the table (smaller values are better except for Dhrystone 1.1).

BENCHMARK	IDT R3051-33	i960CA-33	29K-33
QUICKSORT(ms)	36	50	46
BUBBLESORT(ms)	41	85	59
PI-500(ms)	1,023	1,624	1,282
ANNEAL(ms)	5,056	8,388	7,205
MATMULT(us)	19,148	26,898	44,578
DHRYSTONE 1.1	55,236	41,030	50,301

- \* R3051 system is 80ns DRAM based system.
- \* i960CA-33 system is ASV960CA with 0 ws for code and 3 ws for data.
- \* 29K-33 system is YARC card with 35ns SRAMs.

C

UPDATE 1 C 125



#### CONCLUSIONS

The standard integer benchmarks, even though they do not represent any real applications, provide an insight into the inherent performance of a processor when running typical embedded applications. The R3051 system considered here is a DRAM based system, and still delivers more performance compared to the fastest i960CA and 29K based designs. It can easily be deduced from the above data that the i960CA 33 MHz system is actually equivalent to a 21.2 MHz R3051 based system, and the 29K 33MHz system is equivalent to a 23.1 MHz R3051 based system. Still faster R305x systems are feasible when designed with Static RAMs and it is reasonable to expect further gains in performance.

GENERAL INFORMATION

1

**TECHNOLOGY AND CAPABILITIES** 

2

**QUALITY AND RELIABILITY** 

3

**PACKAGE DIAGRAM OUTLINES** 

4

1990/1991 LOGIC DATA BOOK

A

1990/1991 SPECIALIZED MEMORIES DATA BOOK

3

1991 RISC DATA BOOK

Ċ

1991 SRAM DATA BOOK

D


## 1991 DATA BOOK UPDATE 1 TABLE OF CONTENTS

		LAST BK. L	IDD ATE DO
1991 SRAM DA	TA BOOK UPDATES	LAGI DK.	PERILIG
	ATED DATA SHEETS		
IDT6116	2K x 8 with Power-Down	D5.1	D-2
IDT61298	64K x 4 with Output Enable and Power-Down	D5.2	D-3
IDT71256	32K x 8 with Power-Down		
IDT7164	8K x 8 with Power-Down	D5.17	D-5
IDT61B298	64K x 4 BiCEMOS with Output Enable	D6.1	D <i>-</i> 5
IDT61B98	16K x 4 BiCEMOS with Output Enable		
IDT71B256	32K x 8 BiCEMOS	D6.8	D-7
IDT71B258	64K x 4 BICEMOS		
UPDATED FULL D	DATA SHEETS		
IDT71589	32K x 9 Burst Mode with Power-Down	D5.16	D - 12
IDT71R220	16K v 9 v 2 RICEMOS Cacho RAM	D6 7	D - 20

The following section contains partial data sheets that appeared in the 1991 SRAM Data Book. These data sheets had changes to less than 50% of the overall contents. Refer to the bars above changes to see where that section can be found in the 1991 SRAM Data Book.


D

#### PIN CONFIGURATIONS




2954 drw 01


#### DIP/SOIC/CERPACK/SOJ TOP VIEW



24-PIN LCC
TOP VIEW



28-PIN LCC TOP VIEW



2954 drw 04

32-PIN LCC TOP VIEW

### IDT6116

## Data Book D, Section 5.1, Page 3

## DC ELECTRICAL CHARACTERISTICS (1)

 $VCC = 5.0V \pm 10\%$ , VLC = 0.2V, VHC = VCC - 0.2V

			6116SA 6116LA		6116S 6116L		6116S 6116L		6116S 6116L		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, CS = VIL,	SA	105	_	105	130	100	110	80	90	mA
	Outputs Open,	LA	95		95	120	90	105	75	85	


#### IDT6116

#### Data Book D, Section 5.1, Page 6

#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%, All Temperature Ranges)

		6116SA15 <sup>(1)</sup> 6116LA15 <sup>(1)</sup>				6116SA25 6116LA25		6116SA35 6116LA35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ton	Output Hold from	5		5	_	5	_	5	_	ns
	Address Change	5		5		•				

#### PIN CONFIGURATION



#### IDT61298

Data Book D, Section 5.2, Page 3

#### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

		-	61298 61298		61298S25 61298L25		61298S35 61298L35		61298S45 61298L45		61298S55 61298L55		
Symbol	Parameter	Power	Com'i.	Mil.	Com'l.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ISB1	Full Standby Power Supply Current (CMOS Level)	S	30	_	30	35	30	35	30	35		35	mA
	CS ≥ VHC, VCC = Max., f = 0 <sup>(2)</sup> , VLC ≥ VIN ≥ VHC	L	1.5	_	1.5	4.5	1.5	4.5	1.5	4.5	_	4.5	-

#### IDT61298

Data Book D, Section 5.2, Page 4

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VHC = VCC - 0.2V, VLC = 0.2V

					/p. <sup>(1)</sup> cc @	M Vo		
Symbol	Parameter	Test Condition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	CS ≥ VHC VLC≥ VIN ≥ VHC	0	_	_	-	* × <u></u>	ns

#### IDT71256

Data Book D, Section 5.10, Page 3

## DC ELECTRICAL CHARACTERISTICS(1, 2)

(VCC =  $5.0V \pm 10\%$ , VLC = 0.2V, VHC = VCC - 0.2V)

			71256x20 71256x25		71256x30		71256x35				
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current CS ≤ VIL, Outputs Open Vcc = Max., f = fMax <sup>(3)</sup>	s	155	_	145	150	140	145	135	140	mA
		L	135	_	115	130	110	125	105	120	
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, Vcc = Max., f = 0	S	15	1	15	20	15	20	15	20	mA
		L	0.4		0.4	1.5	0.4	1.5	0.4	1.5	

ט

3

# IDT71256

# Data Book D, Section 5.10, Page 3 (con't.)

			71256x45		71256x55		71256x70		71256x85 <sup>(5)</sup>		71256x100		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current	S	130	135	-	135	-	135		135	-	135	mA
	CS ≤ VIL, Outputs Open Vcc = Max., f = fмax <sup>(3)</sup>	L	100	115	-	115	-	115	_	115	-	115	
ISB1	Full Standby Power Supply Current (CMOS Level)	S	15	20	-	20	-	20		20	_	20	mA
	<del>CS</del> ≥ VHc, Vcc = Max., f = 0	L	0.4	1.5	_	1.5		1.5	_	1.5	-	1.5	

# IDT71256

# Data Book D, Section 5.10, Page 5

# DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLc = 0.2V, VHc = Vcc - 0.2V

					Typ. <sup>(1)</sup> Vcc @		ах. c @	
Symbol	Parameter	Test Condition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
tcdr	Chip Deselect to Data	CS ≥ VHc	0	-,40				ns

# IDT71256

# Data Book D, Section 5.10, Page 6

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71256S20 <sup>(1)</sup> 71256L20 <sup>(1)</sup>		71256S25 71256L25		71256S30 71256L30		71256S35 71256L35		71256S45 71256L45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Unit
tDW	Data to Write Time Overlap	11	_	13	_	14	_	15	_	20	_	ns

# NOTES:

0° to +70°C temperature range only.

2. This parameter guaranteed but not tested.

2968 tbl 11

# IDT71256

# Data Book D, Section 5.10, Page 7

# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		in diagram and	71256	6S55 <sup>(1)</sup> 6L55 <sup>(1)</sup>	71256 71256	L70 <sup>(1)</sup>		L85 <sup>(1)</sup>	71256L	100 <sup>(1, 4)</sup> 100 <sup>(1, 4)</sup>	
Symbol	Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit

NOTES

4 Also available, 120 and 150 ns military devices.

2968 tbl 11

# DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

			71649 7164		7164S20 <sup>(4)</sup> 7164L20 <sup>(4)</sup>		7164S25 <sup>(4)</sup> 7164L25 <sup>(4)</sup>		7164S30 7164L30		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ISB1	Full Standby Power Supply Current (CMOS Level), f = 0 <sup>(3)</sup> , Vcc = Max	S	15		15	20	15	20	15	20	mA
	1. CS1 ≥ VHC and CS2 ≥ VHC, or 2. CS2 ≤ VLC	L	0.2	_	0.2	1	0.2	1	0.2	1	

		7164L35 7164L45		7164 7164		7164S7 7164L7	'0/85 <sup>(2)</sup> '0/85 <sup>(2)</sup>	- <del>1</del>			
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ISB	Standby Power Supply Current (TTL Level), CS1 ≥ VIH, or CS2 ≤ VIL	S	20	20	-	20	_	20		20	mA
	Vcc = Max., Outputs Open, f = fmax <sup>(3)</sup>	L	3	5	_	5	_	5	-	5	
ISB1	Full Standby Power Supply Current (CMOS Level), f = 0 <sup>(3)</sup> , Vcc = Max	S	15	20	_	20	_	20	_	20	mA
	1 CS1≥VHC and CS2≥VHc, or 2 CS2≤Vtc	L	0.2	1	_	1	-	1	_	1	

# IDT7164

# Data Book D, Section 5.17, Page 4

# DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

				Ty Vo	p. <sup>(1)</sup> :c @	Ma Vo		
Symbol	Parameter	Test Condition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	1 CS1 ≥ VHC CS2 ≥ VHC, or	0	# <del>-</del> :		., * <u>—</u> ., 	. <u>-</u> *	ns

# IDT61B298

# Data Book D, Section 6.1, Page 2

Min.

2.2

Тур.

Max.

 $6.0^{(2)}$ 

Unit

RECOMMENDED DC OPERATING

Parameter

Input High Voltage

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>		-0.5 to +7.0	-0.5 to +7.0	°C
	with Respect			
	to GND			

# ViH

CONDITIONS
Symbol F

NOTES:
2. I/O pins must not exceed Vcc + 0.5V

NOTES:

2. I/O pins must not exceed Vcc + 0.5V.

# IDT61B298

# Data Book D, Section 6.1, Page 3

# DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%)$ 

		61B298S12		61B298S15		61B298S20		
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current  CS = VIL, Outputs Open, Vcc = Max., f = fMAX <sup>(2)</sup>	190	1	170	180	150	160	mA

Figure 1B. AC Test Loads
(for tct2, tot2, tct2, tot2, toward twt2)



# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		61B29	61B298S12 <sup>(1)</sup> 61B298S15		61B298S20			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tDW	Data Set-up	6	-	7		9		ns

# IDT61B98

# Data Book D, Section 6.2, Page 1

### FEATURES:

- Fast Output Enable
  - Commercial: 4/5/6ns
  - Military: 5/6/7ns
- Single 5V power supply

# IDT61B98

# Data Book D, Section 6.2, Page 2

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

#### Rating Com'l. Symbol Mil. Unit VTERM(2) Operating 0 to +70 -55 to +125 °C Temperature 61B98S8 Only 0 to +55 N/A ۰c NOTES:

2. I/O pins must not exceed Vcc + 0.5V.

2958 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
	61B98S8 Only	4.75	5.0	5.25	٧
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧

NOTES:

2. I/O pins must not exceed Vcc + 0.5V.

3000 tbl 04

# DC ELECTRICAL CHARACTERISTICS

Vcc = 5.0V ± 10% (61B98S8 Vcc = 5.0V ± 5%)

# **IDT61B98**

# Data Book D, Section 6.2, Page 3

# DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%)$  (61B98S8  $VCC = 5.0 \pm 5\%$ )

		61B98S8 <sup>(3)</sup>		61B98	61B98S10		61B98S12		61B98S15		
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit	

### NOTES:

3 Vcc = 5V ± 5%; 0°C ≤ TA ≤ 55°C

Figure 1B. (for totz, totz, totz, totz, twtz, and tow)

# IDT61B98

# Data Book D, Section 6.2, Page 4

# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10% All Temp. Ranges, 61898S8 Vcc = 5V ± 5%)


		61B9	8S8 <sup>(1)</sup>	61B9	98S10	61B9	8S12	61B98	S15 <sup>(3)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tCLZ <sup>(2)</sup>	CS to Output in Low Z	1	-	1		1	_	- 1	_	ns
toLZ <sup>(2)</sup>	OE to Output Low Z	1		-1				- 1		ns
tWHZ <sup>(2)</sup>	WE to Out in High Z	_	3	_	3	_	3	_	4	ns

0° to +55°C temperature range only, Vcc = 5V ± 5%; 0°C ≤ Ta ≤ 55°C.

3000 tbl 08

# **IDT61B98**

# ORDERING INFORMATION



# IDT71B256

# Data Book D, Section 6.8, Page 2

# **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧

NOTE:

2. I/O pins must not exceed Vcc + 0.5V.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VIH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧

NOTE:

2. I/O pins must not exceed Vcc + 0.5V.

# IDT71B256

# Data Book D, Section 6.8, Page 3

# DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%)$ 

		71B2	56S12	71B25	6S15	71B25	6S20	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current  CS = VIL, Outputs Open, Vcc = Max., f = fMax <sup>(2)</sup>	220	-	210		180	190	mA





Figure 1B. AC Test Load (for ICLZ, IOLZ, ICHZ, IOHZ, IOW, and IWHZ)






7

# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71B2	56-12 <sup>(1)</sup>	71B25	6-15 <sup>(1)</sup>	71B2	56-20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tacs	CS Access Time		7		8	****	10	ns
tcLZ <sup>(2)</sup>	CS to Output in Low Z	3	-	3		3		ns
toe	OE to Output Valid	_	7		8		10	ns
toLZ <sup>(2)</sup>	OE to Output Low Z	3		3		3		ns
toh	Out Hold from Addr Change	5	_	5	1	5	_	ns
tow	Data Setup	6		7	-	9		ns
tdh	Data Hold	0	_	0		0	_	ns
tow <sup>(2)</sup>	Output from End of Write	3	_	3	_	3	_	ns

# TIMING WAVEFORM OF READ CYCLE<sup>(1,2)</sup>



# IDT71B258

# Data Book D, Section 6.9, Page 2

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VIH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧

NOTES

2. I/O pins must not exceed Vcc + 0.5V.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧

NOTES

2. I/O pins must not exceed Vcc + 0.5V

# DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%)$ 

		71B25	8S12	71B25	8S15	71B25	8S20	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current  CS = VIL, Outputs Open, Vcc = Max., f = fMax <sup>(2)</sup>	190	1	170	180	150	160	mA

# IDT71B258

Data Book D, Section 6.9, Page 3

Figure 1B. AC Test Load (for tcl.z, tchz, tow, and twhz)

UPDATE 1 D 8


# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71B25	8-12 <sup>(1)</sup>	71B2	58-15	71B25	8-20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tow	Data Set-Up Time	6		7		9	-	ns
tow <sup>(2)</sup>	Out Active from End of WE	2		2	_	2	_	ns

# IDT71B258

# Data Book D, Section 6.9, Page 4

# TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1, 2, 3, 5,6)





The following section contains full data sheets that appeared in the 1991 SRAM Data Book. These data sheets had changes to 50% or more of the overall contents and are now considered new. Refer to the bar at the top of each page to see where that page can be found in the 1991 SRAM Data Book.





CMOS CacheRAM™
32K X 9-BIT (288K-BIT)
BURST COUNTER &
SELF-TIMED WRITE

IDT71589

# **FEATURES:**

- · High density 32K x 9 architecture
- Internal write registers (address, data, and control)
- · Self-timed write cycle
- Internal burst read and write address counter Clock to data times: 14, 19, 24, 34ns
- · Chip select for depth expansion
- Matches all timing and signals of Intel<sup>™</sup> 486<sup>™</sup> processors up to 50MHz
- Packaged in plastic or hermetic 300 mil 32-pin DIP, and plastic 300 mil 32-pin SOJ
- · Military product 100% screened to MIL-STD-883, Class B

# **DESCRIPTION:**

The IDT71589 is an extremely high-speed 32K x 9-bit static RAM with full on-chip hardware support of the Intel i486 CPU interface. This part is designed to facilitate the implementation of the highest-performance secondary caches for the i486 architecture while using low-speed cache-tag RAMs and PALs and consuming the minimum possible board space.


The IDT71589 CacheRAM contains a full set of write data and address registers. Internal logic allows the processor to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

An internal burst address counter accepts the first cycle address from the processor, then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

Fabricated using IDT's CEMOS™ high-performance technology, this device operates at a very low power consumption and offers a maximum clock to data access time as fast as 14ns.

The IDT71589 CacheRAMs are packaged in a 32-pin plastic or hermetic DIP, or a plastic J-bend small-outline (SOJ) package. Military grade devices are available 100% processed in compliance to the test methods of MIL-STD-883, Class B. Method 5004.

# **FUNCTIONAL BLOCK DIAGRAM**




2951 drw 01

CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc. Intel and i486 are trademarks of Intel Corp.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**MAY 1991** 

# **PIN CONFIGURATION**



DIP/SOJ TOP VIEW

# 2951 drw 02

# SOJ

# **PIN NAMES**

A0-A14	Address Inputs
I/O1-I/O9	Data Input/Output
CS	Chip Select/Count Enable
WE	Write Enable
ŌĒ	Output Enable
ADS	Address Status
CLK	System Clock
GND	Ground
Vcc	Power

2951 tbl 01

# SPEED SELECTION

i486 Speed	Suggested IDT71589
25MHz	IDT71589S35
33MHz	IDT71589S25
40MHz	IDT71589S20
50MHz	IDT71589S14

2951 tbl 02

2951 tbl 12

# COUNT SEQUENCE(1) (Ao, A1 ONLY)

Start	+1	÷3	
0	1	2	3
1	0	3	2
2	3	.0	1
3	2	1	0

### NOTE:

 The counter wraps around to its starting value and repeats the same sequence after the last count.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Ta	Operating Temperature	-55 to +125	· °C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation		
	Plastic	1.5	w
	Hermetic	2.0	
Іоит	DC Output Current	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	ov	5.0V ± 10%

2951 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0.0	٧
VIH	Input High Votage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

2951 tbl 05

13



# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
<u> </u>   -	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	-	10	μА
lro	Output Leakage Current	$\overline{\text{CS}}$ = ViH, Vout = 0V to Vcc, Vcc = Max.	· <del>-</del>	10	μΑ
Vol	Output Low Voltage (I/O1-I/O9)	loL = 8mA, Vcc = Min.		0.4	V
Vон	Output High Voltage	Iон = -4mA, Vcc = Min.	2.4	_	٧

2951 tbl 06

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> ( $Vcc = 5.0V \pm 10\%$ , VLc = 0.2V, VHC = Vcc - 0.2V)

			71589	S14 <sup>(3)</sup>	71589	S20	71589	9S25	7158	9535	
Symbol	Parameter	Test Condition	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	<del>CS</del> = V <sub>IL</sub> Outputs Open VCC = Max., f = 0 <sup>(2)</sup>	TBD	_	130	-	130	TBD	130	TBD	mA
ICC2	Dynamic Operating Current	CS = VIL Outputs Open VCC = Max., f = fMAX <sup>(2)</sup>	TBD	_	240	_	220	TBD	200	TBD	mA

### NOTES:

2951 tbl 07

- 1. All values are maximum guaranteed values.
- 2. At f = fMAX, address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.
- 3. Preliminary information only.

# **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

# **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0 MHz, SOJ package only)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	pF
CI/O	Input/Output Capacitance	VOUT = 0V	7	pF

### NOTE:

2951 Tbl 08

2951 tbl 09

1. This parameter is determined by device characterization but is not production tested.




Figure 1. Output Load




Figure 1. Output Load (for tonz, tchz, tolz and tclz)

\*including scope and jig

2951 drw 04

# **FUNCTIONAL DESCRIPTION**

The IDT71589 is an extremely fast 32K x 9 CMOS static CacheRAM with internal edge-triggered registers dedicated to the support of the Intel i486 CPU. These registers support the fastest systems and allow a 128KByte or larger cache to be designed to consume the smallest number of chips, the lowest power and board space, and allow the designer to avoid the use of expensive high-speed cache-tag RAMs and PALs.

The internal registers are designed to support two high speed functions: Burst read cycles, and a late-abort self-timed write cycle.

Burst read cycles are accomplished through the assertion of the ADS signal with a valid address input during the rising edge of the clock input. This address will be used to access the data in the CacheRAM during the next clock cycle, and data will be output during the following three cycles in accordance with the i486's burst refill sequence (i.e., during the next cycle the address' LSB is inverted, then the second LSB is inverted as the LSB is restored to its original value, etc.). Since the CacheRAM contains this counter internally, the critical clockto-data time of even the fastest CPU speeds can be met by using a slower RAM speed grade without resorting to chipintensive interleaving schemes. Should the ADS signal be sampled as valid after having been sampled as invalid, any bursting in process will be reinitialized to the new address, and a new burst cycle will be started. The burst counter wraps around at the end of the sequence and continues to count until stopped by the ADS or CS inputs. A fast copy-back scheme can harness this capability by reading, then writing the four burst addresses within a single burst cycle.

The self-timed write cycle significantly eases the timing of the address and data inputs during a write cycle, and allows the write/don't write decision to be postponed until the very end of the second cycle of a write cycle. During a write cycle, the address will be strobed into the address register during the first rising edge of the clock after the ADS input becomes valid. Data is sampled into the data input register during the next cycle's rising edge, as is the write enable input. If a write has been enabled the data will be written from the address and input data registers into the CacheRAM during the high phase of the clock of that cycle.

A chip select pin is provided to give control over interruption of write cycles and burst read cycles. When the  $\overline{\text{CS}}$  input is used to interrupt a burst cycle, it operates as a synchronous input to the burst counter. A low level must be present on the chip select input and must satisfy data set-up and hold times in order for the counter to progress to its next state. To stop the counter at its current state, the chip select input must be taken high, and must stay high long enough to satisfy the CacheRAM's data set-up and hold times. The  $\overline{\text{CS}}$  pin also is used as an auxiliary to the  $\overline{\text{WE}}$  input. Writes can only be accomplished if both  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are simultaneously sampled active.

Address set-up times have been reduced on the 50MHz (14ns) part to allow address outputs of the processor to be buffered before being input to the 71589. This dramatically reduces problems stemming from capacitive loading on the processor pins. Longer hold times on these inputs are easily accommodated by the fact that address outputs are always available from the processor for an entire clock cycle.

# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71589	9S14 <sup>(4)</sup>	7158	S20 <sup>(1)</sup>	7158	9S25	7158	9S35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	20	_	25		30	_	40	_	ns
tcH	Clock Pulse High	8	_	10	_	11		14	_	ns
tcl	Clock Pulse Low	8	_	10	_	11	_	14	_	ns
tsD	Set-up Time (ADS, WE, CS, Input Data)	3	_	3	[ —	4	T —	5	_	ns
tsa	Address Set-up Time	0	_	3		4		5	_	ns
tHD	Hold Time (ADS, WE, CS, Input Data)	1	_	1	_	1		1	T -	ns
tha	Address Hold Time	5	_	5	_	5	_	5	I -	ns
tCD	Clock to Data Valid	T =	14		19	_	24		34	ns
tDC	Data Valid After Clock	3	_	4	_	4		5	_	ns
tOE	Output Enable to Output Valid		7	<u> </u>	8	_	9	_	10	ns
tOLZ	Output Enable to Output in Lo-Z <sup>(2,3)</sup>	2		2		2		2	_	ns
tohz	Output Disable to Output in Hi-Z <sup>(2,3)</sup>	_	7		8	_	9	_	10	ns

### NOTES:

1. 0°C to +70°C Temperature range only.

2. Transition is measured ±200mV from low or high impedence voltage with load (Figure 2).


3. This parameter is guaranteed, but not tested.

4. Preliminary information only.

2951 tbl 10



# TIMING WAVEFORM OF BURST READ CYCLE




# NOTES:

- 1. If ADS goes low during a burst cycle, a new address will be loaded and another burst cycle will be started.
  2. If CS is taken inactive during a burst read cycle, the burst counter will discontinue counting until CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters ts and th.
- 3. A-Data from input address

  - B-Data from input address except Ao is now  $\overline{Ao}$  C-Data from input address except A1 is now  $\overline{A1}$
  - D-Data from input address except Ao and A1 are now Ao and A1


# **TIMING WAVEFORM OF WRITE CYCLE**



- Must be taken inactive at least as long as toHZ + ts before the second rising clock edge of write cycle.
   CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.



# TIMING WAVEFORM OF BURST WRITE CYCLE



- 1. OE Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- A-Data to be written to original input address.

  B-Data to be written to original input address except Ao is now Ao.
  - C-Data to be written to original input address except A<sub>1</sub> is now A<sub>1</sub>.
  - D-Data to be written to original input address except Ao and A1 are now Ao and A1
- 3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
- If To set taken inactive during a burst write cycle the burst counter will discontinue counting until the To input again goes active. The timing of the To input for this control of the burst counter must satisfy setup and hold parameters to and this control of the same as any synchronous signal when used to block writes or to stop the burst count sequence.

# **TRUTH TABLE**

CLK	Previous ADS	ADS	Address	WE	<del>CS</del>	ŌĒ	I/O	Function
1	Н	L	Valid Input	Х	Х	_	_	Preset Address Counter
1	Х	Н	_	—	_	_	_	Ignore External Address Pins
1	L	Х		_	_	_		Ignore External Address Pins
1	X	- H	_	_	L	_	_	Sequence Address Counter
1	L	Х		_	L	1	_	Sequence Address Counter
. 1	X	Н			Н			Suspend Address Sequencing
1	L	х	_		Н	_	_	Suspend Address Sequencing
·		_	_	_		Н	Hi-Z	Outputs Disabled
1		_	_	Н		L	DATAout	Read
1	X	Н	_	L	L	H	DATAIN	Write
1	L	×		L	L	H	DATAIN	Write
_	<del>.</del>		_	L	L	L	_	Not Allowed

NOTE:


H = HIGH

L = LOW

X = Don't Care

= UnrelatedHi-Z = High Impedance

# **ORDERING INFORMATION**



2951 drw 08

2951 tbl 11





# BiCameral™ CacheRAM™ 288K (16K x 9 x 2) FOR RISC CACHES

ADVANCE INFORMATION IDT71B229S

# **FEATURES:**

- Supports the R3000 and R3001 to 40MHz
- · BiCameral organization:
  - Split instruction/data cache support
  - No bank-switching timing contention
- Single address bus
- Single data bus
- Separate write enable and output enable for each bank
- · Standard read and write control interface
- Internal address latches
- · 32-pin 300 mil SOJ package

# **DESCRIPTION:**

The IDT71B229 is a BiCameral CacheRAM specifically designed to support the split instruction and data caches of the IDT 79R3000 microprocessor. A complete 128KByte cache for the R3000 can be built with only six to seven IDT71B229s (depending on the main memory size supported by the system), while an R3001 cache can be built with five to six parts. CPU clock frequencies up to 40 MHz are supported. The small 300 mil package allows a 128 KByte cache to fit in a circuit board area of approximately two square inches.

Internal address latches eliminate the need for external latches. The BiCameral (two bank) organization reduces the number of devices required to support the R3000's split-cache architecture and eliminates contention problems encountered when one RAM bank is being enabled while the other is being disabled. All timing parameters have been optimized to support the complete range of R3000 clock speeds, simplifying R3000 cache design.


Made with BICEMOS™, IDT's advanced high-speed process, the IDT71B229 provides dense caches in low board space while consuming minimum power.

# **FUNCTIONAL BLOCK DIAGRAM** Ao - A13 **DCLK** LE LE Latch Latch Address Address (Data) (Instruction) 16K x 9 16K x 9 WE Array WE DWE ĪWE Array Dout DIN DIN Dout DOE ĪŒ I/Oo - I/O8 2996 drw 01

BICEMOS, BICameral and CacheRAM are trademarks of Integrated Device Technology, Inc.

**MAY 1991** 

# **PIN CONFIGURATIONS**



SOJ TOP VIEW

2996 drw 02

# **TRUTH TABLE 1**

ĪŌĒ	ĪWE	DOE	DWE	I/O(0:8)	Function
Н	Н	L	Н	Out, D Bank	Read D Bank data
Н	Н	Н	L	High Z	Write data to D Bank
L	Н	H	Н	Out, i Bank	Read I Bank data
Н	L	Н	Н	High Z	Write data to I Bank
Н	Н	Н	Н	High Z	No Activity
i Le est	L	Х	×	High Z	Not Allowed
L.	X	· L ·	×	High Z	Not Allowed
L	Х	X	L	High Z	Not Allowed
<u> </u>	L	Ļ	х	High Z	Not Allowed
X	L	X	. <b>L</b>	High Z	Not Allowed
. X	X	L	L	High Z	Not Allowed

2006 thi 01

# TRUTH TABLE 2<sup>(1)</sup>

DCLK	I Address Latch	D Address Latch
L	Transparent	Latched
Н	Latched	Transparent

NOTE:

2996 tbl 02

1. L = Low, H = High, X = Don't Care, - = Unrelated, High Z = High Impedance

# PIN DESCRIPTION

Name	Description
DCLK	DCLK, when high, allows the address inputs to flow through the D bank's address latch. Conversely, the address in the I bank's latch is held during a high input on DCLK. Taking DCLK low freezes data in the D bank's address latch and allows addresses to flow through the I bank's address latch.
IOE	I Output Enable enables the data outputs from the I bank onto the data input/output pins. IOE must not be asserted simultanteously with the DOE, DWE or IWE pins.
DOE	This is an input which enables the data outputs from the D bank onto the data input/output pins. DOE must not be asserted simultanteously with the IOE, IWE or DWE pins.
IWE	I Write Enable, when low, gates data from the input/output pins into the RAM at the I bank address indicated by the output of the I bank address latch. Neither DOE nor IOE should be enabled during a write operation.
DWE	D Write Enable is an input which is taken low to gate data from the input/output pins onto the RAM at the address being output from the D bank address latch. Neither DOE or IOE should be asserted during a write operation.
Addr(0:13)	The fourteen address inputs are used to access any of the 16,384 locations in either the D or I bank. When an address latch is in the transparent state, these pins are routed directly to that latch's RAM bank. Taking the latch into its latched state causes that RAM bank to ignore subsequent changes on the address input pins.
I/O0:8	The input/output bus comprises nine signals whose functions are determined by the state of the $\overline{IOE}$ , $\overline{IWE}$ , $\overline{DOE}$ and $\overline{DWE}$ pins. During Output Enables, data is output upon these pins from the selected RAM bank from an address pointed to by the outputs of that bank's address latch. When either Write Enable is asserted, data can be written from these pins into the selected bank's RAM at the address being output by that bank's address latch. When $\overline{IOE}$ , $\overline{IWE}$ , $\overline{DOE}$ and $\overline{DWE}$ are all inactive, the input/output pins are floated in a high-impedance state.

2996 tbl 03

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	8	рF

#### NOTE

2996 thi 04

 This parameter is determined by device characterization, but is not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	Vcc+0.5	٧
VII	Input Low Voltage	-0.5(1)		0.8	V

#### NOTES

2996 tbl 05

1. VIL (min.) = -3.0V for pulse width less than 20ns.

# ABSOLUTE MAXIMUM RATINGS(1)

ADOOL	TE MAXIMON ILA	1111440	
Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
ТА	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C **
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	w
ЮИТ	DC Output Current	50	mA

# NOTE:

2996 tbl 06

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS<sup>(1, 2)</sup>

 $(VCC = 5.0V \pm 5\%)$ 

Symbol	Parameter	71B229S12 Com'l.	71B229S16 Com'l.	71B229S22 Com'l.	71B229S28 Com'l	Unit
ICC1	Operating Power Supply Current Outputs Open, Vcc = Max., f = 0	135	130	130	130	mA
ICC2	Dynamic Operating Current Outputs Open, Vcc = Max., f = fMAX	200	195	190	185	mA

### NOTES:

1. All values are maximum guaranteed values.

f = MAX. means that address and data are cycling at maximum frequency of read cycles of 1/tcyc.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMERATURE AND SUPPLY VOLTAGE (Vcc = 5.0V ± 5%)

			IDT71E		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[ILI]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μА
lLO	Output Leakage Current	Vcc = Max., Vout = GND to Vcc		5	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	_	0.4	V
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4		V

2996 tbl 08

2996 tbl 07

# ACCESS TIME AND CLOCK FREQUENCY EQUIVALENTS

R3000/1 Clock Frequency	71B229 Access Time
40 MHz	12 ns
33 MHz	16 ns
25 MHz	22 ns
20 MHz	28 ns

2996 tbl 09

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	oV	5V ± 5%

2996 tbl 10

# **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1A, 1B, 1C

2996 tbl 11



f = 0 means no inputs change.



Figure 1A. AC Test Load






Figure 1C. Lumped Capacitive Load, Typical Derating Curve



\*Includes scope and jig.

Figure 1B. AC Test Load (for tolz & tohz)



# NOTE:

1. Loading of the IRd, IWr, DRd and DWr signals should be split evenly between the pair of R3000 pins dedicated to each of these functions.

Figure 2. Example of Cache Memory System Block Diagram

# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, All Temperature Ranges)


		71B229S12 71B229S16		29S16	71B229S22		71B229S28			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle									
tcyc .	Read Cycle Time <sup>(1)</sup>	25	_	30	-	40	_	50	_	ns
tsu	Address Setup Time	6	_	8	_	11	_	14	_	ns
tH	Address Hold Time	3	_	3		4	_	6		ns
taa	Address Access Time	_	12	_	16		22	_	28	ns
tOE	Output Enable Time	_	5	_	7		10	· —	13	ns
toLZ <sup>(2)</sup>	Output Enable to Output in Low Z	2	_	2	_	2	_	2		ns
toHZ <sup>(2)</sup>	Output Disable to Output in High Z	2	5	2	6	2	- 8	2	10	ns

# NOTES:

2996 tbl 12

- 1. One cycle includes both a D bank read or write and an I bank read or write.
- 2. This parameter is guaranteed with the AC test load, Figure 1B, due to device characterization, but is not production tested.

# TIMING WAVEFORM OF READ CYCLES<sup>(1)</sup>



# NOTES:

- 1. DWE and IWE must be high during read cycles.
- 2. The transition is measured ±200mV from steady state with load in Figure 1B.

D


# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, All Temperature Ranges)

		71B2	29S12	71B2	29S16	71B2	29522	71B2	29528	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
Write Cy	ycle									
tcyc	Write Cycle Time <sup>(1)</sup>	25	_	30		40		50		ns
tsu	Address Setup Time	6		8	_	11	_	14	_	ns
tH	Address Hold Time	3	_	3	-	4	_	6	_	ns
taw	Address to End of Write	18	_	20	_	22	_	28	_	ns
tas	Address to Start of Write	5	_	5	_	5	_	5	_	ns
twr	Write Recovery Time	-1	_	-1	_	-1	_	-1	_	ns
twp	Write Pulse Width	10	_	13		16	_	20	_	ns
tDW	Data to Write Time Overlap	5.5	_	7	_	9	_	11	_	ns
tDH	Data Hold from Write Time	2	_	2		2	_	2	_	ns

NOTES:

2996 tbl 13

# TIMING WAVEFORM OF WRITE CYCLES<sup>(1, 2)</sup>



NOTES:


2996 drw 08

1. DOE and IOE are high during write cycles.

<sup>1.</sup> One cycle includes both a D bank read or write and an I bank read or write.

<sup>2.</sup> DWE must be high or DCLK must be low during all address transitions. Likewise, WE or DCLK must be high during all address transitions.

# TIMING WAVEFORM OF MIXED READ AND WRITE CYCLES<sup>(1, 2, 3)</sup>




NOTE:

DOE and IOE are high during write cycles.
 DWE must be high or DCLK must be low during all address transitions. Likewise, IWE or DCLK must be high during all address transitions.

3. DWE and IWE must be high during read cycles.

4. The transition is measured ≠200mV from steady state with load in figure 1B.

# ORDERING INFORMATION



2996 drw 10

# DOMESTIC SALES

# **ALABAMA**

IDT 4930 Corporate Dr., Ste. 1 Huntsville, AL 35805 (205) 721-0211

### **ALASKA**

Westerberg & Associates Bellvue, WA (206) 453-8881

#### ARIZONA

Western High Tech Scottsdale, AZ (602) 860-2702

### **ARKANSAS**

IDT (S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

#### **CALIFORNIA**

IDT (Corporate Headquarters) 2975 Stender Way Santa Clara, CA 95054 (408) 727-6116

IDT (NW Regional Office) 2975 Stender Way Santa Clara, CA 95054 (408) 492-8350

IDT (SW Regional Office) 6 Jenner Dr., Ste. 370 Irvine, CA 92718 (714) 727-4438

IDT (SW Regional Office) 16130 Venturra Blvd., Ste. 370 Encino, CA 91436 (818) 981-4438

Quest-Rep San Diego, CA (619) 565-8797

Rep Associates San Diego, CA (619) 565-8797

# **CANADA** (Eastern)

Canadian Mktg Tech Mississauga, ONT (416) 612-0900

Canadian Mktg Tech Pointe Claire, QUE, (514) 694-6088

Canadian Mktg Tech Kanata, ONT (613) 591-9555

Canadian Mktg Tech Richmond Hill, ONT, Canada (416) 881-8844

# CANADA (Western)

Westerberg & Associates Bellvue, WA (206) 453-8881

### **COLORADO**

IDT (NW Regional Office) 1616 17th St., Ste. 370 Denver, CO 80202 (303) 628-5494

Thorson Rocky Mt Englewood , CO (303) 799-3435

### CONNECTICUT

Lindco Associates Woodbury, CT (203) 266-0728

### **FLORIDA**

IDT (SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

IDT 601 Cleveland St., Ste. 400 Clearwater, FL 34615 (813) 447-2884

IDT 1500 N.W. 49th St., Ste. 500 Ft. Lauderdale, FL 33309 (305) 776-5431

# **GEORGIA**

IDT (SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

### HAWAII

IDT (NW Regional Office) 2975 Stender Way Santa Clara, CA 95054 (408) 492-8350

### **IDAHO (Northern)**

Westerberg & Associates Bellvue, WA (206) 453-8881

### IDAHO (Southern)

Westerberg & Associates Portland, OR (503) 620-1931

# **ILLINOIS**

IDT (Central Regional Office) 1375 E. Woodfield Rd., Ste. 380 Schaumburg, IL 60173 (708) 517-1262

Synmark Sales Park Ridge, IL (708) 390-9696

# **INDIANA**

Arete Sales Ft. Wayne, IN (219) 423-1478

Arete Sales Greenwood, IN (317) 882-4407

### **IOWA**

Rep Associates Cedar Rapids, IA (319) 373-0152

### **KANSAS**

Rush & West Associates Olathe, KS (913) 764-2700

# KENTUCKY

Norm Case Associates Rocky River, OH (216) 333-0400

# LOUISIANA

IDT (S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

### MAINE

IDT (NE Regional Office) 2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

# MARYLAND

IDT (NE Regional Office) 428 Fourth St., Ste. 6 Annapolis, MD 21403 (301) 858-5423

### **MASSACHUSETTS**

IDT (NE Regional Office) 2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

# **MICHIGAN**

Tritech Sales Farmington Hills, MI (313) 442-1200

# **MINNESOTA**

IDT (N. Central Regional Office) 1650 W. 82nd St., Ste. 1040 Minneapolis, MN 55431 (612) 885-5777

Ohms Technology Edina , MN (612) 932-2920

### MISSOURI

Rush & West Associates St. Louis, MO (314) 965-3322

### **MONTANA**

Thorson Rocky Mt Englewood , CO (303) 799-3435

### NEBRASKA

IDT (Central Regional Office) 1375 E. Woodfield Rd., Ste. 380 Schaumburg, IL 60173 (708) 517-1262

# **NEVADA (Northern)**

IDT (NW Regional Office) 2975 Stender Way Santa Clara, CA 95054 (408) 492-8350

### **NEVADA** (Southern)

Western High Tech. Mktg. (Clark Country, NV) Scottsdale, AZ (602) 860-2702

### **NEW HAMPSHIRE**

IDT (NE Regional Office) 2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

# **NEW JERSEY**

IDT (NE Regional Office) One Greentree Centre, Ste. 202 Marlton, NJ 08053 (609) 596-8668

SJ Associates Mt. Laurel , NJ (609) 866-1234

#### **NEW MEXICO**

Western High Tech Albuquerque, NM (505) 884-2256

### **NEW YORK**

IDT (NE Regional Office) 250 Mill St., Ste. 107 Rochester, NY14614 (716) 777-4040 Quality Components Manlius, NY (315) 682-8885

Quality Components Buffalo, NY (716) 837-5430

SJ Associates Rockville Centre, NY (516) 536-4242

### **NORTH CAROLINA**

Tingen Tech Sales Raleigh, NC (919) 870-6670

# OHIO

Norm Case Associates Rocky River, OH (216) 333-0400

Norm Case Associates Englewood, OH (800) 362-6631

### **OKLAHOMA**

IDT (Central Regional Office) 1375 E. Woodfield Rd., Ste. 380 Schaumburg, IL 60173 (708) 517-1262

### **OREGON**

Westerberg & Associates Portland, OR (503) 620-1931

# PENNSYLVANIA (Western)

Norm Case Associates Rocky River, OH (216) 333-0400

# PENNSYLVANIA (Eastern)

SJ Associates Rockville Centre, NY (516) 536-4242

# RHODE ISLAND

IDI (NE Regional Office) 2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

### **SOUTH CAROLINA**

IDT (SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

### **TEXAS**

IDT (S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

### UTAH

Anderson Associates Bountiful, UT (801) 292-8991

Thorson Rocky Mt Salt Lake City ,UT (801) 942-1683

# VERMONT

IDT (NE Regional Office) 2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

### **VIRGINIA**

IDT (NE Regional Office) 428 Fourth St., Ste. 6 Annapolis, MD 21403 (301) 858-5423

### WASHINGTON

IDT (NW Regional Office) 7981 168th Ave., NE Ste. 32 Redmond, WA 98052 (206) 881-5966

Westerberg & Associates Bellvue, WA (206) 453-8881

### **WEST VIRGINIA**

Norm Case Associates Rocky River, OH (216) 333-0400

### WISCONSIN

Synmark Sales Park Ridge, IL (708) 390-9696

### WYOMING

Thorson Rocky Mountain Englewood, CO (303) 799-3435

# **IDT TECHNICAL CENTERS**

Integrated Device Technology 2975 Stender Way Santa Clara, CA 95054 (408) 492-8365

Integrated Device Technology 6 Jenner Dr., Ste. 370 Irvine, CA 92718 (714) 727-4438 Integrated Device Technology 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

ntegrated Device Technology 2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266 Integrated Device Technology One Greentree Centre, Ste. 202 Marlton, NJ 08053 (609) 596-8668

Integrated Device Technology 21 The Crescent Leatherhead Surrey, UK KT228DY Tel.: 44-372-377375

# **AUTHORIZED DISTRIBUTORS**

HALL-MARK ELECTRONICS **HAMILTON/AVNET** 

INSIGNT ELECTRONICS VANTAGE COMPONENTS ZENTRONICS

Contact your local office.



# INTERNATIONAL SALES

### **AUSTRALIA**

George Brown Group Blackburn, Victoria, Australia 011-61-3-878-8111

George Brown Group Hilton, Australia 011-618-352-2222

George Brown Group Rydalmere, Australia 011-612-638-1999/1888

### **AUSTRIA**

Ing. Ernst Steiner Vienna, Austria 011-43-222-827-4740

# **BELGIUM**

Betea St-Stevens-Woluwe, Belgium 011-32-2725-1080

# **DENMARK**

Exatec Copenhagen, Denmark 011-45-31-191022

### **FINLAND**

Comodo Oy Helsinki, Finland 011-358-0757-2266

# FRANCE

IDT 15 Rue du Buisson aux Fraises Massy, France 011-33-1-69-30-89-00

A2M Merignac, France (16) 56-34-10-97

A2M Cesson-Sevigne, France (16) 99-63-32-32

A2M Bron, France (16) 72-37-04-14

A2M Buc, France (1) 39-56-81-81

A2M Brignolles, France (16) 94-59-22-93

A2M Le Chesnay Cedex, France (1) 39-54-91-13 Aquitech Merignac, France 011-33-56-55-1830

Aquitech Rennes, France 011-33-99-78-3132

Aquitech Lyon, France 011-33-72-73-2412

Aquitech

Antony Cedex, France 011-33-1-4-969494

Scientech REA Rognes, France 011-16-42-50-1805

Scientech REA Bordeaux, France 011-16-56-39-3271

Scientech REA Cesson-Sevigne, France 011-16-99-83-9898

Scientech REA Saint-Etienne, France 011-33-77-79-7970

Scientech REA Schwerwiller, France 011-16-88-82-5514

Scientech REA Chatillon, France 011-33-149-652750

# **GERMANY**

IDT Gottfried-von-Cramm-Str. 1 8056 Neufahrn, Germany 011-49-8165-5024

ECN-Dacom GmbH Sarstedt, Germany 011-49-5066-5519

ECN-Dacom GmbH Schwiebergingen,Germany 011-49-7150-37071-73

ECN-Dacom GmbH Buxheim, Germany 011-08458-4003

ECN-Dacom GmbH Karlsruhe, Germany 011-49-721-407055

ECN-Dacom GmbH Soligen, Germany 011-49-212-593011

ECN-Dacom GmbH Ismaning, Germany 011-49-89-960-90853

Jermyn GmbH Berlin, Germany 030/2142056 Jermyn GmbH Norderstedt, Germany 040/5282041

Jermyn GmbH Dusseldorf, Germany 0211/25001-0

Jermyn GmbH Limburg 4, Germany 06431/508-0

Jermyn GmbH Herrenberg, Germany 07032/203-01

Jermyn GmbH Heimstetten, Germany 089/989903-0

Jermyn GmbH Nurnberg, Germany 0911/425095

Scantec GmbH Ruckersdorf, Germany 011-49-89-911-579529

Scantec GmbH Kirchheim, Germany 011-49-89-7021-54027

Scantec GmbH D-8033 Planegg, Germany 011-49-89-859-8021

Topas Electronic GmbH Quickborn, Germany 011-49-4106-73097

Topas Electronic GmbH Hannover, Germany 011-49-511-131217

# HONG KONG

IDT Rm. 1505, 15/F The Centre Mark 287-299 Queen's Rd. Central Hong Kong 011-852-542-0067

Lestina International Ltd. Tsimshatsui, Kowloon, Hong Kong 011-852-735-1736

# INDIA

Malhar Corp. Bryn Mawr, PA (215) 527-5020

# **ISRAEL**

Vectronics New Hyde Park, NY (516) 488-1226 Vectronics Herzlia, Israel 011-972-52-556070

# ITALY

LASI Electronica 20126 Milano, Italy 19-266-101370

LASI Electronica Bologna, Italy (19 39 51) 353815/374556

Firenze, Italy (19 39 55) 582627 LASI Electronica

LASI Electronica

Roma, Italy (19 39 6) 5405301

LASI Electronica Torino, Italy (19 39 11) 328588/359277

Microelit SPA & SRL Rome, Italy 011-39-6-8894323

Microelit SPA & SRL Milan, Italy 011-39-2-4817900

# **JAPAN**

IDT U.S. Building 201 1-6-15 Hirakarasho, Chiyoda-Ku Tokyo, Japan 102 011-813-3221-9821

Dia Semicon Systems Inc. Tokyo, Japan 011-813-3439-2700

Kanematsu Semiconductor Tokyo, Japan 011-813-3551-7791

Marubun Tokyo, Japan 011-813-3639-9805

Tachibana Tectron Co. Ltd. Tokyo, Japan 011-813-3793-1171

### **KOREA**

Eastern Electronics Seoul, Korea 011-822-553-2997

# **NETHERLANDS**

Auriema Eindhoven, Netherlands 011-31-40-816565

### **NORWAY**

Eltron A/S Oslo, Norway 011-47-250-0650

# **SINGAPORE**

Data Source Electronics Singapore 1233 011-65-291-8311

### SOUTH AMERICA

Intectra Mountain View, CA (415) 967-8818

### **SPAIN**

Anatronic Barcelona, Spain 011-34-3-258-1906/1907

Anatronic Madrid, Spain 011-34-1-542-5566

# **SWEDEN**

Svensk Teleindustri S-16308 Spanga, Sweden 011-46-8-761-7300

# SWITZERLAND

W. Stolz AG Ch-5405 Baden-Daettwil, Switzerland 011-41-56-849000

# TAIWAN

General Industries Inc. Taipei, Taiwan 011-886-2-764-5126

Johnson Trading & Eng. Taipai, Taiwan 011-886-273-31211

UTC Taipei , Taiwan ROC 011-886-2-775-3666

# UNITED KINGDOM

IDT 21 The Crescent Leatherhead Surrey, UK KT228DY 011-44-372-363339

Micro Call, Ltd. Thame Oxon, England 011-44-844-261-939

The Access Group Ltd. Letchworth, Hertfordshire 0462-480888



2975 Stender Way Santa Clara, CA 95054-3090 (408) 727–6116 FAX: (408) 492–8674