HYBRID PRODUCTS DATABOOK

NATIONAL SEMICONDUCTOR CORPORATION



ACTIVE FILTERS
A-D, D-A CONVERTERS
ANALOG SWITCHES
FIBER-OPTICS
LINEAR AMPLIFIERS
POWER DRIVERS
PRECISION REFERENCES





The Hybrid Products Databook is the only National Semiconductor publication that contains complete information on all of our hybrid semiconductor products.

Included are precision thin film and thick film products which provide the user with standard functions from operational amplifiers to converters with capabilities beyond those of current monolithic technology.

Product selection guides and an application section are also included. For information on new products, contact your local National Semiconductor sales office.

Edge Index by Function

Operational Amplifiers

Buffers

3

6

13

14

18

Instrumentation Amplifiers

Sample & Hold Amplifiers

Comparators

Non-Linear Functions

Precision Voltage Regulators and References

Analog Switches

MOS Clock Drivers

Digital Drivers

A-D Converters

D-A Converters

Fiber-Optic Products

Active Filters & Telecommunication Products

Precision Networks

883/RETS

Application Notes

Appendices/Package Dimensions

i



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

RETS and BIFET are trademarks of National Semiconductor Corporation Touch Tone is a registered trademark of AT&T Company Amphenol is a trademark of Bunker Ramo Corporation

National does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry.



Table of Contents

Section 1 Operational Amplifiers	
Operational Amplifier Selection Guide	
LH0003/LH0003C Wide Bandwidth Operational Amplifier	1-4
LH0004/LH0004C High Voltage Operational Amplifier	-6
LH0005/LH0005A Operational Amplifier1	1-9
LH0005C Operational Amplifier1-	12
LH0020/LH0020C High Gain Operational Amplifier1-	
LH0021/LH0021C 1 0 Amn Power Operational Amplifier	
LH0041/LH0041C 0.2 Amp Power Operational Amplifier1-	16
LH0022/LH0022C High Performance FET Op Amp	
LH0042/LH0042C Low Cost FET Op Amp LH0052/LH0052C Precision FET Op Amp1-	າວ
LH0024/LH0024C High Slew Operational Amplifier1-	
LH0032/LH0032C Ultra Fast FET Operational Amplifier1-	
LH0044 Series Precision Low Noise Operational Amplifiers 1-LH0045/LH0045C Two Wire Transmitter	
LH0045/LH0045C Two Wire Transmitter1-	
LH0062/LH0062C High Speed FET Operational Amplifier1- LH0101/LH0101C, LH0101A/LH0101AC 2.0 Amp	J
Power Operational Amplifier1-	65
LH740A/LH740AC FET Input Operational Amplifier	76
LH2011/LH2011B/LH2011C Dual Precision Operational Amplifier 1-	
LH2101A/LH2201A/LH2301A Dual High Performance Op Amp 1-	
LH2108/LH2208/LH2308, LH2108A/LH2208A/LH2308A	•
Dual Super Beta Op Amp1-	93
LH24250/LH24250C Dual Programmable Micropower Op Amp 1-	95
Section 2 Buffers	
Buffer Amplifier Selection Guide	2-3
LH0002/LH0002C Current Amplifier	2-4
LH0033/LH0033C, LH0063/LH0063C Fast and Damn Fast Buffer Amplifiers	
Damn Fast Buffer Amplifiers	?-7
LH2110/LH2210/LH2310 Dual Voltage Follower2-	18
Section 3 Instrumentation Amplifiers	
Instrumentation Amplifier Selection Guide	2.2
LH0036/LH0036C Instrumentation Amplifier)-J
LH0037/LH0037C Low Cost Instrumentation Amplifier3-	
LH0037/LH0037C Low Cost instrumentation Amplifier3-	
LUCCO AND LUCCO ACCUSANT AND	
LH0084/LH0084C Digitally-Programmable-Gain Instrumentation Amplifier3-	26
LH0086/LH0086C Digitally Programmable Gain Amplifier 3-	38
Section 4 Sample & Hold Amplifiers	
Sample and Hold Amplifier Selection Guide	4-3
LH0023/LH0023C, LH0043/LH0043C Sample and Hold Circuits 4	4-4
LH0053/LH0053C High Speed Sample and Hold Amplifier4-	
L F198/L F298/L F398 Monolithic Sample and Hold Circuits 4-	

Section 5 Comparators
LH2111/LH2211/LH2311 Dual Voltage Comparator5-3
Section 6 Non-Linear Functions
Non Linear Function Selection Guide6-3
LH0091 True RMS-to-DC Converter
LH0094 Multifunction Converter
Section 7 Precision Voltage Regulators and References
Precision Reference and Regulator Selection Guide7-3
LH0070 Series Precision BCD Buffered Reference
LH0071 Series Precision Binary Buffered Reference7-4
LH0075 Positive Precision Programmable Regulator
LH0076 Negative Precision Programmable Regulator
LM129/LM329 Precision Reference
LM199A/LM299A/LM399A Precision Reference
LM199/LM299/LM399 Precision Reference7-29
LH1605/LH1605C 5 Amp High Efficiency Switching Regulator 7-35
Section 8 Analog Switches
Analog Switch Selection Guide8-3
Analog Switches/Multiplexers Selection Guide8-4
Analog Switches Cross Reference Guide8-5
AH0014/AH0014C DPDT, AH0015/AH0015C Quad SPST,
AH0019/AH0019C Dual DPST-TTL/DTL Compatible
Analog Switches8-7
AH0120/AH0130/AH0140/AH0150/AH0160 Series
AH0120/AH0130/AH0140/AH0150/AH0160 Series Analog Switches
AH2114/AH2114C DPST Analog Switch8-17
Section 9 MOS Clock Drivers
MOS Clock Driver Selection Guide
MH0007/MH0007C DC Coupled MOS Clock Driver9-4
MH0009/MH0009C DC Coupled Two Phase MOS Clock Driver9-6
MH0012/MH0012C High Speed MOS Clock Driver9-8
MH0013/MH0013C Two Phase MOS Clock Driver9-10
DS0025/DS0025C Two Phase MOS Clock Driver9-14
DS0026, DS0056 5 MHz Two Phase MOS Clock Drivers9-17
Section 10 Digital Drivers
Digital Driver Selection Guide
DH0006/DH0006C Current Driver10-4
DH0008/DH0008C High Voltage, High Current Driver
DH0011/DH0011C/DH0011CN High Voltage
High Current Drivers
DH0011A High Voltage, High Current Driver
DH0016CN, DH0017CN, DH0018CN High Voltage High Current Drivers
DU00000DU00000N Hammer Driver 10.10

Section to (Cont a)	
DH0034/DH0034C High Speed Dual Level Translator	10-21
DH0035/DH0035C Pin Diode Driver	10-24
DH0069 High Voltage Octal Driver	
Section 11 A/D Converters	
Analog-to-Digital Converter Selection Guide	11-3
ADC1080, ADC1280 12-Bit Successive Approximation	
ADC1080, ADC1280 12-Bit Successive Approximation A/D Converters	11-4
ADC1210, ADC1211 12-Bit CMOS A/D Converters	11-14
DM2502, DM2503, DM2504 Successive Approximation Registers	
Registers	11-25
MM54C905/MM74C905 12-Bit Successsive Approximation	
Register	11-30
Section 12 D/A Converters	
Digital-to-Analog Converter Selection Guide	
DAC1200/DAC1201 12-Bit (Binary) Digital-to-Analog Converter	s12-4
DAC1242/DAC1243 Process Control Digital-to-Analog Convert	ers 12-10
DAC1280A, DAC1280 12-Bit Digital-to-Analog Converters	12-12
DAC1285A, DAC1285 12-Bit Digital-to-Analog Converters	12-20
Section 13 Fiber-Optic Products	
Fiber Optics Selection Guide	13-3
LH0082 Optical Communication Receiver	
FOR100B Fiber-Optic Receiver	
FOT180B Fiber-Optic Transmitter	
FOR261F Monolithic TTL Fiber-Optic Receiver	
TOTIZOTI MONONUMO TTET IDOI-OPHOTICCOIVEI	10 20
Section 14 Active Filters & Telecommunication Products	
Active Filter (Building Blocks) Selection Guide	14.3
Active Filter (Tuned) Selection Guide	1/-/
AF100 Universal Active Filter	
AF101 High Band Splitter	
AF102 Dial Tone Reject Filter	
AF103 Low Band Splitter	14-20
AF104/AF105 DTMF AGC Amplifier	
AF120 Generalized Impedance Converter, GIC	
AF121, AF122 DTMF Bandpass Filters	14-40
AF132 Dual PCM Transmit/Receive Filter	
AF133, AF134 PCM Transmit/Receive Filter	
AF150 Universal Wideband Active Filter	
AF151 Dual Universal Active Filter	
AF160 Universal Wideband Active Filter	
AF161 Dual Universal Active Filter	14-100
•	
Section 15 Precision Networks	•
PA201 Precision Instrumentation Amplifier Resistor Network	15.3

Section 16 883/REIS'''	
883B/RETS Program	
883B/RETS Products	16-3
883S/RETS Hybrids	16-11
Device RETS and Burn-In Circuits	
*AH0014 DPDT Analog Switch	. 16-21
*AH0015 Quad SPST Analog Switch	
*AH0019 Dual DPST Analog Switch	
*AH0120 Series Analog Switches	
*AH0130 Series Analog Switches	
*AH0140 Series Analog Switches	
*AH0150 Series Analog Switches	
*AH0160 Series Analog Switches	
*AH2114 DPST Analog Switch	
*DH0006 Current Driver	
*DH0008 Current Driver	
*DH0011 Relay Lamp Driver	
*DH0034 High Speed Level Translator	
*DH0035 PIN Diode Switch Driver	
*LH0002 Current Amplifier	
*LH0003 Wideband Operational Amplifier	
*LH0004 High Voltage Operational Amplifier	
*LH0005A High Voltage Operational Amplifier	
*LH0020 High Gain Instrumentation Operational Amplifier	
*LH0021 1.0 Amp Power Operational Amplifier	
*LH0022 High Performance FET Operational Amplifier	
*LH0023G Sample and Hold Circuit	
*LH0024 High Slew Rate Operational Amplifier	
*LH0032 High Speed FET Operational Amplifier	
*LH0033 Fast Buffer Amplifier	
*LH0036 Instrumentation Amplifier	
*LH0038 True Instrumentation Amplifier	
*LH0041 0.2 Amp Power Operational Amplifier	
*LH0042 Low Cost FET Operational Amplifier	
*LH0043 Sample and Hold Circuit	
*LH0044 Precision Low Noise Operational Amplifier	
*LH0044A Precision Low Noise Operational Amplifier	
*LH0045 Two Wire Transmitter	
*LH0052 Precision FET Operational Amplifier	
*LH0053 High Speed Sample and Hold Amplifier	
*LH0061 0.5 Amp Wide Band Operational Amplifier	
*LH0062 High Speed FET Operational Amplifier	
*LH0063 Damn Fast Buffer Operational Amplifier	
*LH0070 Precision BCD Buffered Reference	
*LH0071 Precision Binary Buffered Reference	16-52

^{*}Test and burn in information only.

Section 16 883/RETS™ (Cont'd)	
Device RETS and Burn-In Circuits (Cont'd)	
*LH0075 Positive Precision Programmable Regulator	. 16-53
*LH0076 Negative Precision Programmable Regulator	. 16-54
*LH0082 Optical Communications Receiver	. 16-55
*LH0084 Digitally Programmable Instrumentation Amplifier	. 16-56
*LH0086 Digitally Programmable Gain Amplifier	. 16-57
*LH0091 True RMS to Deconverter	. 16-58
*LH0094 Multifunction Converter	. 16-59
*LH0101 Power Operational Amplifier	
*LH0101A Power Operational Amplifier	
*LH1605 5 Amp High Efficiency Switching Regulator	
*LH2011 Dual Operational Amplifier (dual LM11)	
*LH2011B Dual Operational Amplifier (dual LM11B)	
*LH2101A Dual Operational Amplifier (dual LM101A)	
*LH2108 Dual Operational Amplifier (dual LM108)	
*LH2108A Dual Operational Amplifier (dual LM108A)	
*LH2110 Dual Voltage Follower (dual LM110)	
*LH2111 Dual Voltage Comparator (dual LM111)	. 16-66
*LH24250 Dual Programmable Amplifier (dual LM4250)	. 16-67
*LH740A FET Input Operational Amplifier	. 16-68
*MH0007 DC-Coupled MOS Clock Driver	.16-69
*MH009 DC-Coupled Two Phase MOS Clock Driver	16-70
*MH0012 High Speed MOS Clock Driver	. 16-71
*MH0013 Two Phase MOS Clock Driver	. 16-72
Coation 47 Application Notes	
Section 17 Application Notes AN 13 Application of the LH0003 Current Applifier	172
AN-13, Application of the LH0002 Current Amplifier	
AN-33, Analog-Signal Commutation	
AN-38, Application of MOS Analog Switches	
AN-48, Applications for a New Ultra-High-Speed Buffer	
AN-49, Pin Diode Drivers	
AN-63, New Design Techniques for FET Op Amps	
AN-75, Applications for a High Speed FET Input Op Amp	
AN-76, Applying Modern Clock Drivers to MOS Memories	
AN-156, Specifying A/D and D/A Converters	
AN-159, Data Acquisition System Interface to Computers	
AN-180, RMS Converters and Their Applications	
AN-215, Digital Telephony and the IC CODEC	
AN-219, Gain Measurements in a CODEC System	
AN-221, Applications of Hybrid Active Filters to	. 17-109
Telecommunications Systems	. 17-113
AN-227, Applications of Wideband Buffer Amplifiers	. 17-117
AN-244, Introduction to Practical Fiber Optics	
AN-245, Application of the ADC1210 CMOS A/D Converter	
ANY E-10, Application of the Apolicio Office Alb Converter	

^{*}Burn-in test information only

Section 17 Application Notes (Cont'd)
AN-253, LH0024 and LH0032 High Speed Op Amp Applications 17-15
AN-261, Low Distortion Wideband Power Op Amp 17-162
MB-9, MOS Clock Drivers17-17
LB-2, Feedforward Compensation Speeds Op Amp17-173
LB-14, Speed Up the LM108 Feedforward Compensation17-175
LB-17, LM118 Op Amp Slews 70 V/μs
TP-15, Reducing DC Errors in Op Amps
Section 18 Appendices/Package Dimensions
Appendix I—Production Flow18-5
Appendix II—Package Dimensions18-5
Appendix III—Sockets & Heat Sinks



Alphanumerical Index

ADC1080 12-Bit Successive Approximation A/D Converter	11-4
ADC1210 12-Bit CMOS A/D Converters	
ADC1211 12-Bit CMOS A/D Converters	
ADC1280 12-Bit Successive Approximation A/D Converter	
AF100 Universal Active Filter	14-5
AF101 High Band Splitter	14-22
AF102 Dial Tone Reject Filter	14-24
AF103 Low Band Splitter	14-26
AF104/AF105 DTMF AGC Amplifier	14-28
AF120 Generalized Impedance Converter, GIC	
AF121 DTMF Bandpass Filters	14-40
AF122 DTMF Bandpass Filters	14-40
AF132 Dual PCM Transmit/Receive Filter	
AF133, AF134 PCM Transmit/Receive Filter	14-48
AF150 Universal Wideband Active Filter	14-53
AF151 Dual Universal Active Filter	
AF160 Universal Wideband Active Filter	14-81
AF161 Dual Universal Active Filter	
AH0014/AH0014C Dual DPDT Analog Switch	
RETS [™] and Burn-In Information	16-21
AH0015/AH0015C Quad SPST Analog Switch	
RETS [™] and Burn-In Information	16-21
AH0019/AH0019C Dual DPST-TTL/DTL Compatible	
Analog Switches	8-7
RETS [™] and Burn-In Information	
AH0120 Series Analog Switch	
RETS [™] and Burn-In Information	
AH0130 Series Analog Switch	
RETS [™] and Burn-In Information	
AH0140 Series Analog Switch	
RETS [™] and Burn-In Information	
AH0150 Series Analog Switch	
RETS [™] and Burn-In Information	
AH0160 Series Analog Switch	
RETS [™] and Burn-In Information	
AH2114/AH2114C DPST Analog Switch	
RETS [™] and Burn-In Information	
DAC1200 12-Bit (Binary) Digital-to-Analog Converter	
DAC1201 12-Bit (Binary) Digital-to-Analog Converter	
DAC1242 Process Control Digital-to-Analog Converter	
DAC1243 Process Control Digital-to-Analog Converter	
DAC1280A 12-Bit (Binary) Digital-to-Analog Converter	
DAC1285A 12-Bit (Binary) Digital-to-Analog Converter	
DH0006/DH0006C Current Driver	
RETS [™] and Burn-In Information	
DH0008/DH0008C High Voltage, High Current Driver	
DETS TM and Burn In Information	16 2/

Driot indition to bridge	
High Current Drivers	. 10-10
RETS [™] and Burn-In Information	
DH0011A High Voltage, High Current Driver	
DH0016CN High Voltage, High Current Driver	
DH0017CN High Voltage, High Current Driver	
DH0018CN High Voltage, High Current Driver	
DH0028C/DH0028CN Hammer Driver	
DH0034/DH0034C High Speed Dual Level Translator	
RETS [™] and Burn-In Information	
DH0035/DH0035C Pin Diode Driver	
RETS [™] and Burn-In Information	
DH0069 High Voltage Octal Driver	
DM2502 Successive Approximation Register	
DM2503 Successive Approximation Register	
DM2504 Successive Approximation Register	
DS0025/DS0025C Two Phase MOS Clock Driver	
DS0026 5 MHz Two Phase MOS Clock Driver	
DS0056 5 MHz Two Phase MOS Clock Driver	
FOR100B Fiber-Optic Receiver	
FOR261F Monolithic TTL Fiber-Optic Receiver	
FOT180B Fiber-Optic Transmitter	
LF198 Monolithic Sample and Hold Circuit	
LF298 Monolithic Sample and Hold Circuit	
LF398 Monolithic Sample and Hold Circuit	
LH0002/LH0002C Current Amplifier	
RETS [™] and Burn-In Information	
LH0003/LH0003C Wide Bandwidth Operational Amplifier	
RETS [™] and Burn-In Information	
LH0004/LH0004C High Voltage Operational Amplifier	
RETS [™] and Burn-In Information	
LH0005/LH0005A Operational Amplifier	1-9
RETS [™] and Burn-In Information	
LH0005C Operational Amplifier	1-12
LH0020/LH0020C High Gain Operational Amplifier	
RETS [™] and Burn-In Information	
LH0021/LH0021C 1.0 Amp Power Operational Amplifier	
RETS [™] and Burn-In Information	
LH0022/LH0022C High Performance FET Op Amp	
RETS [™] and Burn-In Information	
LH0023/LH0023C Sample and Hold Circuits	
RETS [™] and Burn-In Information	
LH0024/LH0024C High Slew Operational Amplifier	
RETS [™] and Burn-In Information	
LH0032/LH0032C Ultra Fast FET Operational Amplifier	
RETS [™] and Burn-In Information	. 16-37

LH0033/LH0033C Fast Buffer Amplifiers	
RETS [™] and Burn-In Information	
LH0036/LH0036C Instrumentation Amplifier	
RETS [™] and Burn-In Information	
LH0037/LH0037C Low Cost Instrumentation Amplifier	
RETS [™] and Burn-In Information	
LH0038/LH0038C True Instrumentation Amplifier	3-15
RETS [™] and Burn-In Information	16-41
LH0041/LH0041C 0.2 Amp Power Operational Amplifier	
RETS [™] and Burn-In Information	16-42
LH0042/LH0042C Low Cost FET Op Amp	1-23
RETS [™] and Burn-In Information	
LH0043/LH0043C Sample and Hold Circuits	4-4
RETS [™] and Burn-In Information	
LH0044 Series Precision Low Noise Operational Amplifiers	
RETS [™] and Burn-In Information	16-45
LH0045/LH0045C Two Wire Transmitter	
RETS [™] and Burn-In Information	16-46
LH0052/LH0052C Precision FET Op Amp	1-23
RETS [™] and Burn-In Information	16-47
LH0053/LH0053C High Speed Sample and Hold Amplifier	4-12
RETS [™] and Burn-In Information	16-48
LH0061/LH0061C 0.5 Amp Wide Band Operational Amplifier	
RETS [™] and Burn-In Information	
LH0062/LH0062C High Speed FET Operational Amplifier	
RETS [™] and Burn-In Information	
LH0063/LH0063C Damn Fast Buffer Amplifiers	
RETS [™] and Burn-In Information	
LH0070 Series Precision BCD Buffered Reference	
RETS [™] and Burn-In Information	
LH0071 Series Precision Binary Buffered Reference	
RETS [™] and Burn-In Information	
LH0075 Positive Precision Programmable Regulator	7-8
RETS [™] and Burn-In Information	
LH0076 Negative Precision Programmable Regulator	
RETS [™] and Burn-In Information	
LH0082 Optical Communication Receiver	
RETS [™] and Burn-In Information	16-55
LH0084/LH0084C Digitally Programmable	
Instrumentation Amplifier	3-26
RETS [™] and Burn-In Information	16-56
LH0086/LH0086C Digitally Programmable Gain Amplifier	
RETS [™] and Burn-In Information	
LH0091 True RMS-to-DC Converter	
RETS [™] and Burn-In Information	16-58

LH0094 Multifunction Converter	-9
RETS [™] and Burn-In Information16-5	9
LH0101/LH0101C, LH0101A/LH0101AC 2 Amp Power	
Operation Amplifiers1-6	
RETS [™] and Burn-In Information16-6	
LH1605 5 Amp High Efficiency Switching Regulator7-3	
RETS [™] and Burn-In Information16-6	
LH2011/LH2011B/LH2011C Dual Precision Operational Amplifier 1-7	
RETS [™] and Burn-In Information16-6	32
LH2101A Dual High Performance Op Amp	
RETS [™] and Burn-In Information16-6	
LH2108 Dual Super Beta Op Amp	
RETS [™] and Burn-In Information16-6	34
LH2108A Dual Super Beta Op Amp	
RETS [™] and Burn-In Information16-6	
LH2110 Dual Voltage Follower2-1	18
RETS [™] and Burn-In Information16-6	35
LH2111 Dual Voltage Comparator5	-3
RETS [™] and Burn-In Information16-6	36
LH2201A Dual High Performance Op Amp	91
LH2208/LH2208A Dual Super Beta Op Amp	93
LH2210 Dual Voltage Follower2-1	18
LH2211 Dual Voltage Comparator	-3
LH2301A Dual High Performance Op Amp	91
LH2308/LH2308A Dual Super Beta Op Amp	
LH2310 Dual Voltage Follower2-1	18
LH2311 Dual Voltage Comparator	-3
LH24250/LH24250C Dual Programmable Micropower Op Amp 1-8	95
RETS [™] and Burn-in Information16-6	
LH740A/LH740AC FET Input Operational Amplifier1-7	
RETS [™] and Burn-In Information16-6	

LM129 Precision Reference
LM199 Precision Reference
LM199A Precision Reference7-29
LM299 Precision Reference
LM299A Precision Reference7-29
LM329 Precision Reference
LM399 Precision Reference
LM399A Precision Reference7-29
MH0007/MH0007C DC Coupled MOS Clock Driver
RETS [™] and Burn-In Information16-69
MH0009/MH0009C DC Coupled Two Phase MOS Clock Driver9-6
RETS [™] and Burn-In Information16-70
MH0012/MH0012C High Speed MOS Clock Driver9-8
RETS [™] and Burn-In Information16-71
MH0013/MH0013C Two Phase MOS Clock Driver9-10
RETS™ and Burn-In Information16-72
MM54C905 12-Bit Successsive Approximation Register11-30
MM74C905 12-Bit Successive Approximation Register11-30
RA201 Precision Instrumentation Amplifier
Resistor Network15-3



Section 1
Operational
Amplifiers

1

			1
			1 1
			1
		· · · · · · · · · · · · · · · · · · ·	1
			1
			1
		•	
,			

Section 1. Operational Amplifiers

	Input Offset Voltage	Input Offset Voltage Drift	Input Offset Current	Input Blas Current	Voltage Gain	Bandwidth A _V = 1	Siew Rate A _V = 1	Output	Supply	Voltage	Tem	perature Ra	nge	
Features	Max. (mV)	Typ. (μV/°C)	Max. (nA)	Max. (nA)	Min. (Volts/mV)	Typ. (MHz)	Typ. (VIμs)	Current (mA)	Min. (V)	Max. (V)	−55°C to 125°C	-25°C to 85°C	0°C to 70°C	Page No.
Wideband	3.0	4.0	200	2000	15	30	30	±100	±5.0	±20	LH0003	LH0003C		1-4
High Voltage	1.0 1.5	4.0 4.0	20 45	100 120	.30	1.0 1.0	0.25 0.25	±15 ±15	±5.0 ±5.0	±45 ±45	LH0004	LH0004C		1-6 1-6
Wideband	3.0 10 10	10 20 25	5.0 20 25	25 50 100	4.0 2.0 2.0	30(1) 30(1) 30(1)	20(1) 20(1) 20(1)	±50 ±50 ±50	±9.0 ±9.0 ±9.0	±20 ±20 ±20	LH0005A LH0005	LH0005C		1-9 1-9 1-12
High Gain Medium Power	2.5 6.0	10 10	50 200	250 500	100 50	1.0 1.0	0.25 0.25	±40 ±40	±5.0 ±5.0	±22 ±22	LH0020	LH0020C		1-14 1-14
High Power	3.0 6.0 3.0 6.0 4.0 10 10 3.0 3.0	3.0 5.0 3.0 5.0 5.0 5.0 10 10 5.0	100 200 100 200 100 200 0.25 0.25 0.075	300 500 300 500 300 500 1.0 1.0 0.3	100 100 100 100 50 25 50 50 50	1.0 1.0 1.0 1.0 15 5.0 5.0 5.0	3.0 3.0 3.0 3.0 70 70 10 10	±1000 ±1000 ±200 ±200 ±500 ±500 ±2000 ±2000 ±2000	±5.0 ±5.0 ±5.0 ±5.0 ±5.0 ±5.0 ±5.0 ±5.0	±18 ±18 ±18 ±18 ±18 ±18 ±22 ±22 ±22 ±22	LH0021 LH0041 LH0061 LH0101 LH0101A	LH0021C LH0041C LH0061C LH0101C		1-16 1-16 1-16 1-16 1-56 1-56 1-65 1-65
General Purpose FET Input	4.0 6.0 20 20 0.5 1.0	5.0 5.0 5.0 10 2.0 5.0	0.002 0.005 0.005 0.01 0.0005 0.001	0.01 0.025 0.025 0.05 0.0025 0.0025	100 75 50 25 100 75	1.0 1.0 1.0 1.0 1.0	3.0 3.0 3.0 3.0 3.0 3.0	±10 ±10 ±10 ±10 ±10 ±10	±5.0 ±5.0 ±5.0 ±5.0 ±5.0	±22 ±22 ±22 ±22 ±22 ±22	LH0022 LH0042 LH0052	LH0022C LH0042C LH0052C	-	1-23 1-23 1-23 1-23 1-23 1-23
Wideband High Slew Rate	4.0 8.0	20 25	5000 15000	30000 40000	4.0 3.0	50 50	500 400	±10 ±10	±9.0 ±9.0	±18 ±18	LH0024	LH0024C		1-30 1-30
Wideband FET Input	5.0 15	25 25	0.025 0.05	0.1 0.2	1.0 1.0	70 70	500 500	±10 ±10	±5.0 ±5.0	±18 ±18	LH0032	LH0032C		1-33 1-33
Precision FET input	0.05 0.1 0.025 0.025 0.05	0.2 0.2 0.1 0.1 0.2	5.0 5.0 2.5 2.5 5.0	30 30 15 15 30	500 500 1000 1000 500	0.4 0.4 0.4 0.4 0.4	0.06 0.06 0.06 0.06 0.06	±1.3 ±1.3 ±1.3 ±1.3 ±1.3	±3.0 ±3.0 ±3.0 ±3.0 ±3.0	±20 ±20 ±20 ±20 ±20 ±20	LH0044 LH0044A LH0062	LH0044C LH0044AC LH0044B		1-39 1-39 1-39 1-39 1-39
Speed FET Input	5.0 15	10	0.002	0.065	25	15	70	±6.0 ±6.0	±5.0 ±5.0	±20 ±20	LH0062	LH0062C		1-59
Dual Precision	0.3 0.6 1.0 2.0 2.0 7.5 0.5	1.0 2.0 3.0 15 15 30 5.0	0.010 0.010 0.025 10 10 50 0.2	0.050 0.100 0.180 75 75 250 2.0	250 250 90 50 50 25 80	0.8 0.8 0.8 1.0 1.0 1.0	0.3 0.3 0.5 0.5 0.5 0.5	±15 ±15 ±15 ±5.0 ±5.0 ±1.0 ±1.0	±2.5 ±2.5 ±2.5 ±3.0 ±3.0 ±2.0 ±2.0	±20 ±20 ±20 ±22 ±22 ±22 ±20 ±20	LH2011 LH2011B LH2101A LH2108A	LH2011C LH2201A LH2208A	LH2301A	1-78 1-78 1-78 1-91 1-91 1-93 1-93
	0.5 2.0 2.0 7.5	5.0 15 15 30	1.0 0.2 0.2 1.0	7.0 2.0 2.0 7.0	80 50 50 50	1.0 1.0 1.0 1.0	0.3 0.3 0.3 0.3	±1.0 ±1.0 ±1.0 ±1.0	±2.0 ±2.0 ±2.0 ±2.0	±20 ±20 ±20 ±20	LH2108	LH2208	LH2308A LH2308A	1-93 1-93 1-93 1-93
Dual Low Power	3.0 6.0	_	5.0 10	15 30	100 75	0.25 0.25	0.16 0.16	±0.75 ±0.75	±1.0 ±1.0	±18 ±18	LH2250 LH24250	LH2250C LH24250C		1-95 1-95

Note: For information on monolithic operational amplifiers, consult the Linear Databook

Note 1: Specified for $A_V = -10$

Amplifiers

LH0003/LH0003C Wide Bandwidth Operational Amplifier

General Description

The LH0003/LH0003C is a general purpose operational amplifier which features: slewing rate up to 70 volts/µsec, a gain bandwidth of up to 30 MHz, and high output currents. Other features are:

■ Very low offset voltage

Typically 0.4 mV

■ Large output swing

 $> \pm 10 \text{V}$ into 100Ω

oad


■ High CMRR


Typically > 90 dB

 Good large signal frequency response 50 kHz to 400 kHz depending on compensation

The LH0003 is specified for operation over the -55°C to +125°C military temperature range. The LH0003C is specified for operation over the 0°C to +85°C temperature range.

Schematic and Connection Diagrams






Order Number LH0003H or LH0003CH See Package H10B

Circuit Gain	C ₁	C ₂ pF	Slew Rate $R_L > 200\Omega$, $V/\mu sec$	Full Output Frequency R _L 20012 V _{OUT} ·10 V
≥ 40	0	0	70	400
≥ 10	5	30	30	350
≥ 5	15	30	15	250 > kHz
≥ 2	50	50	5	100
≥ 1	90	90	2	50 .

Typical Compensation


Typical Applications

High Slew Rate Unity Gain Inverting Amplifier



^{*}Previously called NH0003/NH0003C

Unity Gain Follows



Absolute Maximum Ratings

Supply Voltage ±20V Power Dissipation See curve Differential Input Voltage ±7V Input Voltage Equal to supply Load Current 120 mA -55°C to +125°C Operating Temperature Range LH0003 LH0003C 0°C to+85°C Storage Temperature Range –65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C


Electrical Characteristics (Notes 1 & 2)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S < 100 \Omega$		0.4	3.0	mV
Input Offset Current			0.02	0.2	μΑ
Input Bias Current			0.4	2.0	μΑ
Supply Current	V _S - ±20V		1.2	3	mA
Voltage Gain	R _L = 100k, V _S = ±15V, V _{OUT} = ±10V	20	70		V/mV
Voltage Gain	R _L = 2k, V _S = ±15V, V _{OUT} = ±10V	15	40		V/mV
Output Voltage Swing	V _S = ±15, R _L = 100Ω	±10	±12		V
Input Resistance			100		kΩ
Average Temperature Coefficient of Offset Voltage	$R_S < 100\Omega$		4		μV/`C
Average Temperature Coefficient of Bias Current			8		nA/°C
CMRR	$R_S < 100 \Omega$, $V_S = \pm V$, $V_{1N} = \pm 10 V$	70	90		dB
PSRR	$R_S < 100 \Omega$, $V_S = \pm 15 V$, $\Delta V = 5 V$ to $20 V$	70	90		dB
Equivalent Input Noise Voltage	$R_S = .100 \Omega$, f = 10 kHz to 100 kHz $V_S = \pm 15 V$ dc		1.8		μVrms


- Note 1. These specifications apply for Pin 7 grounded, for $\pm 5V \le V_S \le \pm 20V$, with capacitor $C_1 = 90$ pF from Pin 1 to Pin 10 and $C_2 = 90$ pF from Pin 5 to ground, over the specified operating temperature range, unless otherwise specified.

 Note 2. Typical values are for t_{AMBIENT} = 25°C unless otherwise specified.

Typical Performance







National Semiconductor

Amplifiers

LH0004/LH0004C High Voltage Operational **Amplifier**

General Description

The LH0004/LH0004C is a general purpose operational amplifier designed to operate from supply voltages up to ±40V. The device dissipates extremely low quiescent power, typically 8 mW at 25° C and $V_S = \pm 40V$. Additional features include:

- Capable of operation over the range of ±5V to
- Large output voltage typically ±35V for the LH0004 and ±33V for the LH0004C into a 2 K Ω load with ±40V supplies
- Low input offset current typically 20 nA for the LH0004 and 45 nA for the LH0004C
- Low input offset voltage typically 0.3 mV
- Frequency compensation with 2 small capacitors
- Low power consumption 8 mW at ±40V


The LH0004's high gain and wide range of operating voltages make it ideal for applications requiring large output swing and low power dissipation.

The LH0004 is specified for operation over the -55°C to +125°C military temperature range. The LH0004C is specified for operation over the 0°C to +85°C temperature range.

Applications

- Precision high voltage power supply
- Resolver excitation
- Wideband high voltage amplifier
- Transducer power supply

Schematic and Connection Diagrams








Note: Pin 7 must be grounded or connected to a voltage at least 5V more negative than the positive supply (Pin 9). Pin 7 may be connected to the negative supply; however, the standby current will be increased. A resistor may be inserted in series with Pin 7 to Pin 9. The value of the resistor should be a maximum of 100 K Ω per volt of potential between Pin 3 and Pin 9.

> Order Number LH0004H or LH0004CH See Package H10B

Typical Applications







External Current

High Compliance Current Source

^{*}Previously called NH0004/NH0004C

Absolute Maximum Ratings

Supply Voltage, Continuous

±45V

400 mW

300°C

Power Dissipation (See curve)
Differential Input Voltage
Input Voltage
Short Circuit Duration
Operating Temperature Range LH0004
LH0004C

±7V Equal to supply 3 sec

-55°C to +125°C 0°C to 85°C -65°C to +150°C


Storage Temperature Range Lead Temperature (Soldering, 10 sec)


Electrical Characteristics (Note 1)


			LH000	4		LH0004	ıc	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_{S} \le 100 \Omega$, $T_{A} = 25^{\circ}C$ $R_{S} \le 100 \Omega$		0.3	1.0 2.0		0.3	1.5 3.0	
Input Bias Current	T _A = 25°C		20	100 300		30	120 300	nA nA
Input Offset Current	T _A = 25°C		3	20 100		10	45 150	nA nA
Positive Supply Current	$V_S = \pm 40 \text{V}, T_A = 25^{\circ} \text{C}$ $V_S = \pm 40 \text{V}$		110	150 175		110	150 175	μA μA
Negative Supply Current	V _S = ±40V, T _A = 25°C V _S = ±40V		80	100 135		80	100 135	μA μA
Voltage Gain	$V_S = \pm 40V$, $R_L = 100k$, $T_A = 25^{\circ}C$ $V_{OUT} = \pm 30V$ $V_S = \pm 40V$, $R_L = 100k$	30	60		30	60		V/mV
	$V_{OUT} = \pm 30V$	10			10			V/mV
Output Voltage	V _S = ±40V, R _L = 10k	±30	±35		±30	±33		٧
CMRR	$V_S = \pm 40 \text{V}, R_S \leq 5 \text{k}$ $V_{\text{IN}} = \pm 33 \text{V}$	70	90		70	90	i	dB
PSRR	V_S = ±40V, $R_S \le 5k$ ΔV = 20V to 40V	70	90		70	90		dB
Average Temperature Coefficient Offset Voltage	$R_S \leq 100 \Omega$		4.0			4.0		μV/°C.
Average Temperature Coefficient of Offset Current			0.4			0.4		nA/°C
Equivalent Input Noise Voltage	$R_S = 100 \Omega$, $V_S = \pm 40 V$ f = 500 Hz to 5 kHz, $T_A = 25^{\circ} C$		3.0			3.0		μVrms


Note 1: These specifications apply for $\pm 5 \text{V} \le \text{V}_\text{S} \le \pm 40 \text{V}$, Pin 7 grounded, with capacitors C1 = 39 pF between Pin 1 and Pin 10, C2 = 22 pF between Pin 5 and ground, -55°C to $+125^\circ\text{C}$ for the LH0004, and 0°C to $+85^\circ\text{C}$ for the LH0004C unless otherwise specified.


Typical Performance























LH0005/LH0005A Operational Amplifier

General Description


The LH0005/LH0005A is a hybrid integrated circuit operational amplifier employing thick film resistors and discrete silicon semiconductors in its design. The select matching of the input pairs of transistors results in low input bias currents and a very low input offset current, both of which exhibit excellent temperature tracking. In addition, the device features:


- Very high output current capability: ±50 mA into a 100 ohm load
- Low standby power dissipation: typically 60 mW at ±12V
- High input resistance: typically 2M at 25°C

- Full operating range: -55°C to +125°C
- Good high frequency response: unity gain at 30 MHz

With no external roll-off network, the amplifier is stable with a feedback ratio of 10 or greater. By adding a 200 pF capacitor between pins 9 and 10, and a 200 ohm resistor in series with a 75 pF capacitor from pin 4 to ground, the amplifier is stable to unity gain. The unity gain loop phase margin with the above compensation is typically 70 degrees. With a gain of 10 and no compensation the loop phase margin is typically 50 degrees.

Schematic and Connection Diagrams







Order Number LH0005H or LH0005AH See Package H10D

Typical Applications






Offset Balancing Circuit




External Current Limiting



 V_{τ} = Average forward voltage drop of diodes D_1 to D_4 at approx. 1 mA.

For continuous short circuit protection (V_S = ±12V, -55°C T_A \leq +100°C) $R_{LIM} \gtrsim 5002$

Integrator with Bias Current Compensation



11110003/1110003/1

Absolute Maximum Ratings

Supply Voltage
Power Dissipation (see Curve)
Differential Input Voltage
Input Voltage
Peak Load Current
Storage Temperature Range
Operating Temperature Range
Lead Temperature (Soldering, 10 sec)

±20V 400 mW ±15V Equal to supply voltages ±100 mA -65°C to +150°C -55°C to +125°C 300°C


Electrical Characteristics (Note 1)


		<u> </u>	LH000	5	L	H000!	5A	j
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage 25°C -55°C, 125°C	$\begin{aligned} R_S &\leq 100\Omega \\ R_S &\leq 100\Omega \end{aligned}$		5	10 10		1	3 4	mV mV
Input Offset Current 25°C to 125°C –55°C			10 25	20 75		2 10	5 25	nA nA
Input Bias Current 25°C to 125°C -55°C			15 100	50 250		8 60	25 125	nA nA
Large Signal Voltage Gain -55°C to 25°C 125°C	R _L = 10K, R2 = 3K, V _{OUT} = ±5V	2 1.5	4 3		4	5.5 5		V/mV V/mV
Output Voltage Swing -55°C to 125°C 25°C to 125°C -55°C	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 100\Omega$ $R_{L} = 100\Omega$	-10 -5 -4		+6 +5 +4	-10 -5 -4		+6 +5 +4	V V V
Input Resistance 25°C		1	2		1	2		МΩ
Common Mode Rejection Ratio 25°C	$V_{IN} = \pm 4V$, RS $\leq 100 \Omega$	55	60		60	66		dB
Power Supply Rejection Ratio 25°C		55	60		60	66		dB
Supply Current (+) -55°C to 125°C			3	5		3	5	mA
Supply Current (-) -55°C to 125°C			2	4		2	4	mA
Average Temperature Coefficient of Input Offset Voltage -55°C to 125°C	$R_S \le 100 \Omega$		20			10		uV/°C
Output Resistance 25°C			70			70		Ω

Note 1: These specifications apply for pin 6 grounded, V_S = ±12V, with Resistor R_1 = 200 Ω in series with Capacitor C_1 = 75 pF from pin 4 to ground, and C_2 = 200 pF between pins 9 and 10 unless otherwise specified.


PUT VOLTAGE (V)

Guaranteed Performance Characteristics





Typical Performance Characteristics



Amplifiers

LH0005C Operational Amplifier

General Description


The LH0005C is a hybrid integrated circuit operational amplifier employing thick film resistors and discrete silicon semiconductors in its design. The select matching of the input pairs of transistors results in low input bias currents and a very low input offset current both of which exhibit excellent temperature tracking. In addition, the device features:


- Very high output current capability: ±40 mA into a 100 ohm load
- Low standby power dissipation: typically 60 mW at ±12V
- High input resistance: typically 2M at 25°C

- Operating range: 0° to 85°C
- Good high frequency response: unity gain at 30 MHz

With no external roll-off network, the amplifier is stable with a feedback ratio of 10 or greater. By adding a 200 pF capacitor between pins 9 and 10, and a 200 ohm resistor in series with a 75 pF capacitor from pin 4 to ground, the amplifier is stable to unity gain. The unity gain loop phase margin with the above compensation is typically 70 degrees. With a gain of 10 and no compensation the loop phase margin is typically 50 degrees.

Schematic and Connection Diagrams







Order Number LH0005CH See Package H10D

Typical Applications

Voltage Follower




Offset Balancing Circuit




*Previously called NH0005C

External Current Limiting



Integrator With Bias Current Compensation



Absolute Maximum Ratings

Supply Voltage
Power Dissipation (see Curve)
Differential Input Voltage
Input Voltage
Peak Load Current
Storage Temperature Range
Operating Temperature Range
Lead Temperature (soldering, 10 sec)


±20V 400 mW ±15V Equal to supply voltages ±100 mA -55°C to +125°C 0°C to 85°C 300°C

Electrical Characteristics

			LH0005C		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
			(Note 2)		
Input Offset Voltage	$R_S \leq 100 \Omega$		3	10	mV
Input Offset Current			5	25	nA
Input Bias Current			20	100	nA .
Large Signal Voltage Gain	$R_L = 10K, R2 = 3K, V_{OUT} = \pm 5V$	2	5		V/mV
Output Voltage Swing	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 100\Omega$	-10 -4	±6	+6 +4	V V
Input Resistance	T _A = 25°C	0.5	2		МΩ
Common Mode Rejection Ratio	$V_{IN} = \pm 4V, R_S \le 100 \Omega, T_A = 25^{\circ}C$	50	60		dB
Power Supply Rejection Ratio	T _A = 25°C	50	60		dB.
Supply Current (+)			3	5	mA
Supply Current (-)			2	4	mA

Note 1: These specifications apply for pin 6 grounded, $V_S = \pm 12V$, with Resistor R1 = 200Ω in series with Capacitor C1 = 75 pF from pin 4 to ground, and C2 = 200 pF between pins 9 and 10, over the temperature range of 0° C to $+85^{\circ}$ C unless otherwise specified.

Note 2: Typical values are for 25°C only.



Maximum Power Dissipation

Amplifiers

LH0020/LH0020C High Gain Operational Amplifier

General Description


The LH0020/LH0020C is a general purpose operational amplifier designed to source and sink 50 mA output currents. In addition to its high output capability, the LH0020/LH0020C exhibits excellent open loop gain, typically in excess of 100 dB. The parameters of the LH0020 are guaranteed over the temperature range of -55°C to $+125^{\circ}\text{C}$ and $\pm5\text{V} \leqslant \text{V}_{\text{S}} \leqslant \pm22\text{V}$, while those of the LH0020C are guaranteed over the temperature range of 0°C to 85°C and $\leq\pm5\text{V} \leqslant \text{V}_{\text{S}} \leqslant \pm18\text{V}$. Additional features include:


 Low offset voltage typically 1.0 mV at 25°C over the entire common mode voltage range.

- Low offset current typically 10 nA at 25°C for the LH0020 and 30 nA for the LH0020C.
- Offset voltage is adjustable to zero with a single potentiometer.
- ±14V, 50 mA output capability.

Output current capability, excellent input characteristics, and large open loop gain make the LH0020/LH0020C suitable for application in a wide variety of applications from precision dc power supplies to precision medium power comparator.

Schematic and Connection Diagrams







Order Number LH0020G or LH0020CG See Package H12B

Typical Applications

Offset Adjustment



Unity Gain Frequency Compensation



^{*}Previously called NH0020/NH0020C

Absolute Maximum Ratings

Supply Voltage
Power Dissipation
Differential Input Voltage
Input Voltage (Note 1)
Output Short Circuit Duration
Operating Temperature Range
LH0020C
LH0020C

±30V ±15V Continuous -55°C to +125°C 0°C to 85°C -65°C to +150°C

±22V

1.5W

300°C

Storage Temperature
Lead Temperature (Soldering, 10 sec)

Electrical Characteristics

PARAMETER	CONDITIONS		LH002	0			LH002	0C		UNITS
FARAMETER	CONDITIONS	TEMP C	MIN	TYP	MAX	TEMP C	MIN	TYP	MAX	ONTIS
Input Offset Voltage	$R_S \le 100 \Omega$	25 -55 to +125	<u> </u>	1.0 2.0	2.5 4.0	3		1.0	6.0 7.5	mV mV
Input Offset Current	•	25 -55 to +125		10	50 100	25 0 to 85	 	30	200 300	nA nA
Input Bias Current		25 -55 to +125		60	250 500	25 0 to 85		200	500 800	nA nA
Supply Current	V _S = ±15V	25		3.5	5.0	25		3.6	6.0	mA
Input Resistance		25	0.6	1.0		25	0.3	1.0	,	MΩ
Large Signal Voltage Gain	$V_S = \pm 15V$, $R_L = 300\Omega$, $V_O = \pm 10V$ $V_S = \pm 15V$, $R_L = 300\Omega$, $V_O = \pm 10V$		100 50	300		25 0 to 85	50 30	150		V/mV V/mV
Output Voltage Swing	V _S = ±15V, R _L = 300Ω	25 -55 to +125	14.2 14.0	14.5	,	25 0 to 85	14.0 13.5	14.2		V V
Output Short Circuit Current	$V_S = \pm 15V$ $R_L = 0\Omega$	25		100	130	25	25	120	140	mA -
Input Voltage Range	V _S = ±15V	-55 to +125	± 12			,0 to 85	±12			V V
Common Mode Rejection Ratio	$R_S \le 100 \Omega$	-55 to +125	90	96		0 to 85	90	96		dB .
Power Supply Rejection Ratio	$R_S \le 100 \Omega$	-55 to +125	90	96		0 to 85	90	96		dB

Note 1: For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.

Note 2: These specifications apply for $\pm 5V \le V_S \le \pm 22V$ for the LH0020, $\pm 5V \le V_S \le \pm 18V$ for the LH0020C, pin 9 grounded, and a 5000 pF capacitor between pins 2 and 3, unless otherwise specified.

National Semiconductor

Amplifiers

LH0021/LH0021C 1.0 Amp Power Operational Amplifier LH0041/LH0041C 0.2 Amp Power Operational Amplifier

General Description

The LH0021/LH0021C and LH0041/LH0041C are general purpose operational amplifiers capable of delivering large output currents not usually associated with conventional IC Qp Amps. The LH0021 will provide output currents in excess of one ampere at voltage levels of $\pm 12V$; the LH0041 delivers currents of 200 mA at voltage levels closely approaching the available power supplies. In addition, both the inputs and outputs are protected against overload. The devices are compensated with a single external capacitor and are free of any unusual oscillation or latch-up problems.

Features

Output current

1.0 Amp (LH0021)

0.2 Amp (LH0041)

• Output voltage swing $\pm 12V$ into 10Ω (LH0021) $\pm 14V$ into 100Ω (LH0041)

■ Wide full power bandwidth

15 kHz

Low standby power

Low input offset voltage and current

100 mW at ±15V 1 mV and 20 nA High slew rate

3.0V/μs

High open loop gain


100 dB


The excellent input characteristics and high output capability of the LH0021 make it an ideal choice for power applications such as DC servos, capstan drivers, deflection yoke drivers, and programmable power supplies.

The LH0041 is particularly suited for applications such as torque driver for inertial guidance systems, diddle yoke driver for alpha-numeric CRT displays, cable drivers, and programmable power supplies for automatic test equipment.

The LH0021 is supplied in a 8 pin TO-3 package rated at 20 watts with suitable heatsink. The LH0041 is supplied in both 12 pin TO-8 (2.5 watts with clip on heatsink) and a power 8 pin ceramic DIP (2 watts with suitable heatsink). The LH0021 and LH0041 are guaranteed over the temperature range of -55°C to +125°C while the LH0021C and LH0041C are guaranteed from -25°C to +85°C

Schematic and Connection Diagrams





Absolute Maximum Ratings

Supply Voltage ±18V Power Dissipation See curves Differential Input Voltage ±30V Input Voltage (Note 1) ±15V Peak Output Current (Note 2) LH0021/LH0021C 2.0 Amps LH0041/LH0041C 0.5 Amps Output Short Circuit Duration (Note 3) Continuous ~55°C to +125°C Operating Temperature Range LH0021/LH0041 LH0021C/LH0041C -25°C to +85°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

DC Electrical Characteristics for LH0021/LH0021C (Note 4)

				LIM	ITS			
PARAMETER	CONDITIONS		LH0021			LH0021C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S < 100 \Omega$, $T_C = 25^{\circ}C$	[1.0	3.0		3.0	6.0	mV ·
	$R_S \le 100 \Omega$	1	1	5.0			7.5	m∨
Voltage Drift with Temperature	$R_S \le 100 \Omega$	Ī	3	25		5	30	μV/°C
Offset Voltage Drift with Time			5	ĺ		5	ł	μV/week
Offset Voltage Change with Output Power		1	5	15		5	20	μV/watt
Input Offset Current	T _C = 25°C		30	100 300		50	200 500	nA nA
Offset Current Drift with Temperature			0.1	. 1.0		0.2	1.0	nA/°C
Offset Current Drift with Time		1	2	Ì		2	į	nA/week
Input Bias Current	T _C = 25°C	Į.	100	300		200	500	nA
			i	1.0			1.0	μΑ
Input Resistance	T _C = 25°C	0.3	1.0	ļ	0.3	1.0	}	MΩ
Input Capacitance			3		i	3	ļ	pF
Common Mode Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_{CM} = \pm 10 V$	70	90	i	70	90	1	dB
Input Voltage Range	V _S = ±15V	±12	1		±12 .			V
Power Supply Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_S \approx \pm 10 V$	80	96	l	70	90	1	dB
Voltage Gain	$V_S = \pm 15V, V_O = \pm 10V$ $R_L = 1 \text{ k}\Omega, T_C = 25^{\circ}\text{C},$ $V_S = \pm 15V, V_O = \pm 10V$	100	200		100	200	-	V/mV
	$R_L = 100\Omega$,	25	1	1	20]	V/mV
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 100\Omega$ $V_S = \pm 15V$, $R_L = 10\Omega$, $T_C = 25^{\circ}C$	±13.5 ±11.0	14 ±12	1	±13 ±10	±14 ±12		V
Output Short Circuit Current	$V_S = \pm 15V$, $T_C = 25^{\circ}C$, $R_{SC} = 0.5\Omega$	0.8	1.2	1.6	0.8	1.2	1.6	Amps
Power Supply Current	V ₅ = ±15V, V _{OUT} = 0		2.5	3.5		3.0	4.0	mA .
Power Consumption	V _S = ±15V, V _{OUT} = 0	1	75	105 -		90	120	mW .

AC Electrical Characteristics for LH0021/LH0021C (TA = 25°C, VS = ±15V, CC = 3000 pF)

Siew Rate	A _V = +1, R _L = 100Ω	0.8	3.0		1.0	3.0		V/μs
Power Bandwidth	R _L = 100Ω		20			20		kHz
Small Signal Transient Resp	ponse	1	0.3	1.0	\	0.3	1.5	μs
Small Signal Overshoot	1	İ	5	20		10	30	%
Settling Time (0.1%)	$\Delta V_{IN} = 10V$, $A_V = +1$	}	4		Ì '	4		μs
Overload Recovery Time	ļ.	1	3		[3		μs
Harmonic Distortion	f = 1 kHz, P _O = 0.5W		0.2		Í .	0.2		%
Input Noise Voltage	$R_S = 50\Omega$, B.W. = 10 Hz to 10 kHz	1	5	1		5	ł	μV rms
Input Noise Current	B.W. = 10 Hz to 10 kHz		0.05			0.05		nA rms

DC Electrical Characteristics for LH0041/LH0041C (Note 4)

				LIM	ITS			
PARAMETER	CONDITIONS		LH0041			LH0041C		UNITS
	<u> </u>	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	R _S < 100 Ω, T _A = 25 °C	į	1.0	3.0 5.0		3.0	6.0 7.5	mV mV
•	$R_{\rm S} < 100 \Omega$	l	_	5.0			7.5	
Voltage Drift with Temperature	$R_{\rm S} \leq 100 \Omega$	ł	3			5		μV/°C
Offset Voltage Drift with Time		1	5			5		μV/week
Offset Voltage Change with Output Power		į	15	}		15		μV/watt
Offset Voltage Adjustment Range	(Note 5)	1 .	20			20		mV .
Input Offset Current	T _A = 25°C		30	100 300		50	200 500	nA nA
Offset Current Drift with Temperature		1	0.1	1.0		0.2	1.0	nA/°C
Offset Current Drift with Time		ļ	2			2		nA/week
Input Bias Current	T _A = 25°C		100	300 1.0		200	500 1.0	nΑ Αμ
Input Resistance	T _A = 25°C	0.3	1.0		0.3	1.0	ĺ	мΩ
Input Capacitance		ł	3			3	ļ	pF
Common Mode Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_{CM} = \pm 10 V$	70	90		70	90	ĺ	dB
Input Voltage Range	V _S = ±15V	±12	ŀ		±12		ŀ	V
Power Supply Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_S = \pm 10 V$	80	96		70	90	ľ	dB
´ Voltage Gain	$V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 1 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ $V_S = \pm 15V$, $V_O = \pm 10V$	100	200		100	200		.V/mV V/mV
	$R_L = 100\Omega$	1						1
Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 100\Omega$	±13.0	14.0		±13.0	±14.0	1	V
Output Short Circuit Current	$V_S = \pm 15V, T_A \cdot 25^{\circ}C$ (Note 6)		200	300		200	300	mA
Power Supply Current	$V_S = \pm 15V, V_{OUT} = 0$	ļ	2.5	3.5		3.0	4.0.	mA
Power Consumption	V _S = ±15V, V _{OUT} = 0		75	105		90	120	mW

AC Electrical Characteristics for LH0041/LH0041C (T_A = 25°C, V_S = ±15V, C_C = 3000 pF)

Slew Rate	A _V = +1, R _L = 100Ω	1.5	3.0		1.0	3.0		V/µs
Power Bandwidth	R _L = 100Ω		20			20		kHz ·
Small Signal Transient Response			0.3	1.0		0.3	1.5	μs
Small Signal Overshoot			5	20		10	30	%
Settling Time (0.1%)	ΔV_{IN} = 10V, A_V = +1		4			4		μs
Overload Recovery Time			3			3		μς
Harmonic Distortion	f = 1 kHz, P _O = 0.5W		0.2			0.2		%
Input Noise Voltage	R_S = 50 Ω , B.W. = 10 Hz to 10 kHz		5			5		μV/rms
Input Noise Current	B.W. = 10 Hz to 10 kHz		0.05			0.05		nA/rms

Note 1: Rating applies for supply voltages above ±15V. For supplies less than ±15V, rating is equal to supply voltage.

Note 2: Rating applies for LH0041G and LH0021K with $R_{SC} = 0\Omega$.

Note 3: Rating applies as long as package power rating is not exceeded.


Note 4: Specifications apply for $\pm 5V \le V_S \pm 18V$, and $-55^{\circ}C \le T_C = \le 125^{\circ}C$ for LH0021K and LH0041G, and $-25^{\circ}C \le T_C = 125^{\circ}C$

T_C ≤ +85°C for LH0021CK, LH0041CG and LH0041CJ unless otherwise specified. Typical values are for 25°C only.


Note 5: TO-8 "G" packages only.


Note 6: Rating applies for "J" DIP package and for TO-8 "G" package with RSC = 3.3 ohms.


Typical Performance Characteristics





Typical Performance Characteristics (Cont'd)














Typical Applications




Programmable One Amp Power Supply




10 WATT (rms) Audio Amplifier




Dual Tracking One Amp Power Supply




CRT Deflection Yoke Driver




Two Way Intercom



Programmable High Current Source/Sink




Power Comparator




DC Servo Amplifier


Auxiliary Circuits




LH0021 Unity Gain Circuit with Short Circuit Limiting




LH0041G Unity Gain with Short Circuit Limiting




LH0041/LH0021 Offset Voltage Null Circuit (LH0041CJ Pin Connections Shown)*





LH0041G Offset Voltage Null Circuit ⁴





Operation from Single Supplies





Operation from Non-Symmetrical Supplies

^{*}For additional offset null circuit techniques see National Linear Applications Handbook.

LH0022/LH0022C, LH0042/LH0042C, LH0052/LH0052C

National Semiconductor

LH0022/LH0022C High Performance FET Op Amp LH0042/LH0042C Low Cost FET Op Amp LH0052/LH0052C Precision FET Op Amp

General Description

The LH0022/LH0042/LH0052 are a family of FET input operational amplifiers with very closely matched input characteristics, very high input impedance, and ultra-low input currents with no compromise in noise, common mode rejection ratio, open loop gain, or slew rate. The internally laser nulled LH0052 offers 500 microvolts maximum offset and $5 \mu V/^{\circ}C$ offset drift. Input offset current is less than 500 femtoamps at room temperature and 500 pA maximum at 125°C. The LH0022 and LH0042 are not internally nulled but offer comparable matching characteristics. All devices in the family are internally compensated and are free of latch-up and unusual oscillation problems. The devices may be offset nulled with a single 10k trimpot with neglible effect in CMRR.

The LH0022, LH0042 and LH0052 are specified for operation over the -55°C to +125°C military temperature range. The LH0022C, LH0042C and LH0052C are specified for operation over the -25°C to +85°C temperature range.

Features


 Low input offset current—500 femtoamps max. (LH0052)

- Low input offset drift 5µV/°C max (LH0052)
- Low input offset voltage 100 microvolts-typ.
 - High open loop gain 100 dB typ.
- Excellent slew rate 3.0 V/μs typ.
- Internal 6 dB/octave frequency compensation
- Pin compatible with standard IC op amps (TO-5 package)

The LH0022/LH0042/LH0052 family of IC op amps are intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents and tightly matched input offsets. The LH0052 is particularly suited for long term high accuracy integrators and high accuracy sample and hold buffer amplifiers. The LH0022 and LH0042 provide low cost high performance for such applications as electrometer and photocell amplification, pico-ammeters, and high input impedance buffers.

Special electrical parameter selection and custom built circuits are available on special request.

For additional application information and information on other National operational amplifiers, see *Available Linear Applications Literature*.



Absolute Maximum Ratings

Supply Voltage
Power Dissipation (see graph)
Input Voltage (Note 1)
Differential Input Voltage (Note 2)
Voltage Between Offset Null and V⁻
Short Circuit Duration
Operating Temperature Range
LH0022, LH0042, LH0052
LH0022C, LH0042C, LH0052C
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

500 mW ±15V ±30V ±0.5V Continuous -55°C to +125°C -25°C to +85°C -65°C to +150°C 300°C

±22V

DC Electrical Characteristics for LH0022/LH0022C (Note 3)

					LIN	IITS			
	PARAMETER	CONDITIONS		LH0022			LH00220	;	UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Input Offset Voltage	$R_S \le 100 \text{ k}\Omega; T_A = 25^{\circ}\text{C},$ $V_S = \pm 15\text{V}$		2.0	4.0		3.5	6.0	mV
		$R_S \le 100 \text{ k}\Omega$, $V_S = \pm 15V$	}		5.0			7.0	m∨
	Temperature Coefficient of Input Offset Voltage	$R_S \le 100 \text{ k}\Omega$		5	10		5	15	μ V /°C
	Offset Voltage Drift with Time			3			4		μV/week
	Input Offset Current	(Note 4)		0.2	2.0		1.0	5.0	pА
					2.0			0.5	n A
•	Temperature Coefficient of Input Offset Current		· Doı	ibles every	, 10°C 	Dou	bles every	10°C	
	Offset Current Drift with Time			0.1		1	0.1		pA/week
	Input Bias Current	(Note 4)		5	10		10	25	pΑ
					10			2.5	nA
	Temperature Coefficient of Input Bias Current	,	Dou	ibles every	1 / 10°C	Dou	bles every	10°C	
	Differential Input Resistance		1	10 ¹²			10 ¹²		Ω
	Common Mode Input Resistance			10 ¹²	·	11	10 ¹²		Ω
	Input Capacitance			4.0			4.0		pF
	Input Voltage Range	V _S = ±15V	±12	±13.5		±12	±13.5		v
	Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{IN} = \pm 10 \text{V}$	80	90		70	90	,	dB
	Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\pm 5V \le V_S \le \pm 15V$	80	90		70	90		dB
	Large Signal Voltage Gain	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $T_A = 25$ °C, $V_S = \pm 15V$	100	200		75	160		V/mV
		$R_L = 2 k\Omega, V_{OUT} = \pm 10V,$ $V_S = \pm 15V$	50			50			V/mV
	Output Voltage Swing	$R_L = 1 k\Omega, T_A = 25^{\circ}C,$ $V_S = \pm 15V$	±10	±12.5		±10	±12		V
		$R_L = 2 k\Omega$, $V_S = \pm 15V$	±10			±10			V
	Output Current Swing	V _{OUT} = ±10V, T _A = 25°C	±10	±15		±10	±15]	mA
	Output Resistance			75			75		Ω
	Output Short Circuit Current		1	25			25		mA
	Supply Current	V _S ≈ ±15V		2.0	2.5		2.4	2.8	mA
	Power Consumption	V _S = ±15V		1 .	75			85	mW

DC Electrical Characteristics for LH0042/LH0042C (Note 3)

	•			Lin	nits			
Parameter	Conditions		LH0042	!	L	H0042	С	Units
		Min.	Тур.	Max.	Min.	Тур.	Max.]
Input Offset Voltage	R _S ≤ 100 kΩ		5.0	20		6.0	20	mV
Temperature Coefficient of Input Offset Voltage	R _S ≤ 100 kΩ		5.0			10		μV/°C
' Offset Voltage Drift with Time	,		7.0		' '	10		μV/week
Input Offset Current	(Note 4)		1.0	5.0		2.0	10	pA
Temperature Coefficient of Input Offset Current		Doubl	es ever	y 10°C	Doubl	es ever	y 10°C	
Offset Current Drift with Time			0.1			0.1		pA/week
Input Bias Current	(Note 4)		10	25		15	50	°pA
Temperature Coefficient of Input Bias Current	•	Doubl	es ever	y 10°C	Doubl	es ever	y 19°C	
Differential Input Resistance			1012			10 ¹²		Ω .
Common Mode Input Resistance			1012			10 ¹²		Ω
Input Capacitance			4.0			4.0		pF
Input Voltage Range		±12	±13.5		±12	±13.5		v
Common Mode Rejection Ratio	$R_S \le 10 k\Omega$, $V_{IN} = \pm 10 V$	70	86		70	80		dB
Supply Voltage Rejection Ratio	$R_S \le 10 k\Omega$, $\pm 5 V \le V_S \le \pm 15 V$	70	86		70	80		dB
Large Signal Voltage Gain	$R_S \le 2 k\Omega$, $V_{OUT} = \pm 10 V$	50	150		25	100		V/mV
Output Voltage Swing	$R_L = 1 k\Omega$, $T_A = 25$ °C $R_L = 2 k\Omega$	±10 ±10	±12.5		±10 ±10	±12		v v
Output Current Swing	$V_{OUT} = \pm 10 V$	±10	±15		±10	±15		mA
Output Resistance			75		٠.	75		Ω
Output Short Circuit Current			20			20		mA
Supply Current			2.5	3.5		2.8	4.0	mA
Power Consumption		<u></u>		105			120	mW

DC Electrical Characteristics For LH0052/LH0052C (Note 3)

				Lin	nits				
Parameter	Conditions		LH0052		L	H0052	С	Units	4 7
		Min.	Тур.	Max.	Min.	Тур.	Max.	1	
Input Offset Voltage	$R_S < 100 k\Omega, V_S = +15 V$ $T_A = 25 ^{\circ} C$		0.1	0.5		0.2	1.0	mV	
	$R_S < 100 k\Omega, V_S = \pm 15 V$			1.0			1.5	mV	
Temperature Coefficient of Input Offset Voltage	$R_S \le 100 \mathrm{k}\Omega$, $V_S = \pm 15 \mathrm{V}$		2.0	5.0		5.0	10	μV/°C	
Offset Voltage Drift with Time			2.0			4.0		μV/week	
Input Offset Current	(Note 4)		0.01	5.0 500		0.02	1.0 100	pA pA	
Temperature Coefficient of Input Offset Current		Doubl	es ever	y 10°C	Doubl	es ever	y 10°C		
Offset Current Drift with Time		<0.1			<0.1			pA/week	
Input Bias Current	(Note 4)		0.5	2.5 2.5		1.0	5.0 0.5	pA nA	
Temperature Coefficient of Input Bias Current		Doubl	es ever	y 10°C	Doubi	es ever	y 10°C		
Differential Input Resistance		l	1012		l	1012		Ω	
Common Mode Input Resistance	'		1012			1012		Ω	
Input Capacitance			4.0			4.0		pF	•
Input Voltage Range	V _S = ±15V	±12	±13.5		±12	±13.5		v	
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{IN} = \pm 10 \text{ V}$	74	90		70	90		dB .	
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega, \pm 5 \text{ V} \le \text{ V}_S \le \pm 15 \text{ V}$	74	90		70	90		dB	
Large Signal Voltage Gain	$R_L = 2 K\Omega, V_{OUT} = \pm 10 V$ $V_S = \pm 15 V, T_A = 25 ^{\circ}C$	100	200		75	160		V/mV	
	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10 V$ $V_S = \pm 15 V$	50			50			V/mV	
Output Voltage Swing	$R_L = 1 kΩ$, $T_A = 25$ °C $V_S = \pm 15 V$	±10	±12.5		±,10	±12		\ \ \	
	$R_L = 2k\Omega$, $V_S = \pm 15V$	±10			±10			V	
Output Current Swing	V _{OUT} = ±10V, t _A = 25°C	±10	±15		±10	±15		mA	
Output Resistance			75			75		Ω	
Output Short Circuit Current			25			25		mA	
Supply Current	V _S = ±15 V		3.0	3.5		3.0	3.8	mA	
Power Consumption	V _S = ±15 V			105			114	mW	

AC Electrical Characteristics For all amplifiers ($T_A = 25$ °C, $V_S = \pm 15$ V)

	:			LIM	ITS			
PARAMETER	CONDITIONS	LH0022/42/52			LHO	022C/42C	/52C	UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Slew Rate	Voltage Follower	1.5	3.0		1.0	3.0		V/μs
Large Signal Bandwidth	Voltage Follower		40			40		kHz
Small Signal Bandwidth			1.0	l		1.0		MHz
Rise Time			0.3	1.5		0.3	1.5	μs
Overshoot			10	30		15	40	%
Settling Time (0.1 %)	$\Delta V_{IN} = 10V$		4.5			4.5		μς
Overload Recovery			4.0		ļ	4.0	`	μs
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ Hz}$		150			150		nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 100 \text{ Hz}$		55			55		nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 1 \text{ kHz}$		35			35		nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ kHz}$		30			30		¹nV/√Hz
Input Noise Voltage	BW = 10 Hz to 10 kHz, R_S = 10 k Ω		12			12		μVrms
Input Noise Current	BW = 10 Hz to 10 kHz		<.1			<.1		pArms


Note 1: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 2: Rating applies for minimum source resistance of 10 k Ω , for source resistances less than 10 k Ω , maximum differential input voltage is ±5V.


Note 3: Unless otherwise specified, these specifications apply for $\pm 5V \le V_S \le \pm 20V$ and -55° , $C \le T_A \le \pm 125^\circ$ C for the LH0022 and LH0052 and -25°C ≤ TA ≤ +85°C for the LH0022C and LH0052C Typical values are given for TA = 25°C.

Note 4: Input currents are a strong function of temperature. Due to high speed testing they are specified a junction temperature T; = 25° C, self heating will cause an increase in current in manual tests.


Auxiliary Circuits (Shown for TO-5 pin out)



Offset Null




Protecting Inputs From ± 150V Transients




Boosting Output Drive to ±100 mA

Typical Applications




Low Drift Sample and Hold




Precision Voltage Comparator


Typical Applications (Cont'd)




Picoamp Amplifier for pH Meters and Radiation Detectors




Precision Subtractor for Automatic Test Gear




Sensitive Low Cost "VTVM"




Ultra Low Level Current Source




True Instrumentation Amplifier



Precision Integrator





Precision Sample and Hold



Re-Zeroing Amplifier

Typical Performance Characteristics





National Semiconductor

Operational Amplifiers/Buffers

LH0024/LH0024C High Slew Rate Operational Amplifier

General Description

The LH0024/LH0024C is a very wide bandwidth, high slew rate operational amplifier intended to fulfill a wide variety of high speed applications such as buffers to A to D and D to A converters and high speed comparators. The device exhibits useful gain in excess of 50 MHz making it possible to use in video applications requiring higher gain accuracy than is usually associated with such amplifiers.

Features


- Very high slew rate $-500 \text{ V/}\mu\text{s}$ at Av = +1
- Wide small signal bandwidth 70 MHz
- Wide large signal bandwidth 15 MHz
- High output swing ±12V into 1K

- Offset null with single pot
- Low input offset 2 mV
- Pin compatible with standard IC op amps


The LH0024/LH0024C's combination of wide bandwidth and high slew rate make it an ideal choice for a variety of high speed applications including active filters, oscillators, and comparators as well as many high speed general purpose applications.

The LH0024 is guaranteed over the temperature range -55°C to +125°C, whereas the LH0024C is guaranteed -25°C to +85°C.

Schematic and Connection Diagrams



Metal Can Package




Note: For heat sink use Thermalloy 2230-5 series.

Order Number LH0024H or LH0024CH See Package H08B


Typical Applications

TTL Compatible Comparator

Offset Null



Video Amplifier



Absolute Maximum Ratings

Supply Voltage Input Voltage Differential Input Voltage Power Dissipation

Operating Temperature Range LH0024 LH0024C

±18V Equal to Supply ±5V 600 mW -55°C to +125°C -25°C to +85°C -65°C to +150°C

300°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

DC Electrical Characteristics (Note 1)

	00110110110	ı	_H0024			LH0024C		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S = 50\Omega$, $T_A = 25^{\circ}C$ $R_S = 50\Omega$		2.0	4.0 6.0		5.0	8.0 10.0	mV mV
Average Temperature Coefficient of Input Offset Voltage	$V_S = \pm 15V$, $R_S = 50\Omega$ -55°C to 125°C		-20			- 25		μV/°C
Input Offset Current	T _A = 25°C		2.0	5.0 10.0		4.0	15.0 20.0	μA μA
Input Bias Current	T _A = 25°C		15	30 40		18	40 50	μA μA
Supply Current	,		12.5	15		12.5	15	mA
Large Signal Voltage Gain	$V_S = \pm 15V$, $R_L = 1k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_L = 1k$	4 3	5		3 2.5	4		V/mV V/mV
Input Voltage Range	V _S = ±15V	±12	±13		±12	±13		v
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 1k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_L = 1k$	±12 ±10	±13		±10 ±10	±13		V V
Slew Rate	$V_S = \pm 15V$, $R_L = 1k$, $C_1 = C_2 = 30 \text{ pF}$ $A_V = +1$, $T_A = 25^{\circ}\text{C}$	400	500		250	400		V/μs
Common Mode Rejection Ratio	$V_S = \pm 15V$, $\Delta V_{IN} = \pm 10V$ $R_S = 50\Omega$		60			60		dB
Power Supply Rejection Ratio	$\pm 5V \le V_S \le \pm 18V$ R _S = 50Ω		60			60		dB


Note 1: These specifications apply for $V_S = \pm 15V$ and $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0024 and $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0024C.

Frequency Compensation


TABLE I


CLOSED LOOP GAIN	C ₁	C ₂	C3
100	0	0	0
20	0	0	0
10	0	20 pF	1 pF
1	30 pF	30 pF	3 pF


Frequency Compensation Circuit





Typical Performance Characteristics




















Applications Information

1. Layout Considerations

The LH0024/LH0024C. like most high speed circuitry, is sensitive to layout and stray capacitance. Power supplies should be by-passed as near the device as is practicable with at least .01 μ F disc type capacitors. Compensating capacitors should also be placed as close to device as possible.

2. Compensation Recommendations

Compensation schemes recommended in Table 1 work well under typical conditions. However, poor layout and long lead lengths can degrade the performance of the LH0024 or cause the device to oscillate. Slight adjustments in the values for C1, C2, and C3 may be necessary for a given layout. In particular, when operating at a gain of

-1, C3 may require adjustment in order to perfectly cancel the input capacitance of the device. When operating the LH0024/LH0024C at a gain of +1, the value of R1 should be at least 1K ohm.

The case of the LH0024 is electrically isolated from the circuit; hence, it may be advantageous to drive the case in order to minimize stray capacitances.

3. Heat Sinking

The LH0024/LH0024C is specified for operation without the use of an explicit heat sink. However, internal power dissipation does cause a significant temperature rise. Improved offset voltage drift can be obtained by limiting the temperature rise with a clip-on heat sink such as the Thermalloy 2228B or equivalent.



LH0032/LH0032C Ultra Fast FET Operational Amplifier

General Description

The LH0032/LH0032C is a high slew rate, high input impedance differential operational amplifier suitable for diverse application in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability particularly suit it for comparator applications. It may be used in applications normally reserved for video amplifiers allowing the use of operational gain setting and frequency response shaping into the megahertz region.


Features

- 500 V/µs slew rate
- 70 MHz bandwidth
- 10¹²Ω input impedance

- 5mV max. input offset voltage
- **■** FET input
- Offset null with single pot
- No compensation for gains above 50
- Peak output current to 100 mA

The LH0032's wide bandwidth, high input impedance and high output capacity make it an ideal choice for applications such as summing amplifiers in high speed D to A's, buffers in data acquisition systems, and sample and hold circuits. Additional applications include high speed integrators and video amplifiers. The LH0032 is guaranteed over the temperature range -55°C to +125°C and the LH0032C is guaranteed from -25°C to +85°C.

Schematic and Connection Diagrams



Absolute Maximum Ratings

Supply Voltage, Vs ±18V Input Voltage, VIN $\pm V_S$ Differential Input Voltage ±30V or ±2VS Power Dissipation, PD $T_A = 25$ °C 1.5W, derate 100°C/W to 125°C (Note 1) $T_C = 25$ °C 2.2W, derate 70°C/W to 125°C (Note 1) Operating Temperature Range, TA LH0032G -55°C to +125°C LH0032CG -25°C to +85°C Operating Junction Temperature, T_J 175°C Storage Temperature Range -65°C to +150°C Lead Temperature (soldering, 10 seconds) 300°C

DC Electrical Characteristics $V_S = \pm 15V$, $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise noted

Parameter		Test Conditions		· [·]	LH0032	G	LH0032CG			Units
				Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Vos	Input Offset Voltage		T _A = T _J = 25 °C (Note 2)		2	5 10		2	15 20	mV
ΔV _{OS} /ΔT	Average Offset Voltage Drift				25			25		μV/°C
los	Input Offset Current	V _{IN} = 0	T _J = 25 °C (Note 2) T _A = 25 °C (Note 3) T _J = T _A = T _{MAX}			25 250 25			50 500 5	pA pA nA
I _B	Input Bias Current		T _J = 25°C (Note 2) T _A = 25°C (Note 3) T _J = T _A = T _{MAX}			100 1 50			500 5 15	pA nA nA
VINCM	Input Voltage Range			±10	±12		±10	±12		V
CMRR	Common Mode Rejection Ratio	ΔV _{IN} = 10\	,	50	60		50	60		dB
A _{VOL}	Open-Loop Voltage Gain	$V_0 = \pm 10V$ $R_L = 1 k\Omega$	$I_{J} = 1 \text{ kHz} T_{J} = 25 \text{ °C}$	60 57	70		60 57	70		dB
V _O	Output Voltage Swing	$R_L = 1 k\Omega$		±10	±13.5		±10	±13		V
ls	Power Supply Current	$T_J = 25$ °C	, I _O = 0		18	20		20	22	mA
PSRR	Power Supply Rejection Ratio	ΔV _S = 10V		50	60		50	60		dB

AC Electrical Characteristics $V_S = \pm 15V$, $R_L = 1 k\Omega$, $T_J = 25 ^{\circ}C$


	Parameter		Conditions		Тур.	Max.	Units
SR	Slew Rate	A _V = +1		350	500		V/μs
ts	Settling Time to 1% of Final Value	Δ1	ΔV _{IN} = 20V		100		
ts	Settling Time to 0.1% of Final Value	701,	74IV - 504		300		ns
. t _R	Small Signal Rise Time	Δ+1	, ΔV _{IN} = 1V		8	20	
t _D	Small Signal Delay time	\ \^\-'\	, AVIN 14		10	25	

Note 1: In order to limit maximum junction temperature to $\pm 175^{\circ}$ C, it may be necessary to operate with $V_S < \pm 15V$ when T_A or T_C exceeds specific values depending on the P_D within the device package. Total P_D is the sum of quiescent and load-related dissipation. See Applications Notes AN277, "Applications of Wide-Band Buffer Amplifiers" and AN253, "High-Speed Operational-Amplifier Applications" for a discussion of load-related power dissipation.


Note 2: Specification is at 25°C junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperature will exceed the value at $T_J = 25^{\circ}C$. When supply voltages are \pm 15V, no-load operating junction temperature may rise 40-60°C above ambient and more under load conditions. Accordingly, Vo_D may change one to several mV, and I_B and I_{OS} will change significantly during warm-up. Refer to I_B and I_{OS} vs. temperature graph for expected values.


Note 3: Measured in still air 7 minutes after application of power.


Typical Performance Characteristics



Auxiliary Circuits









* Noise voltage includes contribution from source resistance.

Typical Applications

Unity Gain Amplifier




10X Buffer Amplifier




TYP. BW3dB = 10 MHz

100X Buffer Amplifier




TYP. BW3dB = 5 MHz

Non-Compensated Unity Gain Inverter




TYP. BW3dB = 70 MHz

High Speed Sample and Hold



High Speed Current Mode MUX



Applications Information

Power Supply Decoupling

The LH0032/LH0032C, like most high speed circuits, is sensitive to layout and stray capacitance. Power supplies should be by-passed as near to pins 10 and 12 as practicable with low inductance capacitors such as 0.01 µF disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

Input Current

Because the input devices are FETs, the input blas current may be expected to double for each 11°C junction temperature rise. This characteristic is plotted in the typical performance characteristics graphs. The device will self-heat due to internal power dissipation after application of power thus raising the FET junction temperature 40-60°C above free-air ambient temperature when supplies are $\pm 15 \text{V}$. The device temperature will stabilize within 5-10 minutes after application of power, and the input bias currents measured at that time will be indicative of normal operating currents. An additional rise would occur as power is delivered to a load due to additional internal power dissipation.

There is an additional effect on input bias current as the input voltage is changed. The effect, common to all FETs, is an avalanche-like increase in gate current as the FET gate-to-drain voltage is increased above a critical value depending on FET geometry and doping levels. This effect will be noted as the input voltage of the LH0032 is taken below ground potential when the supplies are $\pm 15 \mathrm{V}$. All of the effects described here may be minimized by operating the device with $\mathrm{V}_{\mathrm{S}} \leqslant \pm 15 \mathrm{V}$.

These effects are indicated in the typical performance curves.

Input Capacitance

The input capacitance to the LH0032/LH0032C is typically 5 pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.

In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the non-inverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a picofarad.

Heat Sinking

While the LH0032/LH0032C is specified for operation without any explicit heat sink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small heat sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.

For additional applications information see Application Note AN-253.



LH0044 Series Precision Low Noise Operational Amplifiers

General Description

The LH0044 Series is a low noise, ultra-stable, high gain, precision operational amplifier family intended to replace either chopper-stabilized monolithic or modular amplifiers. The devices are particularly suited for differential mode, inverting, and non-inverting mode applications requiring very low initial offset, low offset drift, very high gain, high CMRR, and high PSRR. In addition, the LH0044 Series' low initial offset and offset drift eliminate costly and time consuming null adjustments at the systems level. The superior performance afforded by the LH0044 Series is made possible by advanced processing and testing techniques, as well as active laser trim of critical metal film resistors to minimize offset voltage and drift. Unique construction eliminates thermal feedback effects.

The LH0044 Series is an excellent choice for a wide range of precision applications including strain gauge bridges, thermocouple amplifiers, and ultrastable reference amplifiers. The LH0044 and LH0044A are

guaranteed over the temperature range of -55°C to +125°C, and the LH0044AC, LH0044B, and LH0044C are guaranteed from -25°C to +85°C. The device is available in standard TO-5 op amp pin out and is compatible with LM108A, LM725, and LM741 type amplifiers.

Features

■ Low input offset voltage

25μV max

Excellent long-term stability

±1µV/month max

Low offset drift

 $0.5\mu V/^{\circ}C$ max

Very low noise

 $0.7\mu Vp \cdot p \max 0.1 Hz$ to 10 Hz

■ High CMRR and PSRR

120 dB min


■ High open loop gain

120 dB min ±13V min

■ Wide common-mode range

■ Wide supply voltage range ±2V to ±20V

Equivalent Circuit and Connection Diagram



Metal Can Package

TOP VIEW

Case is electrically isolated

Note: Compensation is not normally required. However, for maximum stability, a $0.01\mu F$ capacitor should be placed between pins 7 and 8 when device is used below closed loop pains of 10.

Order Number LH0044H. LH0044AH, LH0044CH, LH0044ACH, LH0044BH See Package H08B

Absolute Maximum Ratings

 Supply Voltage
 ±20V

 Power Dissipation
 600 mW

 Differential Input Voltage (Note 4)
 ±1V

 Input Voltage (Note 5)
 ±15V

 Output Short-Circuit Duration
 Continuous

 Operating Temperature Range
 -55°C to +125°C

 LH0044, LH0044A
 -25°C to +85°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 seconds)
 300°C

DC Electrical Characteristics (Note 1)

				LI	MITS			
PARAMETER	CONDITIONS	LH	0044A/LH00	44AC	LH0044	/LH0044B/L	.H0044C	UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	1
Input Offset Voltage	$T_A = 25^{\circ}C$, $R_S = 50\Omega$, $V_{CM} = 0V$ LH0044C Only		8	25		12	50 100	μ' μ'
Input Offset Voltage	R _S = 50Ω, V _{CM} = 0V LH0044A and LH0044B Only			55 75			180 80	μ' μ'
Average Input Offset Voltage Drift	T _{MIN} ≤ T _A ≤ T _{MAX} LH0044B Only		0.1	0.5		0.2	1.3 0.5	μV/° μV/°
Long-Term Stability	(Note 2)		0.2	1.		0.3	. 2	μV/mont
Input Noise Voltage (Note 3)	BW = 0.1 Hz to 10 Hz, R _S = 50Ω R _S = 10 k Ω Imbalance		0.35 0.50	0.7 0.9		0.35 0.50	0.8 1.0	μVp μVp
Thermal Feedback Coefficient			0.005			0.005		μV/m¹
Open Loop Voltage Gain	R _L = 10 kΩ	120	145		114	140		d
Common-Mode Rejection Ratio	$-10V \le V_{CM} \le + 10V$	120	145		114	140		d
Power Supply Rejection Ratio	$\pm 3V \le V_S \le \pm 18V$	120	145		114	140		d
Input Voltage Range		±13	±13.8		±12	±13.5		1
Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	±13	±13.7		±12	±13.5		
Input Offset Current	$25^{\circ}C \le T_{A} \le T_{MAX}$ $T_{MIN} \le T_{A} \le 25^{\circ}C$		1.0	2.5 5.0		1.5	5.0 10.0	n n
Average Input Offset Current Drift			5	40		15	80	pA/°
Input Bias Current	$25^{\circ}C \le T_{A} \le T_{MAX}$ $T_{MIN} \le T_{A} < 25^{\circ}C$		8.5	15 50	·	- 10	30 100	n
Average Input Bias Current Drift			50	300	1	100	600	pA/°
Differential Input Impedance		5	10		2.5	8		М
Common-Mode Input Impedance			2 x 10 ¹¹			2 x 10 ¹¹		
Supply Current	I _L = 0		0.9	3.0		1.0	4.0	m
Power Dissipation			27	90		30	120	m m

AC Electrical Characteristics $T_A = 25^{\circ}C$, $V_S = \pm 15V$

PARAMETER	CONDITIONS	TYP	UNITS
Input Noise Voltage	$R_S = 1 k\Omega$, $f_O = 10 Hz$ $R_S = 1 k\Omega$, $f_O = 1 kHz$	11 9	nV/√Hz nV/√Hz
Slew Rate	$A_V = +1$, $R_L = 10 \text{ k}\Omega$, $V_{IN} = \pm 10 \text{ V}$	0.06	V/μs
Large Signal Bandwidth	$A_V = +1$, $R_L = 10 \text{ k}\Omega$, $V_{IN} = \pm 10 \text{ V}$	1	kHz
Overload Recovery Time	$A_V = +100$, $V_{IN} = -100$ mV, $\Delta V_{IN} = 200$ mV	5	μs
Small Signal Bandwidth	$A_V = +1$, $R_L = 10 \text{ k}\Omega$	400	kHz
Small Signal Rise Time	$A_V = +1$, $R_L = 10 \text{ k}\Omega$, $V_{IN} = 10 \text{ mV}$	2.5	μς
Overshoot	$A_V = +1$, $R_L = 10 \text{ k}\Omega$, $V_{IN} = 10 \text{ mV}$, $C_L = 100 \text{ pF}$	10	%

Note 1: All specifications apply for all device grades, at $V_S = \pm 15V$, and from T_{MIN} to T_{MAX} unless otherwise specified. T_{MIN} is -55°C and T_{MAX} is +125°C for the LH0044A and LH0044C. Typicals are given for $T_A = 25$ °C.

Note 2: This parameter is not 100% tested; however, 90% of the devices are guaranteed to meet this specification after one month of operation and after initial turn-on stabilization.


Note 3: Noise is 100% tested on the LH0044A, LH0044AC and LH0044B only. 90% of the LH0044 and LH0044C devices are guaranteed to meet this specification.

Note 4: The inputs are shunted by back-to-back diodes for over-voltage protection. Excessive current will flow for differential input voltages in excess of 1V. Input current should be limited to less than 1 mA.

Note 5: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Typical Performance Characteristics

FREQUENCY (Hz)



FREQUENCY (Hz)

TEMPERATURE (°C)

Applications Information

LOW DRIFT CONSIDERATIONS

Achieving ultra-low drift in practical applications requires strict attention to board layout, thermocouple effects, and input guarding. For specific recommendations refer to AN-63 and AN-79.

A point worth stressing with regard to low drift specifications is testing of the LH0044. Simply stated—it is virtually impossible to test the device using a thermoprobe or other form of local heating. A one degree centigrade temperature gradient can account for tens of microvolts of virtual offset (or drift). The test circuit of Figure 1 is recommended for use in a stabilized oven or continuously stirred oil bath with the entire circuit inside the oven or bath. Isothermal layout of the resistors is advised in order to minimize thermocouple induced EMF's.




FIGURE 1. LH0044 Temperature Test Circuit

OVER COMPENSATION

The LH0044 may be overcompensated in order to minimize noise bandwidth by paralleling the internal 100 pF capacitor with an external capacitor connected between pins 1 and 6. Unity gain frequency may be predicted by:

$$f = \frac{4 \times 10^{-5}}{100 \text{ pF} + C_{\text{ext}} \text{ pF}} \text{ (Hz)}$$

COMPENSATION

For closed loop gains in excess of 10, no external components are required for frequency stability. However, for gains of 10 or less, a $0.01\mu F$ disc capacitor is recommended between pin 7 (V⁺) and pin 8 (Comp). An improvement in ac PSRR will also be realized by use of the $0.01\mu F$ capacitor.

OFFSET NULL

In general, further nulling of LH0044 is neither necessary nor recommended. For most applications the specified initial offset is sufficient.

However, for those applications requiring additional null, an obvious temptation might be to place a pot between pins 1 and 8 with the wiper returned to V^+ . This technique will usually result in reduced gain and increased offset drift due to mismatch in the TCR of the pot and R1 and R2. The technique is, therefore, not generally recommended.

The recommended technique for offset nulling the LH0044 is shown in *Figure 2*. Null is accomplished in A_2 and all errors are divided by the closed loop gain of the LH0044. Additional offset and drift incurred due to use of A_2 is less than $1\mu V/V$ for V^+ and V^- changes and $0.01\mu V/^{\circ}C$ drift for the values shown in *Figure 2*.






FIGURE 2. LH0044 Null Technique

Typical Applications




Buffered Output for Heavy Loads




X1000 Instrumentation Amp

Typical Applications (Continued)



Precision Dual Tracking Regulator





All resistors are part of National's RA201 resistor array.

OVERALL GAIN			JUMPER PINS ON RA201		
X1	X1	, X1 .			
X2	X1	X2	5 to 7, 12 to 10		
X5	X1 ·	X5	6 to 7, 11 to 10		
X10	X10	X1	2 to 15		
X20	X10	X2	2 to 15, 5 to 7, 12 to 1		
X50	X10	X5	2 to 15, 6 to 7, 11 to 1		
X100	X100.	X1	1 to 16		
X200	X100	X2	1 to 16, 5 to 7, 12 to 1		
X500	X100	X5	1 to 16, 6 to 7, 11 to 1		
X995	X199	X5	1 to 14, 6 to 7, 11 to 1		

Precision Instrumentation Amplifier

Noise Test Circuit





\ 10 .. \ /..\/



LH0045/LH0045C Two Wire Transmitter

General Description

The LH0045/LH0045C Two Wire Transmitters are linear integrated circuits designed to convert the voltage from a sensor to a current, and send it through to a receiver, utilizing the same simple twisted pair as the supply voltage.

The LH0045 and LH0045C contain an internal reference designed to power the sensor bridge, a sensitive input amplifier, and an output current source. The output current scale can be adjusted to match the industry standards of 4.0 mA to 20 mA or 10 mA to 50 mA.

Designed for use with various sensors, the LH0045/ LH0045C will interface with thermocouples, strain gauges, or thermistors. The use of the power supply leads as the signal output eliminates two or three extra wires in remote signal applications. Also, current output minimizes susceptibility to voltage noise spikes and eliminates line drop problems.

Features


- High consistent


High sensitivity	<i>></i> 10 μΑ/μ∨
■ Low input offset voltage	1.0 mV
 Low input bias current 	2.0 nA
■ Single supply operation	10V to 50V
Programmable bridge reference (LH0045G)	5.0V to 30V

- Non-interactive span and null adjust
- Over compensation capability
- Supply reversal protection

The LH0045/LH0045C is intended to fulfill a wide variety of process control, instrumentation, and data acquisition applications. The LH0045 is quaranteed over the temperature range of -55°C to +125°C; whereas the LH0045C is guaranteed from -25°C to +85°C.

Equivalent Schematic and Connection Diagrams





Absolute Maximum Ratings

Supply Voltage (L1 to common) +50V Input Current ±20 mA Input Voltage (Either Input to Common) 0V to V_{REF} Differential Input Voltage ±20 V Output Current (Either L1 or L2) 50 mA Reference Output Current 5.0 mA Power Dissipation LH0045G 1.5W LH0045K 3.0W Operating Temperature Range LH0045 -55°C to +125°C LH0045C

Storage Temperature Range

-25°C to +85°C -65°C to +150°C

300°C


Lead Temperature (Soldering, 10 seconds)


Electrical Characteristics (Note 1)


	PARAMETER	CONDITIONS	LIMITS						
			LH0045			LH0045C			UNITS
			·MIN	TYP	MAX	MIN	TYP	MAX	1
	Input Offset Voltage (V _{OS})	$I_S = 4.0 \text{ mA}, T_A = 25^{\circ}\text{C}$ $I_S = 4.0 \text{ mA}$		0.7	2.0 3.0		2.0	7.5 10	mV mV
	Offset Voltage Temperature Coefficient (ΔV _{OS} /ΔT)	I _S = 4.0 mA		3.0			6.0		μV/°C
	Input Bias Current (I _B)	$T_A = 25^{\circ}C$		0.8	2.0 3.0		1.5	7.0 10	nA nA
	Input Offset Current (I _{OS})	T _A = 25°C		0.05	0.2 0.4		0.2	1,0 1,5	nA nA
	Open Loop Transconductance (g _{MOL})	$\Delta I_S = 4.0 \text{ mA}$ to 20 mA $\Delta I_S = 10 \text{ mA}$ to 50 mA	10 ⁶ 2×10 ⁶	10 ⁷ 2×10 ⁷		10 ⁶ 2×10 ⁶	10 ⁷ 2x10 ⁷		μ υ υ
•	Supply Voltage Range (V _S)	LH0045G pins 5 and 6 open	9.0 15		50 50	9.0 15		50 50	V
	Input Voltage Range (V _{IN})	LH0045G pins 5 and 6 open	1.0 1.0		3.3 7.6	1.0 1.0		3.3 7.6	· v
	Open Loop Output Impedance (R _{OUT})	$V_S = 10V$ to 45V, $t_S = 4.0$ mA, $t_A = 25$ °C		1.0			1.0		MΩ
	Common Mode Rejection Ratio (CMRR)	$\Delta V_{IN} = 1.0V$ to 3.3V, I _S = 12 mA	0.1	0.05		0.1	0.05		mV/V
٠	Power Supply Rejection Ratio (PSRR)	ΔV_S = 10V to 45V, I_S = 12 mA	0.1	0.01		0.1	0.01		mV/V
	Open Loop Supply Current (I _{SOL})	V _S = 50V		2.0	3.0		2.0	3.0	mA
	Reference Voltage Load Regulation (ΔV _{REF} /ΔI _{REF})	$\Delta I_{REF} = 0$ mA to 2.0 mA, $T_A = 25^{\circ}$ C		0.05	0.2		0.05	0.2	%
	Reference Voltage Line Regulation (ΔV _{REF} /ΔV _S)	$\Delta V_S = 10V \text{ to } 45V,$ $T_A = 25^{\circ}C$		0.3	0.5		0.3	0.7	mV/V
	Reference Voltage Temperature Coefficient ($\Delta V_{REF}/\Delta T$)	I _{REF} = 2.0 mA		0.004	;		0.004	}	%/°C
	Reference Voltage (V _{REF})	$I_{REF} = 2.0 \text{ mA}, T_A = 25^{\circ}\text{C}$ $I_{REF} = 2.0 \text{ mA}, T_A = 25^{\circ}\text{C},$ LH0045G pins 5 and 6 open	4.3 8.6	5.1 10.3	5.9 12	4.3 8.6	5.1 10.3	5.9 12	v v
	Resistor R9	I _S = 12 mA, T _A = 25°C	95	100	105	95	100	105	Ω
	Average Temperature Coefficient of R9 (TCR ₉)	i _S = 12 mA		50	300		50	300	PPM/°C
	Resistor R5	I _S = 1.0 mA, T _A = 25°C	950	1000	1050	950	1000	1050	Ω
	Average Temperature Coefficient of R5 (TCR ₅)	1 _S = 1.0 mA		50	300		50	300	PPM/°C
	Input Resistance (R _{IN})	T _A = 25°C		50		1	50		MΩ


Note 1: Unless otherwise specified, these specifications apply for $\pm 10V \le V_S \le \pm 50V$, pin 5 shorted to pin 6 on the LH0045G, over the temperature range $\pm 55^{\circ}$ C to $\pm 125^{\circ}$ C for the LH0045 and $\pm 25^{\circ}$ C to $\pm 85^{\circ}$ C for the LH0045C.


Typical Performance Characteristics


































Typical Applications




FOR 1 μ A FULL SCALE, R_M = V_{1M}/1 μ A = SOURCE IMPEDANCE @ PIN 11 e.g., V_M (FULL SCALE) = 10 mV, R_M = 10k BRIDGE IMPEDANCE = 8.06, \odot R = 10k \leftrightarrow 0.0k = 9.2k


Thermocouple Input Transmitter



Resistance Bridge Input Transmitter




Electronic Temperature Sensor



Remote Sensing Digital Thermometer

^{*}Pin numbers refer to 'G' package. All voltages indicated by () are measured with respect to common, pin 3.

Typical Applications (Cont'd)



*Pin numbers refer to 'G' package. All voltages indicated by () are measured with respect to common, pin 3.

Instrumentation Amplifier Transmitter

Applications Information

CIRCUIT DESCRIPTION AND OPERATION

A simplified schematic of the LH0045/LH0045C is shown in Figure 1. Differential amplifier, $\rm A_2$ converts very low level signals to an output current via transistor 01. Reference voltage diode D1 is used to supply voltage for operation of $\rm A_2$ and to bias an external bridge. Current source $\rm I_1$ minimizes fluctuation in the bridge reference voltage due to changes in $\rm V_S$.

In normal operation, the LH0045/LH0045C is used in conjunction with an external bridge comprised of R_{B1} through R_{B4} . The bridge resistors in conjunction with bridge return resistor, R5, bias A_2 in its linear region and sense the input signal; e.g. R_{B4} might be a strain sensitive resistor in a strain gauge bridge. R_{T} is adjusted to purposely unbalance the bridge for 4.0 mA output (null) for zero signal input. This is accomplished by forcing $2.5\mu A$ more through R_{B3} than R_{B4} .

The $2.5\mu A$ imbalance causes a voltage rise of $(2.5\mu A)$ x (100Ω) or $250\mu V$ at the top of R_{B3} . Terminal L2 may be viewed as the output of an op amp whose closed loop gain is approximately $R_F/R_{B3}=1600$.

The $250\mu V$ rise at the top of R_{B3} causes a voltage drop of (1600) x (250 μV) or -0.4V across R9. An output current, $l_{\rm S}$, equal to 0.4V/R9 or 4.0 mA is thus established in Q1. If R_{B4} is now decreased by 1.0 Ω (due to application of a strain force), a -1.0 mV change in input voltage will result. This causes L2 to drop to -2.0V. The output current would then be $2.0V/100\Omega$ or 20 mA (Full Scale). If R_{B3} is a resistor of the same material as R_{B4} but not subjected to the strain, temperature drift effects will be equal in the two legs and will cancel.

In actual practice the loading effects of R_{B2} on the gain (span) and R_{F} on output current must be taken into account.




FIGURE 1. LH0045 Simplified Schematic

THERMAL CONSIDERATIONS

The power output transistor of the LH0045 is thermally isolated from the signal amplifier, A2. Nevertheless, a change in the power dissipation will cause a change in the temperature of the package and thus may cause amplifier drift. These temperature excursions may be minimized by careful heat sinking to hold the case temperature equal to the ambient. With the TO-8 (G) package this is best accomplished by a clip-on heat sink such as the Thermalloy #2240A or the Wakefield #215-CB. The 8 lead TO-3 is particularly convenient for heat sinking, in that it may be bolted directly to many commercial aluminum heat sink extrusions, or to the chassis. In both packages the case is electrically isolated from the circuit.

In addition, the power change can be minimized by operating the device from relatively high supply voltages in series with a relatively high load resistance. When the signal forces the supply current higher, the voltage across the device will be reduced and the internal power dissipation kept nearly equal to the low current, high voltage condition.

For example, take the case of a 4.0 mA to 20 mA transmitter with a 24V supply and a 100Ω load resistance. The power at 4.0 mA is $(23.6V) \times (4.0 \text{ mA}) = 94.4 \text{ mW}$ while at full scale the power is $(22V) \times (20 \text{ mA}) = 440 \text{ mW}$. The net change in power is 345 mW. This change in power will cause a change in temperature and thus a change in offset voltage of A_2 .

If the optimum load resistance of 800Ω (from Figure 2) is used, the power at null is $[24V-(4.0~\text{mA})~\text{x}~(800\Omega)]$ (4.0 mA) = 83 mW. The power at full scale is $[24V-(20~\text{mA})~\text{x}~(800\Omega)]$ (20 mA) = 160 mW. The net change is 77 mW. This change is significantly less than without the resistor.

If the supply voltage is increased to 48V and the load resistance chosen to be the optimum value from Figure 2 (1.95k), then the power at null is $[48V - (4.0 \text{ mA}) \times (1.95k)]$ (4.0 mA) = 160.8




FIGURE 2. Optimum Load Resistance vs Supply Voltage

mW and the power at full scale is $[48 - (20) \times (1.95k)]$ (20 mA) = 180 mW for a net change of 19.2 mW.

Note that the optimized load resistance is actually the sum of the line resistance, receiver resistances and added external load resistance. However, in many applications the line resistance and receiver resistances are negligible compared to the added external load resistance and thus may be omitted in calculations.

AUXILIARY PINS

The LH0045 has several auxiliary pins designed to provide the user with enhanced flexibility and performance. The following is a discussion of possible uses for these pins.

Programmable V_{REF} — Pins 5 and 6 (LH0045G Only)

The LH0045G provides pins 5 and 6 to allow the user to program the value of the reference voltage. The factory trimmed 10V value is obtained by leaving 5 and 6 open. A short between 5 and 6 will program the reference to a nominal 5.1V (equivalent to the fixed value used in the LH0045K).

A resistor or pot may be placed between pin 5 and common (pin 3) to obtain reference voltages between 10V and 30V or between pin 5 and pin 7 for reference voltages below 10V. Increased reference voltage might be useful to extend the positive common mode range or to accommodate transducers requiring higher supply voltage. A plot of resistance between pin 5 and pin 3 versus V_{BEF} is given in the typical electrical characteristics section. VREF may be adjusted about its nominal value by arranging a pot from V_{REF} to common and feeding a resistor from the wiper into pin 5 so that it may either inject or extract current. Lastly, pin 5 may be used as a nominal 1.7V reference point, if care is taken not to unduly load it with either dc current or capacitance. Obviously, higher supply voltages must be used to obtain the higher reference values. The minimum supply voltage to reference voltage differential is about 4.0V.

Bridge Return

An applications resistor is provided in the LH0045 with a nominal value of 1.0 $k\Omega.$ The primary application for the resistor is to maintain the minimum common mode input voltage (1.0V) required by the signal amplifier, $A_2.$ A typical input application might utilize a strain gauge or thermistor bridge where the resistance of the sensor is $100\Omega.$ Since only 1.0 mA may be drawn from V_{REF} , the 1.0 $k\Omega$ bridge return resistor is used to bias A_2 in its linear region as shown in Figure 3.




FIGURE 3. Use of Bridge Return

Over Compensation — Pin 8 (LH0045G), Pin 6 (LH0045K)

Over compensation of the signal amplifier, A₂ may be desirable in dc applications where the noise-bandwidth must be minimized. A capacitor should be placed between pin 8 (pin 6 on the LH0045K) and pin 3, common.

Typically,

$$f_{3db} = \frac{1}{2 \pi R (C_1 + C_{EXT})}$$

where:

 $R = 400 M\Omega$

C1 = Internal Compensation Capacitor = 100 pF

C_{EXT} = External (over-compensation) Capacitor

Input Guard - Pins 9 and 12 (LH0045G)

Pins 9 and 12 have no internal connection whatever and thus need not be used. In some critical low current applications there may be an advantage to running a guard conductor between the inputs and the adjacent pins to intercept stray leakage currents. Pins 9 and 12 may be connected to this guard to simplify the PC board layout and allow the guard to continue under the device. (See AN-63 for further discussion of guarding techniques.)

NULL AND SPAN ADJUSTMENTS

Most applications of the LH0045 will require potentiometers to trim the initial tolerances of the sensor, the external resistors and the LH0045 itself. The preferred adjustment procedure is to stimulate the sensor, alternating between two known values, such as zero and full scale. The span and null are adjusted by monitoring the output current on a chart recorder, meter, or oscilloscope. A full scale stimulus is applied to the sensor and the span potentiometer adjusted for the desired full scale. Then, to adjust the null, apply a zero percent signal to the sensor and adjust the null potentiometer for the desired zero percent current indication.

If it is impractical to cycle the sensor during the calibration procedure, the signal may be simulated electrically with two cautions: 1) the calibration

signal must be floating and 2) the calibration thus achieved does not account for sensor inaccuracies and/or errors in the signal generator.

SENSOR SELECTION

Generally it is easiest to use an insulated sensor. If it is necessary to use a grounded sensor, the power supply must be isolated from chassis ground to avoid extraneous circulating currents.

DESIGN EXAMPLE

There are numerous circuit configurations that may be utilized with the LH0045. The following is intended as a general design example which may be extended to specific cases.

Circuit Requirements

Output Characteristics

a. 0% = 4.0 mA (NULL)

b. 100% = 20 mA (SPAN = 16 mA)

c. Supply Voltage = 24V

Input (Sensor) Characteristics

a. $V_{IN} = 100 \text{ mV}$ (Full Scale)

b. $V_{IN} = 0 \text{ mV (Zero Scale)}$

c. Source Impedance $\leq 1.0\Omega$

General Characteristics

a. $0^{\circ}C \leq T_A \leq +75^{\circ}C$

b. Overall Accuracy < 0.5%




FIGURE 4. Design Example Circuit

Selection of RF

Input bias current to the LH0045C is guaranteed less than 10 nA. Furthermore, the change in I_B over the temperature range of interest is typically under 1.0 nA. If I_2 $_{SPAN}$ is selected to be 1.0 μ A (1000 Δ I_B) errors due to Δ I_B/Δ T will be less than 0.1%. For SPAN = 16 mA.

 $V_{SPAN} = \Delta V_1 = -(16 \text{ mA})(R9) = -1.6V$

where R9 = Internal Current Set Resistor = 100Ω For $I_{2 \text{ SPAN}}$ = $1.0\mu\text{A}$,

$$R_F = \frac{V_{SPAN}}{I_{2 SPAN}} = \frac{-1.6V}{1.0\mu A} = 1.6M$$

 $R_F = 1.6 M\Omega$

NOTE: For applications with DC gain (ratio of feed-back and input resistance) less than 8, it is recommended that a Schottky barrier diode be connected between pin 11 (cathode) and pin 3 (anode). This prevents the possibility of latch up resulting from the inverting input being forced beyond the amplifier supply voltage during power up.

Selection of R_{B1} and R_{B2}

The minimum input common mode voltage, V_{MIN} required at the pin 10 input of A_2 is 1.0V. Furthermore, the maximum open loop supply current (I_{SOL}) drawn by the LH0045 is 3.0 mA. That leaves $I_{MIN} = 4.0$ mA - 3.0 mA = 1.0 mA left to bias the bridge at null. Hence:

$$R_{B2} \ge \frac{V_{MIN}}{I_{MIN}} = \frac{1.0V}{1.0 \text{ mA}} = 1.0 \text{ k}\Omega$$

And,

$$\frac{V_{REF} R_{B2}}{R_{B1} + R_{B2}} = 1.0V$$

$$R_{B1} = R_{B2} \frac{V_{REF} - 1.0V}{1.0V}$$

$$= 1.0k (5.1 - 1.0)$$


$$R_{B1}\cong 4.0~k\Omega$$

Alternatively, an LM113, 1.22V reference diode, or an op amp such as the LM108 may be used to bias the signal amplifier, A_2 as shown in Figure 5. These techniques have the advantage of lowering the impedance seen at pin 10.

Selection of Ros

 R_{OS} is selected to provide the null current of 4.0 mA, $V_{1\ NULL}$ = 4.0 mA x 100Ω = 0.4V. From previous calculations we know that V_{MIN} = 1.0V. The voltage pin 11, V_{2} is:

$$\label{eq:V2} V_2 = V_{MIN} + V_{OS} \cong V_{MIN}$$
 for $V_{IN} = 0V$



Hence, the current required to generate the null voltage, I_{2 NULL} is:

$$I_{2 \text{ NULL}} = \frac{V_{\text{MIN}} - V_{1 \text{ NULL}}}{R_{\text{F}}}$$

$$=\frac{1.0V - (-0.4V)}{1.6 \text{ M}\Omega} = 0.875\mu\text{A}$$

This current must be provided by R_{OS} from V_{REF} ; hence:

$$R_{OS} = \frac{V_{REF} - V_{MIN}}{I_{2 \, NULL}}$$

The nominal value for V_{REF} is 5.1V, therefore the nominal value for R_{OS} is:

$$\frac{5.1V - 1.0V}{0.875\mu A}$$
 or

 $R_{OS} = 4.6 M\Omega$

It should be noted however, that the variation of V_{REF} may be as high as 5.9V or as low as 4.3V. Furthermore, the tolerances of R9 (100 Ω), R_{B1}. R_{B2}, and the input V_{OS} of A₂ would predict values for R_{OS} as low as 3.98M and as high as 5.43M. The implication is that in the specific case, R_{OS} should be implemented with a pot, of appropriate value, in order to accommodate the tolerances of V_{REF}, R9, V_{OS}, R_{B1}, R_{B2}, etc.

Selection of R

SPAN is required to be 16 mA. From feedback theory and the gain equation we know:

$$I_{SPAN} = V_{IN} \frac{R_F}{R} \times \frac{1}{R9}$$

where:

R = total impedance in signal path between pin 10 and pin 11

 $R9 = Current setting resistor = 100\Omega$

V_{IN} = Full scale input voltage = 100 mV




FIGURE 5. Alternate Biasing Techniques

As before, uncertainties in device parameters might dictate that R_{F} be made a pot of appropriate value.

Summary of the Steps to Determine External Resistor Values

- Select I_{FULL} SCALE = I_{NULL} + I_{SPAN} for the desired application. (I_{NULL} is frequently 4.0 mA and I_{FULL} SCALE is frequently 20 mA.)
- 2. Select I_{2 SPAN} so that it is large compared to ΔI_B . 1000 ΔI_B is a good value.
- 3. Determine $V_{SPAN} = \Delta V_2 = (I_{SPAN})(R9)$.
- 4. Determine R_F = (V_{SPAN}/I_{2 SPAN})
- Select

$$R_{B2} \ge \frac{V_{MIN}}{I_{MIN}}$$

$$R_{B2} \ge \frac{1 \text{ VOLT}}{I_{NIJI} - I_{SOI}}$$

Where:

 V_{MIN} = minimum common mode input voltage I_{MIN} = minimum available bridge current I_{SOL} = maximum open loop supply

6. Determine

$$R_{B1} = R_{B2} \frac{V_{REF} - V_{MIN}}{V_{MIN}}$$

- 7. Determine V_{2 NULL} = I_{NULL} R9
- 8. Determine

$$I_{2 \text{ NULL}} = \frac{V_{\text{MIN}} - V_{2 \text{ NULL}}}{R_{\text{E}}}$$

9. Determine

$$R_{OS} = \frac{V_{REF} - V_{MIN}}{I_{2NULL}}$$

10. Determine

$$R = \frac{(V_{IN}) (R_F)}{(I_{SPAN}) (R9)}$$

Where:

VIN = Sensor full scale output voltage

ERROR BUDGET ANALYSIS

Errors Due to Change in V_{REF} (ΔV_{REF})

There are several factors which could cause a change in V_{REF} . First, as the ambient temperature changes, a V_{REF} drift of ± 0.2 mV/°C might be expected. Secondly, supply voltage variations could cause a 0.5 mV/V change in V_{REF} . Lastly, self-heating due to power dissipation variations can cause drift of the reference.

An overall expression for change in V_{REF} is:

$$\Delta V_{REF} = \underbrace{\{(\theta)(\Delta P_{DISS}) + \Delta T_A\}}_{\text{Thermal Effects}} \underbrace{\frac{\Delta V_{REF}}{\Delta T}}_{\text{Thermal Effects}} + \underbrace{\frac{\Delta V_{REF}}{\Delta V_S}}_{\text{Supply Voltage Effects}}$$

Where:

θ = Thermal resistance, either junction-to-ambient to junction to case

 ΔP_{DISS} = Change in avg. power dissipation

 ΔT_A = Change in ambient temperature

 $\frac{\Delta V_{REF}}{\Delta T} = \frac{\text{Reference voltage drift}}{(\text{in mV/}^{\circ}\text{C})}$

 $\frac{\Delta V_{REF}}{\Delta V_{S}} = \text{Line regulation of } V_{REF}$

Several steps may be taken to minimize the bracketed terms in the equation above. For example, operating the LH0045G with a heat-sink reduces the thermal resistance from $\theta_{JA}=83^{\circ}\text{C/W}$ to $\theta_{JC}=60^{\circ}\text{C/W}$. For the LH0045K (TO-3) $\theta_{JA}=40^{\circ}\text{C/W}$ may be reduced to $\theta_{JC}=25^{\circ}\text{C/W}$ by using a heat sink. The ΔP_{DISS} term may be significantly reduced using the power minimization technique described under "Thermal Considerations." For the design example, ΔP_{DISS} is reduced from 384 mW to 77 mW (R $_{L}=800\Omega$.). Evaluating the LH0045G with a heat-sink and R $_{L}=800\Omega$ yields.

$$\Delta V_{REF} = \left(\frac{60^{\circ}C}{W} (0.077W) + 75^{\circ}C\right) \left(\frac{0.2 \text{ mV}}{^{\circ}C}\right) + \frac{0.5 \text{ mV}}{V} (16V)$$

 $\Delta V_{REF} = 24 \text{ mV}$

The LH0045K (TO-3) under the same operating conditions would exhibit a $\Delta V_{REF}\cong$ 23 mV.

An expression for error in the output current due to ΔV_{REF} is:

$$\frac{\Delta I_{S}}{I_{SPAN}} \quad (\%) = 100 \frac{(K) (R_{OS})(\Delta V_{REF}) - (1-K)(\Delta V_{REF})(R_{F})}{(R_{S})(R_{OS})(I_{SPAN})}$$

Where:

 ΔV_{REF} = Total change in V_{REF}

$$K = \frac{R_{B2}}{R_{B1} + R_{B2}}$$

R9 = Current set resistor

I_{SPAN} = Change in output current from 0% to 100%

For example, $\Delta V_{REF}=24$ mV, K = 0.2, R9 = 100Ω , $I_{SPAN}=16$ mA. Hence, a 0.12% worst case error might be expected in output currents due to ΔV_{REF} effects.

Error Due to VOS Drift

One of the primary causes of error in I_S is caused by V_{OS} drift. Drift may be induced either by self heating of the device or ambient temperature changes. The input offset voltage drift, $\Delta V_{OS}/\Delta T$, is nominally $3.3\mu V/^{\circ} C$ per millivolt of initial offset. An expression for the total temperature dependent drift is:

$$\Delta V_{OS} = [(\theta)(\Delta P_{DISS}) + \Delta T_{A}] \frac{\Delta V_{OS}}{\Delta T}$$

Where:

 θ = Thermal resistance either junctionto-ambient or junction-to-case

 ΔP_{DISS} = Change in average power dissipation

 ΔT_A = Change in ambient temperature

The bracketed term may be minimized by heat sinking and using the power minimization technique described under "Thermal Considerations." For the LH0045G design example, $\Delta V_{OS} = 0.352 \ mV$ under ambient conditions and $0.263 \ mV$ using a heat-sink and $R_L = 800\Omega$. Comparable V_{OS} for the LH0045K would be $0.254 \ mV$.

The error in output current due to ΔV_{OS} is:

$$\frac{\Delta I_{S}}{I_{SPAN}} \text{ (in \%) = } 100 \times \frac{\Delta V_{OS}}{V_{IN (FULL SCALE)}}$$
$$= 100 \times \frac{R_{F}}{(R)(R9)(I_{SPAN})}$$

For the design example, ΔV_{OS} = 0.263 mV, V_{IN} (Full Scale) = 100 mV. Hence, 0.26 mV \div 100 mV or 0.26% worst case error could be expected in output current effects.

Errors Due to Changes in R9

The temperature coefficient of R9 (TCR) will produce errors in the output current. Changes in R9 may be caused by self-heating of the device or by ambient temperature changes.

$$\frac{\Delta I_{S}}{I_{SPAN}} \text{ (in \%) = 100 } \frac{\Delta R9}{\Delta T} \text{ (θ P_{DISS} + ΔT_{A})}$$

Where:

 $\theta = \mbox{Thermal resistance either from } \\ \mbox{junction-to-ambient or junction-to-} \\ \mbox{case}$

 ΔP_{DISS} = Change in average power dissipation

ΔT_A = Change in ambient temperature

$$\frac{\Delta R9}{\Delta T} = TCR \text{ of } R9$$

Using the LH0045G design example, $\Delta R9/\Delta T = 0.03\%/^{\circ}C$, hence a 3.2% worst case error in output current might be expected for operation without a heat sink over the temperature range.

Heat sinking the device and using R_L = 800Ω , reduces $\Delta I_S/I_{SPAN}$ to 2.3%. Comparable error for the LH0045K would also be about 2.3%.

The error analysis indicates that the internal current set resistor, R9 is inadequate to satisfy high accuracy design criterion. In these instances, an external 100Ω resistor should be substituted for R9.

Obviously, the TCR of the resistor should be low. Metal film or wire-wound resistors are the best choice offering TCR's less than 10 ppm/°C versus 50 ppm/°C typical drift for R9.

External Causes of Error

The components external to the LH0045 are also critical in determining errors. Specifically, the composition of resistors $R_{\text{B1}},\,R_{\text{OS}},\,R_{\text{F}},\,R,$ etc. in the design example will influence both drift and long term stability.

In particular, resistors and potentiometers of wire wound construction are recommended. Also, metal-film resistors with low TCR (\leq 10 ppm/ $^{\circ}$ C) may be used for fixed resistor applications.

Error Analysis Summary

The overall errors attributable to the LH0045 may be minimized using heat sinking, and utilization of an external load resistor. Although $R_{\rm L}$ reduces the compliance of the circuit, its use is generally advisable in precision applications. External components should be selected for low TCR and long-term stability.

The design example errors, using an external 100Ω wire wound resistor for R9 equal:

$$\frac{\Delta I_S}{I_{SPAN}} = \underbrace{0.12\%}_{\Delta V_{REF}} + \underbrace{0.26\%}_{\Delta V_{OS}} + \underbrace{0.08\%}_{\Delta R9} = 0.46\%$$

Definition of Terms

Input Offset Voltage, V_{OS}: The voltage which must be applied between the input terminals through equal resistances to obtain 4.0 mA of supply (output) current.

Input Bias Current, l_B : The average of the two input currents.

Input Offset Current, I_{OS} : The difference in the current into the two input terminals when the supply (output) current is 4.0 mA.

Input Resistance, R_{IN} : The ratio of the change in input voltage to the change in input current at either input with the other input connected to 1.0 Vdc.

Open Loop Transconductance, gMOL: The ratio of the supply (output) current SPAN to the input voltage required to produce that SPAN.

Open Loop Output Resistance, R_{OUT}: The ratio of a specified supply (output) voltage change to the resulting change in supply (output) current at the specified current level.

SOCKETS AND HEAT SINKS

Mounting sockets, test sockets, and heat sinks are available for the G package and K package.

The following or their equivalents are recommended:

Sockets:

G - 12 lead TO-8: Barnes Corp. #MGX-12

Textool #212-100-323

K - 8 lead TO-3: Robinson Nugent #0002011

Wells #6010-20811

Heat Sinks

G - 12 lead TO-8: Thermalloy #2240A

Wakefield #215-CB

K – 8 lead TO-3: IERC #LAIC 3B4V

Common Mode Rejection Ratio, CMRR: The ratio of the change in input offset voltage to the peak-to-peak input voltage range.

Power Supply Rejection Ratio, PSRR: The ratio of the change in input offset voltage to the change in supply (output) voltage producing it.

Input Voltage Range, V_{IN}: The range of voltages on the input terminals for which the device operates within specifications.

Open Loop Supply Current, I_S: The supply current required with the signal amplifier A₂ biased off (inverting input positive, non-inverting input negative) and no load on the V_{REF} terminal.

This represents a measure of the minimum low end signal current.

Reference Voltage Line Regulation, $\Delta V_{REF}/\Delta V_S$: The ratio of the change in V_{REF} to the peak-to-peak change in supply (output) voltage producing in

Reference Voltage Load Regulation, $\Delta V_{REF}/\Delta I_{REF}$: The change in V_{REF} for a stipulated change in I_{REF} .



Amplifiers

LH0061/LH0061C 0.5 Amp Wide Band Operational Amplifier

General Description

The LH0061/LH0061C is a wide band, high speed, operational amplifier capable of supplying currents in excess of 0.5 ampere at voltage levels of ±12V. Output short circuit protection is set by external resistors, and compensation is accomplished with a single external capacitor. With a suitable heat sink the device is rated at 20 Watts.


The wide bandwidth and high output power capabilities of the LH0061/LH0061C make it ideal for such applications as AC servos, deflection yoke drivers, capstan drivers, and audio amplifiers. The

LH0061 is guaranteed over the temperature range -55°C to +125°C; whereas, the LH0061C is guaranteed from -25°C to +85°C.


Features

■ Output current 0.5 Amp
■ Wide large signal bandwidth 1 MHz
■ High slew rate 70V/µs
■ Low standby power 240 mW
■ Low input current 300 nA Max

Schematic and Connection Diagrams



TO-3 Package



· Order Numbers:

LH0061K (-55°C to +125°C) LH0061CK (-25°C to +85°C) See Package K08A

Absolute Maximum Ratings

Supply Voltage
Power Dissipation
Differential Input Current (Note 2)
Input Voltage (Note 3)
Peak Output Current
Output Short Circuit Duration (Note 4)
Operating Temperature Range LH0061
LH0061C

±10 mA ±15V 2A Continuous -55°C to +125°C -25°C to +85°C -65°C to +150°C

±18V

300°C

See Curve

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

DC Electrical Characteristics (Note 1)

					LIM	IITS			
	PARAMETER	CONDITIONS		LH0061			LH0061C		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Input Offset Voltage	$R_S < 10 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ $R_S < 10 \text{ k}\Omega$, $V_S = \pm 15\text{V}$		1.0	4.0 6.0		3.0	10 15	mV mV
	Voltage Drift with Temperature	$R_S \le 10 \text{ k}\Omega$		5			5		μV/°C
	Offset Voltage Change with Output Power			5		i	5		μV/watt
	Input Offset Current	T _C = 25 C		30	100 300		50	200 500	пА nA
	Offset Current Drift with Temperature			1			1		nA/°C
	Input Bias Current	T _C = 25 °C		100	300 . 1.0		200	500 1.0	nA ΄ μA
	Input Resistance	T _C = 25 C	0.3	1.0		0.3	1.0		мΩ
	Input Capacitance			3			3		pF
	Common Mode Rejection Ratio	$R_S < 10 \text{ k}\Omega$, $\Delta V_{CM} = +10V$	70	90		60	80		dB
	Input Voltage Range	V _S = +15V	±11			±11			v
	Power Supply Rejection Ratio	$R_S < 10~k\Omega, \Delta V_S = \pm 10 V$	70	80		50	70		dB
-	Voltage Gain	$V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 1$ kΩ, $T_C = 25$ °C $V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 20\Omega$	50 5	100		25 2.5	50		V/mV V/mV
	Output Voltage Swing	V _S = ±15V, R _L = 2012	±10	112		±10	±12		v
	Output Short Circuit Current	$V_S = \pm 15 V$, $T_C = 25$ C, $R_{SC} = 1.0 \Omega$		600			600		mA
	Power Supply Current	V _S = ±15V, V _{OUT} = 0		7	10		10	15	mA
	Power Consumption	V _S = ±15V, V _{QUT} = 0		210	300		300	450	mW

AC Electrical Characteristics $(T_C = 25^{\circ}C, V_S = \pm 15V, C_C = 3000 \, pF)$

Slew Rate	A _V = +1, R _L = 100Ω	25	70		25	70		V/µs	
Power Bandwidth	R _L = 100Ω	1	- 1		i	1		MHz	
Small Signal Transient Response			30			30		ns	
Small Signal Overshoot			5	20		10	30	%	
Settling Time (0.1%)	$\Delta V_{IN} = 10V$, $A_V = +1$		0.8			0.8		μs	
Overload Recovery Time	•		1			1		μς	
Harmonic Distortion	f = 1 kHz, P _O = 0.5W		0.2			0.2	l	%	


Note 1: Specifications apply for $\pm 5V \le V_S \le \pm 18V$, $C_C = 3000$ pF, and $-55^{\circ}C \le T_C \le +125^{\circ}C$ for the LH0061K and $-25^{\circ}C \le T_C \le +85^{\circ}C$ for the LH0061CK. Typical values are for $T_C = 25^{\circ}C$.


Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Excessive current will flow if a differential voltage in excess of 1V is applied between the inputs without limiting resistors.


Note 3: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 4: Rating applies as long as package power rating is not exceeded.


Typical Performance Characteristics








Typical Applications







LH0062/LH0062C High Speed FET Operational **Amplifier**

General Description

The LH0062/LH0062C is a precision, high speed FET input operational amplifier with more than an order of magnitude improvement in slew rate and bandwidth over conventional FET IC op amps. In addition it features very closely matched input characteristics, very high input impedance, and ultra low input currents with no compromise in noise, common mode rejection ratio or open loop gain. The device has internal unity gain frequency compensation, thus assuring stability in all normal applications. This considerably simplifies its application, since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feedforward compensation will boost the slew rate to over 120 V/us and almost double the bandwidth. (See LB-2, LB-14, and LB-17 for discussions of the application of feed-forward techniques). Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under 1 µs. In addition it is free of latch-up and may be simply offset nulled with negligible effect on offset drift or CMRR.

The LH0062 is designed for applications requiring wide bandwidth, high slew rate and fast settling time while at the same time demanding the high input impedance and low input currents characteristic of FET inputs. Thus it is particularly suited for such applications as video amplifiers, sample/ hold circuits, high speed integrators, and buffers for A/D conversion and multiplex system. The LH0062 is specified for the full military temperature range of -55° to +125°C while the LH0062C is specified to operate over a -25°C to +85°C temperature range.

Features

•	High slew rate	70 V/μs
	Wide bandwidth	15 MHz

Settling time (0.1%)

1µs

Low input offset voltage

2 mV

Low input offset current

1 pA

Wide supply range


±5V to ±20V

Internal 6 dB/octave frequency compensation

■ Pin compatible with std IC op amps (TO-5 pkg)

Schematic and Connection Diagrams


*Pin Numbers Shown for TO-5 Package



Metal Can Package

Order Number LH0062H or LH0062CH See Package H08A

Dual-In-Line Package



Order Number LH0062D or LH0062CD See Package D14E

Absolute Maximum Ratings

Supply Voltage Power Dissipation (see graph) Input Voltage (Note 1) Differential Input Voltage (Note 2) **Short Circuit Duration**

±20V 500 mW ±30V Operating Temperature LH0062. LH0062C, Storage Temperature Range Lead Temperature (Soldering, 10 sec)

-55°C to +125°C -25°C to +85°C -65°C to +150°C

DC Electrical Characteristics (Note 1)


	•	, ·	L						
	PARAMETER	CONDITIONS		LH0062			LH0062C	UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX]
	Input Offset Voltage	$R_S \le 100 \text{ k}\Omega$; $T_A = 25^{\circ}\text{C}$		2	5		10	15	mV
		$R_S \leq 100 \text{ k}\Omega$	Ì	1	7	1		20	m∨
	Temperature Coefficient of Input Offset Voltage	R _S ≤ 100 kΩ		5	25		10	35	μ V /°C
A. 1	Offset Voltage Drift with Time		1	4			5		μV/week
	Input Offset Current	T _A = 25°C	1	0.2	2	i	1	5	pΑ
		,	l	1	2	1	ļ	0.2	nA
	Temperature Coefficient of Input Offset Current		Dou	bles every	10°C	Dou	bles every	, 10°C 	,
	Offset Current Drift with Time	,	ł	0.1			0.1] .	pA/week
	Input Bias Current	T _A = 25°C	1	5	10	ĺ	10	65	pΑ
				İ	10		1	2	nA
	Temperature Coefficient of Input Bias Current	•	Dou	bles every	10°C	Dou	bles every	10°C	
	Differential Input Resistance			1012			10 ¹²		Ω
	Common Mode Input Resistance			1012			10 ¹²		Ω
	Input Capacitance	:	}	4)	ļ	4	1	pF:
	Input Voltage Range	V _S = ±15V	±10	±12		±10	±12		v
	Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{IN} = \pm 10V$	80	90		70	90		dB
	Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\pm 5V \le V_S \le \pm 15V$	80	90		70	90]	dB
	Large Signal Voltage Gain	$R_L = 2 k\Omega$, $V_{OUT} \approx \pm 10V$, $T_A = 25^{\circ}C$, $V_S = \pm 15V$	50	200		25	160		V/mV
		$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $V_S = \pm 15V$	25			25	ļ		V/mV
	Output Voltage Swing	$R_L = 2 k\Omega$, $T_A = 25^{\circ}C$, $V_S = \pm 15V$	±12	±13		±12	±13		v .
		$R_L = 2 k\Omega$, $V_S = \pm 15V$	±10		1	±10	l		v
	Output Current Swing	V _{OUT} = ±10V, T _A = 25°C	±10	±15		±10	±15		mA .
	Output Resistance			75		İ	75		Ω
	Output Short Circuit Current	T _A = 25°C		25			25		mA
	Supply Current	V _S = ±15V	ļ	5	8		7	12	mA
	Power Consumption	V _S = ±15V		1	240	l	l	360	mW

AC Electrical Characteristics (T_A = 25°C, V_S = ±15V)


				LIM	ITS			
PARAMETER	CONDITIONS	LH0062				LH0062C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Slew Rate	Voltage Follower	50	70		50	70		V/μs
Large Signal Bandwidth	Voltage Follower		2			2		MHz
Small Signal Bandwidth		1	15			15		MHz
Rise Time			25			25		ns
Overshoot			10			15	ļ	%
Settling Time (0.1%)	∆V _{IN} = 10V		1			1	İ	μς
Overload Recovery			0.9			0.9	·	μs .
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ Hz}$,	150			150		nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 100 \text{ Hz}$		55		ĺ	55		nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 1 \text{ kHz}$		35	[35	{	nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ kHz}$		30			30		nV/√Hz
Input Noise Voltage	BW = 10 Hz to 10 kHz, Rs = 10 k Ω		12			12		μVrms
Input Noise Current	BW = 10 Hz to 10 kHz		<.1			<.1		pArms

Note 1: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 2: Inputs are protected from excessive voltages by back-to-back diodes. Input currents should be limited to 1 mA. Note 3: Unless otherwise specified, these specifications apply for *SV < V $_{\rm S}$ < 20V and -55°C < T $_{\rm A}$ < +125°C for the LH0062 and -25°C < T $_{\rm A}$ < +85°C for LH0062C. Typical values are given for T $_{\rm A}$ = 25°C. Power supplies should be bypassed with 0.1 $_{\rm A}$ F cramic capacitors.




Typical Performance Characteristics (Cont'd)



Auxiliary Circuits (Cont'd)


Isolating Large Capacitive Loads



Overcompensation




Boosting Output Drive to ± 100 mA




Typical Applications*


Fast Voltage Follower




Fast Summing Amplifier




Differential Amplifier




High Speed Subtractor




Wide Range AC Voltmeter




Fast Precision Voltage Comparator



Video DC Restoring Amplifier




High Speed Positive Peak Detector



^{*}Pin numbers shown for TO-5 package


Typical Applications* (Cont'd)


Precision Integrator



*Pin numbers shown for TO-5 package

Precision Wide Range Current to Period Converter







LH0101/LH0101C, LH0101A/LH0101AC Power Operational Amplifier


General Description


The LH0101 is a wideband power operational amplifier featuring FET inputs, internal compensation, virtually no crossover distortion, and rapid settling time. These features make the LH0101 an ideal choice for DC or AC servo amplifiers, deflection yoke drives, programmable power supplies, and disk head positioner amplifiers. The LH0101 is packaged in an 8 pin TO-3 hermetic package, rated at 20 watts with a suitable heat sink.

Features

- 5 Amp peak, 2 Amp continuous output current
- 300 kHz power bandwidth
- 850 mW standby power (±15V supplies)
- 300 pA input bias current
- 10 V/uS slew rate
- Virtually no crossover distortion
- 2µS settling time to 0.01%
- 5MHz gain bandwidth

Schematic and Connection Diagrams





Order Numbers

LH0101CK LH0101K LH0101ACK LH0101AK

See Package K08A

NOTE: ELECTRICALLY CONNECTED INTERNALLY, NO CONNECTION SHOULD BE MADE TO PIN.

Absolute Maximum Ratings

Supply Voltage, V_S Power Dissipation at $T_A = 25$ °C, P_D 5W Derate linearly at 25°C/W to zero at 150°C. Power Dissipation at $T_C = 25$ °C 62W Derate linearly at 2°C/W to zero at 150°C Differential Input Voltage, VIN $\pm 40 \text{ V}$ but $< \pm \text{V}_S$ Input Voltage Range, V_{CM} $\pm 20 \text{ V}$ but $< \pm \text{V}_S$ Peak Output Current (50 ms pulse), IO(PK) 5A Output Short Circuit Duration (within rated power dissipation, $R_{SC} = 0.35\Omega, T_A = 25^{\circ}C$ Continuous Operating Temperature Range, TA LH0101, LH0101C -25°C to +85°C LH0101A, LH0101AC -55°C to +125°C Storage Temperature Range, TSTG -65°C to +150°C Maximum Junction Temperature, T₁ 150°C Lead Temperature (Soldering < 10 seconds) 300°C

DC Electrical Characteristics (see Note 1) V_S = ±15V, T_A = 25°C unless otherwise noted

±22 V

					LH0101AC LH0101A			LH0101C LH0101			
Symbol	Parameter		Condition	าร	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Vos	Input Offset Voltage					1	3		5	10	mV
Vos	input Offset Voltage		$T_{MIN} \leq T_{A}$	≤ T _{MAX}			7			15	1111
$\Delta V_{OS}/\Delta P_{D}$	Change in Input Offset Voltage with dissipated power		Note 2			150			300		μV/W
ΔV _{OS} /ΔΤ	Change in Input Offset Voltage with temperature	$V_{CM} = 0$				10			10		μV/°C
	100						300			1000	pΑ
l _B	Input Bias Current		T _A ≤ T _{MAX}	LH0101C/AC			60			60	nA
			'A ≈ 'MAX	LH0101/A			300			1000	IIA.
							75			250	pΑ
los	Input Offset Current		T _A ≤ T _{MAX}	LH0101C/AC			15			15	nA
			I'A ~ IMAX	LH0101/A			75			250	
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10 \text{ V}$	R _L = 10 Ω		50	200		50	200		V/mV
		R _{SC} = 0	$R_L = 100 \Omega$		±11.7	±12.5		±11.7	±12.5		
V _o	Output Voltage Swing	$A_V = +1$	$R_L = 10 \Omega$		±11	±11.6		±11	±11.6		V
		Note 3	$R_L = 5\Omega$		±10.5	±11		±10.5	±11		
CMRR	Common Mode Rejection Ratio	$\Delta V_{IN} = \pm 10 \text{ V}$			85	100		85	100		dB
PSRR	Power Supply Rejection Ratio	$\Delta V_S = \pm 5 V$	5V to ±15V			100		85	100		
Is	Quiescent Supply Current		-			28	35		28	35	mA

AC Electrical Characteristics See Note 1, V_S = ±15V, T_A = 25°C

				1	LH0101AC LH0101A		LH0101C LH0101					
Symbol	Parameter	Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Units		
e _n	Equivalent input noise voltage	f = 1 kHz	f = 1 kHz		25			25		nV/√Hz		
C _{in}	Input Capacitance	f = 1 MHz			3.0			3.0		рF		
	Power Bandwidth, -3dB				300			300		kHz		
SR	Slew Rate	R _L = 10 Ω		7.5 (note 4)	10			10		V/μs		
t _r , t _f	Small Signal Rise or Fall Time		A _V = +1	A _V = +1	A _V = +1		200			200		ns
	Small Signal Overshoot				10			10		%		
GBW	Gain-Bandwidth Product			4.0 (note 4)	5.0			5.0		MHz		
t _s	Large Signal Settling Time to 0.01%	- R _L = ∞			2.0			2.0		μs		
THD	Total Harmonic Distortion	$P_{O} = 0.5 W$ $R_{L} = 10 \Omega$	f = 1 kHz		0.008			0.008		%		


Note 1: Specification is at $T_A = 25^{\circ}$ C. Actual values at operating temperature may differ from the $T_A = 25^{\circ}$ C value. When supply voltages are ± 15 V, quiescent operating junction temperature will rise approximately 20°C without heat sinking. Accordingly, V_{OS} may change 0.5 mV and I_B and I_{OS} will change significantly during warm-ups. Refer to the I_B vs. temperature and power dissipation graphs for expected values. Power supply voltage is ± 15 V. Temperature tests are made only at extremes.


Note 2: Change in offset voltage with dissipated power is due entirely to average device temperature rise and not to differential thermal feedback effects. Test is performed without any heat sink.


Note 3: At light loads, the output swing may be limited by the second stage rather than the output stage. See the application section under "Output swing enhancement" for hints on how to obtain extended operation.


Note 4: These parameters are sample tested to 10% LTPD.


Typical Performance Characteristics



































Total Harmonic Distortion vs. Gain




Equivalent Input Noise Voltage




Output Voltage Swing with Swing Enhancement




Output Voltage Swing vs. Load Resistance





Open-Loop Output Resistance





Open-Loop Output Resistance vs. Frequency











Application Hints

Input Voltages

The LH0101 operational amplifier contains JFET input devices which exhibit high reverse breakdown voltages from gate to source or drain. This eliminates the need for input clamp diodes, so that high differential input voltages may be applied without a large increase in input current. However, neither input voltage should be allowed to exceed the negative supply as the resultant high current flow may destroy the unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage may exceed the positive supply by approximately 100 mV, independent of supply voltage and over the full operating temperature range. The positive supply may therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

With the LH0101 there is a temptation to remove the bias current compensation resistor normally used on the non-inverting input of a summing amplifier. Direct connection of the inputs to ground or a low-impedance voltage source is not recommended with supply voltages greater than 3V. The potential problem involves loss of one supply which can cause excessive current in the second supply. Destruction of the IC could result if the current to the inputs of the device is not limited to less than 100 mA or if there is much more than $1\,\mu\text{F}$ bypass on the supply buss.

Although difficulties can be largely avoided by installing clamp diodes across the supply lines on every PC board, a conservative design would include enough resistance in the input lead to limit current to 10 mA if the input lead is pulled to either supply by internal currents. This precaution is by no means limited to the LH0101.

Layout Considerations

When working with circuitry capable of resolving picoampere level signals, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulation is a must (Kel-F and Teflon rate high). Proper cleaning of all insulating surfaces to remove fluxes and other residues is also required. This includes the IC package as well as sockets and printed circuit boards. When operating in high humidity environments or near 0°C, some form of surface coating may be necessary to provide a moisture barrier. The effects of board leakage can be minimized by encircling the input circuitry with a conductive guard ring operated at a potential close to that of the inputs.

Electrostatic shielding of high impedance circuitry is advisable.

Error voltages can also be generated in the external circuitry. Thermocouples formed between dissimilar metals can cause hundreds of microvolts of error in the presence of temperature gradients.

Since the LH0101 can deliver large output currents, careful attention should be paid to power supply, power supply bypassing and load currents. Incorrect grounding of signal inputs and load can cause significant errors.

Every attempt should be made to achieve a single point ground system as shown in the figure below.




FIGURE 1. Single-Point Grounding

Bypass capacitor C_{BX} should be used if the lead lengths of bypass capacitors C_B are long. If a single point ground system is not possible, keep signal, load, and power supply from intermingling as much as possible. For further information on proper grounding techniques refer to "Grounding and Shielding Techniques in Instrumentation" by Morrison, and "Noise Reduction Techniques in Electronic Systems" by Ott (both published by John Wiley and Sons).

Leads or PC board traces to the supply pins, short-circuit current limit pins, and the output pin must be substantial enough to handle the high currents that the LH0101 is capable of producing.

Short Circuit Current Limiting

Should current limiting of the output not be necessary, SC+ should be shorted to V+ and SC- should be shorted to V-. Remember that the short circuit current limit is dependent upon the total resistance seen between the supply and current limit pins. This total resistance includes the desired resistor plus leads, PC Board traces, and solder joints.* Assuming a zero TCR current limit resistor, typical temperature coefficient of the short circuit will be approximately .3%.

*Short circuit current will be limited to approximately RSC

Thermal Resistance

The thermal resistance between two points of a conductive system is expressed as:

$$\theta_{12} = \frac{\mathsf{T}_1 - \mathsf{T}_2}{\mathsf{P}_D} \, ^{\circ} \mathsf{C/W}$$

where subscript order indicates the direction of heat flow. A simplified heat transfer circuit for a cased semiconductor and heat sink system is shown in the figure below.

The circuit is valid only if the system is in thermal equilibrium (constant heat flow) and there are, indeed, single specific temperatures T_J , T_C , and T_S (no temperature distribution in junction, case, or heat sink). Nevertheless, this is a reasonable approximation of actual performance.




FIGURE 2. Semiconductor-Heat Sink Thermal Circuit

The junction-to-case thermal resistance $\theta_{\rm JC}$ specified in the data sheet depends upon the material and size of the package, die size and thickness, and quality of the die bond to the case or lead frame. The case-to-heat sink thermal resistance $\theta_{\rm CS}$ depends on the mounting of the device to the heat sink and upon the area and quality of the contact surface. Typical $\theta_{\rm CS}$ for a TO-3 package is 0.5 to 0.7°C/W, and 0.3 to 0.5°C/W using silicone grease.

The heat sink to ambient thermal resistance θ_{SA} depends on the quality of the heat sink and the ambient conditions

Cooling is normally required to maintain the worst case operating junction temperature T_J of the device below the specified maximum value $T_{J(MAX)}$, T_J can be calculated from known operating conditions. Rewriting the above equation, we find:

$$\theta_{JA} = \frac{T_J - T_A}{P_D} \circ C/W$$

$$T_{I} = T_{A} + P_{D}\theta_{IA} \circ C$$

Where: $P_D = (V_S - V_{OUT})I_{OUT} + |V + - (V -)|I_{OUT}$

 $\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$ and $V_S = Supply \ Voltage$

 $\theta_{\rm IC}$ for the LH0101 is about 2°C/W.

Stability and Compensation

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3dB frequncy of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time consistant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Some inductive loads may cause output stage oscillation. A .01 μF ceramic capacitor in series with a $10\,\Omega$ resistor from the output to ground will usually remedy this situation.




FIGURE 3. Driving Inductive Loads

Capacitive loads may be compensated for by traditional techniques. (See "Operational Amplifiers: Theory and Practice" by Roberge, published by Wiley):




FIGURE 4. R_C and C_C Selected to Compensate for Capacitive Load

A similar but alternative technique may be used for the LH0101:




FIGURE 5. Alternate Compensation for Capacitive Load

Output Swing Enhancement

When the feedback pin is connected directly to the output, the output voltage swing is limited by the driver stage and not by output saturation. Output swing can be increased as shown by taking gain in the output stage as shown in High Power Voltage Follower with Swing Enhancement below. Whenever gain is taken in the output stage, as in swing enhancement, either the output stage, or the entire op amp must be appropriately compensated to account for the additional loop gain.

Output Resistance

The open loop output resistance of the LH0101 is a function of the load current. No load output resistance is approximately 10Ω. This decreases to under an ohm for load currents exceeding 100 mA.

Typical Applications

See AN261 for more information




FIGURE 6. High Power Voltage Follower




FIGURE 7. High Power Voltage Follower with Swing Enhancement




FIGURE 8. Restricting Outputs to Positive Voltages only




FIGURE 9. Generating a Split Supply from a Single Voltage Supply




FIGURE 10. Power DAC




FIGURE 11. Bridge Audio Amplifier




FIGURE 12. ±5 to ±35 Power Source or Sink




FIGURE 13. Remote Loudspeaker via infrared Link




FIGURE 14. CRT Deflection Yoke Driver




FIGURE 15. DC Servo Amplifler




FIGURE 16. High Current Source/Sink




FIGURE 17. "DIGISHOUTER"

National Semiconductor

Amplifiers

LH740A/LH740AC FET Input Operational Amplifier

General Description

The LH740A/LH740AC is a FET input, general purpose operational amplifier with high input impedance, closely matched input characteristics, and good slew rates. Input offset voltage is typically 10.0 mV at 25°C, while input bias current is less than 100 pA at 25°C. Offset current is typically less than 40 pA at 25°C. Other important design features include:


- Internal 6 dB/octave frequency compensation
- Unity gain slew rate in excess of 6 V/μs
- Unity gain bandwidth of 1 MHz
- Input offset is adjustable with a single 10k pot
- Pin compatible with LM741, LM709, LM101A.
- Excellent offset current match over temperature, typically 100 pA

- Output is continuously short-circuit proof
- Excellent open loop gain, typically in excess of 100 dB
- Guaranteed over the full military temperature range

The LH740A/LH740AC is intended to fulfill a wide variety of applications requiring extremely low bias currents such as integrators, sample and hold amplifiers, and general purpose operational amplifier applications.

The LH740A is specified for operation over the -55°C to +125°C military temperature range. The LH740AC is specified for operation over the 0°C to +85°C temperature range.


Connection Diagram




Order Number LH740AH or LH740ACH
See Package H08A

Typical Applications


Integrator



Transient Response



Offset Null



Absolute Maximum Ratings

Supply Voltage ±22V **Maximum Power Dissipation** 500 mW Differential Input Voltage ±5V Input Voltage ±15V Short Circuit Duration Continuous **Operating Temperature Range** LH740A -55°C to +125°C LH740AC 0°C to +85°C -65°C to +150°C Storage Temperature Range 300°C Lead Temperature (soldering, 10 sec.)


Electrical Characteristics (Note 1) $(V_S = \pm 15V, T_A = 25^{\circ}C)$ unless otherwise noted)


			LH740A			LH740AC		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \leq 100 \mathrm{k}\Omega$	1	10	15		10	20	m∨
Input Offset Current	T _J = 25°C (Note 2)	ì	40	100)	60	150	pΑ
Input Current (either input)	T」 = 25°C (Note 2)		100	200	1	100	500	pA
Input Resistance	T _J = 25°C (Note 2)		1,000,000	l		1,000,000		мΩ
Large Signat Vottage Gain	$R_L \ge 2 k\Omega$, $V_{OUT} = \pm 10V$	50,000	100,000	1	50,000	100,000		V/V
Output Resistance		1	75	l		75		Ω
Output Short-Circuit Current		l	20	l	l	20		mA
Common Mode Rejection Ratio		80		ł	80			dB
Supply Voltage Rejection Ratio		80	l		, 80		1	. dB
Supply Current		ļ	3.0	4.0		3.0	4.0	mA
Slew Rate			6.0		ŀ	6.0		V/μs
Unity Gain Bandwidth			1.0	i		1.0		MHz
Transient Response (Unity Gain) Risetime Overshoot	$C_L \le 100 pF$, $R_L = 2 k\Omega$, $V_{IN} = 100 mV$		110 10	20		300 10		ns %
(These specifications apply fo	r ~55°C \leq T $_{ m A}$ \leq 125°C for the LH740A an	id 0°C ≤	T _A ≤ 85°	C for the	he LH740	AC unless	otherw	ise noted.)
Input Voltage Range		±12		1	±12	ľ	1	v
Common Mode Rejection Ratio		80	ŀ		80		1	dB
Supply Voltage Rejection Ratio		80	ļ	ļ	80			dB
Large Signal Voltage Gain		40,000		l	40,000	ļ		V/V
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ $R_L \ge 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		v v
Input Offset Voltage		l	15	20		30		mV .
Input Offset Current		1	100	500	1	60	500	pΑ
Input Current (either input)			2.5	4.0	\	1.1	5.0	nA
Offset Voltage Drift	$R_s \leq 100K$		5.0	l		5.0		μV/°C

Note 1: For supply voltages less than ±10V, the absolute maximum input voltage is equal to the supply voltage.

Note 2: Due to high speed automatic testing, these parameters are correlated to junction temperature.

Typical Performance Characteristics





LH2011/LH2011B/LH2011C Dual Operational Amplifiers

General Description

The LH2011 series of dual operational amplifiers contain a pair of LM11 op amps in a single hermetic package, combining the best features of existing bipolar and FET op amps. The LH2011 is similar to the LH2108A, except that input currents have been reduced by more than a factor of ten. Offset voltage and drift have also been improved.

Compared to FETs, the device provides inherently lower offset voltage and offset voltage drift, along with at least an order of magnitude better long-term stability. Low frequency noise is also somewhat reduced. Bias current is significantly lower even under laboratory conditions, and the low drift makes compensation practical. Offset current is almost unmeasurable. Although not as fast as FETs, it does have a much lower power drain. This low dissipation has the added advantage of eliminating warm up time in critical applications.

Typical characteristics for 25°C (-55°C to 125°C) are:

Offset voltage: 100 μV (200 μV)
Bias current: 25 pA (65 pA)
Offset current: 0.5 pA (3 pA)
Temperature drift: 1 μV/°C
Long-term stability: 10 μV/year


The LH2011 is internally compensated, but external compensation may be added for improved frequency stability, particularly with capacitive loads. Offset voltage balancing is also provided, with the balance range determined by a low-resistance potentiometer.

Otherwise, the device is the electrical equivalent of the LH2108, except that the negative common-mode limit is 0.6V less, performance is specified down to ± 2.5 V and the guaranteed output drive has been increased to ± 2 mA. The input noise is somewhat higher, but amplifier noise is obscured by resistor noise with higher source resistances.

The LH2011 has applications as electrometer amplifiers, charge integrators, analog memories, low frequency active filters or for frequency shaping in slow servo loops. It can be substituted for existing circuits to provide improved performance or eliminate trimming operations. The greater precision can also be used to extend the dynamic range of logarithmic amplifiers, light meters and solid-state particle detectors.

The LH2011 is manufactured with standard bipolar processing using super-gain transistors.

Connection Diagrams



BALANCE 2 15 COMP INPUT 4 13 INPUT 15 V- 6 11 11 BALANCE 11 BALANCE 11 BA

Dual-In-Line Package

Order Number LH2011D, LH2011BD, or LH2011CD See Package D16C

TOP VIEW

BALANCE 2 15 COMP 16 OUTPUT 15 COMP 14 NC 1NPUT 5 12 12 11 12 BALANCE COMP 7 B 9 V+

Flat Package

Order Number LH2011F or LH2011BF See Package F16B

TOP VIEW

Absolute Maximum Ratings

Total Supply Voltage

 I_{IN} Input Current (Note 1) $\pm 10 \, \text{mA}$ Power Dissipation at 25°C 500 mW P_D Derate Linearly above 100°C at 100°C/W Isc Output Short-Circuit Duration (Note 2) Indefinite **Junction Temperature** 150°C $T_{\rm J}$ Storage Temperature Range -65°C to +150°C Tstg Operating Temperature Range LH2011CD -25°C to +85°C LH2011D, LH2011F -55°C to +125°C LH2011BD, LH2011BF -55°C to +125°C Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics $V_S = \pm 15V$, $T_{MIN} \le T_J \le T_{MAX}$ unless noted.

	Parameter	Conditions			LH2011			LH2011B			LH2011C		
	Parameter	Condition		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OS}	Input Offset Voltage		T _J = 25°C		0.1	0.3		0.2	0.6		0.5	1.3	mV
I _{os}	Input Offset Current	Note 3	T _J = 25°C		0.5	10 30		1	10 30	,	4	25 50	pA
I _B	Input Bias Current		T _J = 25°C		25	50 150		40	100 300		70	180 400	pA -
R _{IN}	Input Resistance				1011			1011			1011		Ω
$\Delta V_{OS}/\Delta T$	Offset Voltage Drift			-	1	3		2	5		3		μV/°C
ΔΙ _Β /ΔΤ	Bias Current Drift	Note 4			0.5	1.5		0.8	3		1.4		pA/°C
ΔI _{OS} /ΔT	Offset Current Drift				20			20		-	50		fA/°C
A _V		$V_S = \pm 15V$ $I_O = \pm 2 \text{ mA}$	$T_J = 25^{\circ}C$ $V_O = \pm 12V$	100	300		100	300		50	300		
	1	$V_0 = \pm 11.5V$		50			50	1		15			V/mV
		$V_S = \pm 15V$ $I_O = \pm 0.5 \text{ mA}$	$T_J = 25^{\circ}C$ $V_O = \pm 12V$	250	1200		250	1200		90	800	l	V/111V
		$V_0 = \pm 11.5V$		100	}		100	1		30	}		
CMRR	Common-Mode		T _J = 25°C	110	130		110	130		96	110		dB
	Rejection	$V_{CM} = -13V_1 + 14V_2$	·	100			100			90			ub.
PSRR	Power Supply	,	T _J = 25°C	100	118		100	118		84	100		dB
	Rejection Ratio	$V_S = \pm 2.5 \text{V to } \pm 20$	0V	96			96			80			45
Is	Supply Current	,	$T_J = 25$ °C		0.3	0.6		0.3	0.8		0.3	0.8	mA
		·		<u> </u>		0.8			1			1	
I _{SC}	Output Short Circuit Current	$T_J = T_{MAX}$			±15			±15			±15		mA

40V


Note 1: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used. In addition, a 2 k Ω minimum resistance in each input is advised to avoid possible latch-up initiated by supply reversals.


Note 2: Current limiting protects the output when it is shorted to ground or any voltage less than the supplies. With continuous overloads, package dissipation must be taken into account and heat sinking provided when necessary.


Note 3: These specifications apply for test at $V_S = \pm 15V$ and $V_{CM} = -12.5V$ (-13V at 25°C), 14V; $V_S = \pm 20V$ and $V_{CM} = 0V$; in addition, V_{OS} is also tested at $V_S = \pm 2.5V$ and $V_{CM} = 0V$.


Note 4: Drift parameters are sample tested to 5% LTPD at the same conditions as Note 3. The values are average-calculated from measurements at 25°C and 125°C.


Typical Characteristics (for single device)





































Open Loop Response 120 100 CAIN VOLTAGE GAIN (4B) 135 PHASE LAG (°) PHASE 60 ٩ß ΔN 20 0 = 1000 n8 ~20 10 100 1k 10k 8.1 1 EREQUENCY (Hz)











Application Hints

When working with circuitry capable of resolving picoampere level signals, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulation is a must (Kel-F and Teflon rate high). Proper cleaning of all insulating surfaces to remove fluxes and other residues is also required. This includes the IC package as well as sockets and printed circuit boards. When operating in high humidity environments or near 0°C, some form of surface coating may be necessary to provide a moisture barrier.

The effects of board leakage can be minimized by encircling the input circuitry with a conductive guard ring operated at a potential close to that of the inputs. For critical applications, the floating metal lid is best connected to the guard. This might be accomplished with a dab of conductive paint connecting the metal lid to the "no-connection" pin 14.

Electrostatic shielding of high impedance circuitry is advisable.


Error voltages can also be generated in the external circuitry. Thermocouples formed between dissimilar metals can cause hundreds of microvolts of error in the presence of temperature gradients. The most troublesome thermocouples are the junction of the IC package and the printed circuit board (35 µV/°C for copper-kovar) and internal resistor connections. Problems can be avoided by keeping low level circuitry away from heat generating elements. Mounting the IC directly to the PC board while keeping package leads short and the input leads close together can also help.

With the LH2011 there is a temptation to remove the biascurrent-compensation resistor normally used on the noninverting input of a summing amplifier. Direct connection of the inputs to ground or a low-impedance voltage source is not recommended with supply voltages greater than about 3V. The potential problem involves the loss of one supply which can cause excessive current in the second supply. Destruction of the IC could result if the current to the input of the device is not limited to less than 100 mA or if there is much more than $1 \mu F$ bypass on the supply buss.


Although these difficulties can be largely avoided by installing clamp diodes across the supply lines on every PC board, a conservative design would include enough resistance in the input lead to limit current to 10 mA if the input lead is pulled to either supply by internal currents. This precaution is by no means limited to the LH2011.

Input Guarding

Input guarding can drastically reduce surface leakage. Layout for the LH2011 is shown here. Guarding both sides of board is required. Bulk leakage reduction is less and depends on guard ring width.




Guard ring is connected to low impedance point at same potential as sensitive input leads. Connections for various op amp configurations are shown here.




Input Protection

Current is limited by R2 even when input is connected to voltage source outside common-mode range. If one supply reverses, current is limited by R1. These resistors do not affect normal operation.




Input resistor limits current when input exceeds supply voltages, when power for op amp is turned off or when output is shorted.



Balancing and Over-Compensation

Over-compensation will improve stability with capacitive loading (see curves). Offset voltage adjustment range is determined by balance potentiometer resistance as indicated in the table.




Min Adj Range	R
±5 mV	100 kΩ
± 2	10k
± 1	3k
± 0.8	3k
± 0.4	1k


†See stability with over-compensation curve

Resistance Multiplication


Equivalent feedback resistance is 10 G Ω , but only standard resistors are used. Even though the offset voltage is multiplied by 100, output offset is actually reduced because error is dependent on offset current rather than bias current. Voltage on summing junction is less than 5 mV.



Follower input resistance is 1 G Ω . With the input open, offset voltage is multiplied by 100, but the added error is not significant because the op amp offset is low.




This circuit multiplies RC time constant to 1000 seconds and provides low output impedance.



$$\tau = \frac{R1 C}{R3} (R2 + R3)$$


$$\Delta V_{OUT} = \frac{R1 + R3}{R3} (I_B R2 + V_{OS})$$

A high-input-impedance ac amplifler for a piezoelectric transducer. Input resistance of 880 M Ω and gain of 10 is obtained.




Cable Bootstrapping

Bootstrapping input shield for a follower reduces cable capacitance, leakage, and spurious voltages from cable flexing. Instability can be avoided with small capacitor on input.




With summing amplifier, summing node is at virtual ground so input shield is best grounded. Small feedback capacitor insures stability.




Differential Amplifiers


This differential amplifier handles high input voltages. Resistor mismatches and stray capacitors should be balanced out for best common-mode rejection.




Two op-amp instrumentation amplifier has poor ac common-mode rejection. This can be improved at the expense of differential bandwidth with C2.



High gain differential instrumentation amplifier includes input guarding, cable bootstrapping and bias current compensation. Differential bandwidth is reduced by C1 which also makes common mode rejection less dependent on matching of input amplifiers.




For moderate-gain instrumentation amplifiers, input amplifiers can be connected as followers. This simplifies circuitry, but A2 must also have low drift.



Bias Current Compensation


Precise bias current compensation for use with unregulated supplies. Reference voltage is available for other circuitry.

This circuit shows how bias current compensation can be used on a voltage follower.




Voltmeter

High-input-impedance millivoltmeter. Input current is proportional to input voltage, about 10 pA at full-scale. Reference could be used to make direct reading linear ohmmeter.




Ammeter

Current meter ranges from 100 pA to 3 mA full-scale. Voltage across input is 100 µV at lower ranges rising to 3 mV at 3 mA. Buffers on op amp are to remove ambiguity with high-current overload. Output can also drive DVM or DPM.




Current Source

Precision current source has 10 μ A to 10 mA ranges with output compliance of 30V to -5V. Output current is fully adjustable on each range with a calibrated, ten-turn potentiometer. Error light indicates saturation.




Fast Amplifiers


These inverters have bias current and offset voltage of LH2011 along with speed of the FET op amps. Open loop gain is about 140 dB and settling time to 1 mV about 8 μs . Overload-recovery delay can be eliminated by direct coupling the FET amplifier to summing node.



This 100 x amplifier has small and large signal bandwidth of 1 MHz. The LH2011 greatly reduces offset voltage, bias current and gain error. Eliminating long recovery delay for greater than 100% overload requires direct coupling of A2 to input.




Follower has 10 μ s settling to 1 mV, but signal repetition frequency should not exceed 10 kHz if the FET amplifier is ac coupled to input. The circuit does not behave well if common-mode range is exceeded.



Heater Control


Proportional control crystal oven heater uses lead/lag compensation for fast settling. Time constant is changed with R4 and compensating resistor R5. If Q2 is inside oven, a regulated supply is recommended for 0.1°C control.




- * solid tantalum
- † myla
- ‡ close thermal coupling between sensor and oven shell is recommended.

Leakage Isolation

Switch leakage in this sample and hold does not reach storage capacitor.




A peak detector designed for extended hold. Leakage currents of peak-detecting diodes and reset switch are absorbed before reaching storage capacitor.




Standard-Cell Buffer

Reset is provided for this integrator and switch leakage is isolated from the summing junction. Greater precision can be provided if bias-current compensation is included.


Battery powered buffer amplifier for standard cell has negligible loading and disconnects cell for low supply voltage or overload on output. Indicator diode extinguishes as disconnect circuitry is activated.






Logarithmic Amplifiers

Unusual frequency compensation gives this logarithmic converter a 100 μs time constant from 1 mA down to 100 μA , increasing from 200 μs to 200 ms from 10 nA to 10 pA. Optional bias current compensation can give 10 pA resolution from -55°C to 100°C. Scale factor is 1V/decade and temperature compensated.




- a. Set R11 for $V_{OUT} = 0$ at $I_{IN} = 100 \mu A$
- b. Set R8 for V_{OUT} = 3V at I_{IN} = 100 μ A
- c. Set R3 for V_{OUT} = -4V at I_{IN} = 10 pA
- † 3300 ppm/*C. Type Q209 available from Tel Labs, inc., Manchester, N.H.

Light meter has eight-decade range. Bias current compensation can give input current resolution of better than ± 2 pA over 15°C to 55°C.



Schematic Diagram (for single device)



Definition of Terms

Input offset voltage: That voltage which must be applied between the input terminals to bias the unloaded output in the linear region.

Input offset current: The difference in the currents at the input terminals when the output is unloaded in the linear region.

Input bias current: The absolute value of the average of the two input currents.

Input resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.

Large signal voltage gain: The ratio of the specified output voltage swing to the change in differential input voltage required to produce it.

Common-mode rejection: The ratio of the input voltage range to the change in offset voltage between the extremes.

Temperature drift: The change of a parameter measured at 25°C and either temperature extreme divided by the temperature change.

Supply-voltage rejection: The ratio of the specified supply-voltage change (either or both supplies) to the change in offset voltage between the extremes.

Supply current: The current required from the power source to operate the amplifier with the output unloaded and operating in the linear range.

National Semiconductor LH2101A/LH2201A/LH2301A Dual High Performance Op Amp General Description

The LH2101A series of dual operational amplifiers are two LM101A type op amps in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles. For additional information, see the LM101A data sheet and National's Linear Application Handbook.


The LH2101A is specified for operation over the -55°C to +125°C military temperature range. The LH2201A is specified for operation over the

-25°C to +85°C temperature range. The LH2301A is specified for operation over the 0°C to +70°C temperature range.

Features

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics
- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of 10V/µs as a summing amplifier


Connection Diagram



Order Number LH2101AD or LH2201AD or LH2301AD, see Package D16C LH2101AF, LH2201AF, LH2301AF, see Package F16B LH2101AJ, LH2201AJ, LH2301AJ, see Package J16A


Auxiliary Circuits

Inverting Amplifier with Balancing Circuit




May be zero or equal to parallel combination of R1 and R2 for minimum offset


Alternate Balancing Circuit




Single Pole Compensation



Two Pole Compensation



Feedforward Compensation



Absolute Maximum Ratings

Supply Voltage
Power Dissipation (Note 1)
Differential Input Voltage
Input Voltage (Note 2)
Output Short-Circuit Duration

±22V 500 mW ±30V ±15V Continuous Operating Temperature Range LH2101A

LH2101A -55°C to 125°C LH2201A -25°C to 85°C LH2301A 0 °C to 70°C -65°C to 150°C 0 sec) 300°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

Electrical Characteristics Each Side (Note 3)

			LIMITS		UNITS
PARAMETER	CONDITIONS	LH2101A	LH2201A	LH2301A	UNITS
Input Offset Voltage	T _A = 25°C, R _S < 50 kΩ	2.0	2.0	7.5	mV Max
Input Offset Current	T _A = 25°C	10	10	50	nA Max
Input Bias Current	T _A = 25°C	75	75	250	nA Max
Input Resistance	T _A = 25°C	1,5	1.5	0.5	MΩ Min
Supply Current	T _A = 25°C, V _S = ±20V	3.0	3.3	3.0	mA Max
Large Signal Voltage Gain	$T_A = 25^{\circ}C, V_S = \pm 15V$ $V_{OUT} = \pm 10V, R_L \ge 2 k\Omega$	- 50	50	25	V/mV Min
Input Offset Voltage	R _S ≤ 50,kΩ	3.0	3.0	10	mV Max
Average Temperature Coefficient of Input Offset Voltage		15	15	30	μV/°C Max
Input Offset Current		20	20	70	nA Max
Average Temperature Coefficient of Input Offset Current	25°C < T _A < 125°C -55°C ≤ T _A ≤ 25°C	0.1 0.2	0.1 0.2	0.3 0.6	nA/°C Max nA/°C Max
Input Bias Current		100	100	300	nA Max
Supply Current	T _A = +125°C, V _S = ±20V	2.5	2.5	1.	mA Max
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$ $R_L \ge 2 k\Omega$	25	25	15	V/mV Min
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$	±12 ±10	±12 ±10	±12 ±10	V Min V Min
Input Voltage Range	V _S = ±20V	±15	±15	±12	V Min
Common Mode Rejection Ratio	A _S ≤ 50 kΩ	80	80	70	dB Min
Supply Voltage Rejection Ratio	R _s < 50 kΩ	80	- 80	70	dB Min

Note 1: The maximum junction temperature of the LH2101A is 150°C, while that of the LH2201A is 100°C. For operating temperatures of devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to a mahient.

Note 2: For supply voltages lens than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 3: These specifications apply for $\pm 5 \text{V} < \text{V}_S < \pm 20 \text{V}$ and $-55^{\circ}\text{C} < \text{T}_A < 125^{\circ}\text{C}$, unless otherwise specified. With the LH2201A, however, all temperature specifications are limited to $-25^{\circ}\text{C} < \text{T}_A < 85^{\circ}\text{C}$. For the LH2301A these specifications apply for $0^{\circ}\text{C} < \text{T}_A < 70^{\circ}\text{C}$, and $\pm 5 \text{V} < \text{V}_S < \pm 15 \text{V}$. Supply current and input voltage range are specified as $\text{V}_S = \pm 15 \text{V}$ for the LH2301A. $\text{C}_1 = 30 \, \text{pF}$ unless otherwise specified.

National Semiconductor

Operational Amplifiers/Buffers

LH2108/LH2208/LH2308, LH2108A/LH2208A/LH2308A Dual Super Beta Op Amp

General Description

The LH2108A/LH2208A/LH2308A and LH2108/LH2208/LH2308 series of dual operational amplifiers are two LM108A or LM108 type op amps in a single hermetic package. Featuring all the same performance characteristics of the single device, these duals also offer closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two single devices. For additional information see the LM108A or LM108 data sheet and National's Linear Application Handbook.

The LH2108A/LH2108 is specified for operation over the -55°C to +125°C military temperature range. The LH2208A/LH2208 is specified for operation over the -25°C to +85°C temperature

range. The LH2308A/LH2308 is specified for operation over the 0° C to +70 $^{\circ}$ C temperature range.

Features

■ Low offset current

50 pA

■ Low offset voltage

0.7 mV

■ Low offset voltage

LH2108A 0.3 mV

LH2108

0.7 mV


Wide input voltage range

±15V

Wide operating supply range

±3V to ±20V

Connection Diagram



Order Number LH2108AD, LH2208AD, LH2308AD, LH2108D, LH2208D, or LH2308D


See Package D16C
Order Number LH2108AF, LH2208AF, LH2308AF, LH2108F, LH2208F, or LH2308F

See Package F16B
Order Number LH2108AJ, LH2208AJ, LH2308AJ, LH2108J, LH2208J, or LH2308J


See Package J16A

Auxiliary Circuits


Standard Compensation Circuit



Alternate * Frequency Compensation



Feedforward Compensation



Absolute Maximum Ratings

Supply Voltage Power Dissipation (Note 1) Differential Input Current (Note 2) Input Voltage (Note 3) Output Short Circuit Duration ±20V 500 mW ±10 mA ±15V Continuous Operating Temperature Range LH2108A/LH2108 LH2208A/LH2208 LH2308A/LH2308 Storage Temperature Range Lead Temperature (Soldering, 10 sec)

-55°C to +125°C -25°C to +85°C 0°C to +70°C -65°C to +150°C 300°C

Electrical Characteristics each side (Note 4)

			LIMITS		
PARAMETER	CONDITIONS	LH2108	LH2208	LH2308	UNITS
Input Offset Voltage	T _A = 25°C	2.0	2.0	7.5	mV Max
Input Offset Current	T _A = 25'C	0.2	0.2	1.0	nA Max
Input Bias Current	T _A = 25°C	2.0	2.0	7.0	nA Max
Input Resistance	T _A = 25°C	30	30	10	MΩ Min
Supply Current	T _A = 25°C	0.6	0.6	0.8	mA Max
Large Signal Voltage Gain	$T_A = 25 \text{ C V}_S = +15 \text{V}$ $V_{OUT} = \pm 10 \text{V}, R_L > 10 \text{ k}\Omega$	50	50	25	V/mV Min
Input Offset Voltage		3.0	3.0	10	mV Max
Average Temperature Coefficient of Input Offset Voltage		15	15	30	μV/°C Max
Input Offset Current		0.4	0.4	1.5	nA Max
Average Temperature Coefficient of Input Offset Current		2.5	2.5	10	pA/°C Max
Input Bias Current		3.0	3.0	10	nA Max
Supply Current	TA = +125°C	0.4	0.4	-	mA Max
Large Signal Voltage Gain	V _S = +15V, V _{OUT} = +10V R _L > 10 kΩ	25	25	15	V/mV Min
Output Voltage Swing	Vs = +15V, RL = 10 ks2	113	±13	±13	V Min
Input Voltage Range	V _S = ±15V	13.5	113.5	214	V Min
Common Mode Rejection Ratio		85	85	80	dB Min
Supply Voltage Rejection Ratio	,	80	80	80	dB Min

Electrical Characteristics each side (Note 4)

			LIMITS		
PARAMETER	CONDITIONS	LH2108A	LH2208A	LH2308A	UNITS
Input Offset Voltage	T _A = 25 C	0.5	0.5	0.5	mV Max
Input Offset Current	TA = 25 C	0.2	0.2	1.0	nA Max
Input Bias Current	T _A = 25 C	20	2.0	7.0	nA Max
Input Resistance	T _A = 25°C	30	30	10	MΩ Min
Supply Current	T _A = 25 C	0.6	0.6	0.8	mA Max
Large Signal-Voltage Gain	T _A = 25 C V _S = +15V	80	80	80	V/mV Min
	$V_{OUT} = \pm 10V$, $R_L > 10 \text{ k}\Omega$				
Input Offset Voltage		1.0	1.0	0.73	mV Max
Average Temperature Coefficient of Input Offset Voltage		5	5	5	μV/°C Max
Input Offset Current		0.4	0.4	1.5	nA Max
Average Temperature Coefficient of Input Offset Current		2.5	2.5	10	pA/°C Max
Input Bias Current		3.0	3.0	10	nA Max
Supply Current	TA = +125 C	0.4	0.4		mA Max
Large Signal Voltage Gain	$V_S = +15V$, $V_{OUT} = +10V$ $R_L > 10 \text{ k}\Omega$	40	40	60	V/mV Min
Output Voltage Swing	V _S = ±15V, R _L = 10 kΩ	13	113	±13	V Min
Input Voltage Range	V _s = ±15V	13.5	13.5	:14	V Min
Common Mode Rejection Ratio		96	96	96	dB Min
Supply Voltage Rejection Ratio ;		96	96	96	dB Min

Note 1: The maximum junction temperature of the LH2108A/LH2108 is 150°C, while that of the LH2208A/LH2208 is 100°C and that of the LH2308A/LH2308 is 85°C. For operating devices in the flat package at elevated temperatures, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.

Note 3: For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

Note 4: These specifications apply for $.5V \le V_S \le .20V$ and $-55^{\circ}C \le T_A \le 125^{\circ}C$, unless otherwise specified. With the LH2208A/LH2208, however, all temperature specifications are limited to $-25^{\circ}C \le T_A \le 85^{\circ}C$ and with the LH2308A/LH2308 for $.50^{\circ}C \le T_A \le .00^{\circ}C$.



LH24250/LH24250C Dual Programmable Micropower Op Amp


General Description

The LH24250/LH24250C series of dual programmable micropower operational amplifiers are two LM4250 type op amps in a single hermetic package. Featuring all the same performance characteristics of the LM4250, the LH24250/LH24250C duals also offer closer thermal tracking, lower weight, reduced insertion cost and smaller size than two single devices. For additional information, see the LM4250 data sheet and National's Linear Application Handbook.


Features

- ±1V to ±18V power supply operation
- Standby power consumption as low as 20 μW
- Offset current programmable from less than 0.5 nA to 30 nA
- Programmable slew rate
- May be shut-down using standard open collector TTL
- Internally compensated and short circuit proof

Connection Diagram and Auxiliary Circuit



Offset Null Circuit




Ordering Information
Order Number LH24250D or LH24250CD, See Package D16C
LH24250F or LH24250CF, See Package F16B
LH24250J or LH24250CJ, See Package J16A

Typical Quiescent Current Setting Resistor

Set Current Setting Resistor to V-

ISET						
Vs	0.1 μΑ	0.5 μΑ	1.0 µA	5 μΑ	10 μA	
±1.5V	25.6 MΩ	5.04 MΩ	2.5 ΜΩ	492 kΩ	244 kΩ	
±3.0V	55.6 MΩ	11.0 MΩ	5.5 MΩ	1.09 MΩ	544 kΩ	
±6.0V	116 ΜΩ	23.0 ΜΩ	11.5 MΩ	2.29 MΩ	1.14 MΩ	
±9.0V	176 MΩ	35.0 MΩ	17.5 MΩ	3.49 MΩ	1.74 MΩ	
±12.0V	236 ΜΩ	47.0 MΩ	23.5 MΩ	4.69 MΩ	2.34 ΜΩ	
±15.0V	296 MΩ	59.0 MΩ	29.5 MΩ	5.89 MΩ	2.94 MΩ	

Quiescent Current (Iq)



Absolute Maximum Ratings

Supply Voltage ±18V Power Dissipation (Note 1) 500 mW Differential Input Voltage ±15V Input Voltage (Note 2) ±15V 150 µA I_{SET} Current

Output Short-Circuit Duration

Operating Temperature Range LH24250 LH24250C

-55°C to 125°C 0°C to 70°C -65°C to 150°C

Continuous

Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

Electrical Characteristics LH24250, each amplifier (-55°C < T_A≤125°C unless otherwise specified)

			$V_S = \pm 1.5V$				
Parameters	Conditions	I _{SET} =	=1μ A	I _{SET} =	:10μ A	Units	
		Min.	Max.	Min.	Max.		
Vos	$T_A = 25^{\circ}C, R_S \leq 100 \text{ k}\Omega$		3		5	m۷	
los	T _A = 25°C		3		10	nA	
I _{bias}	T _A = 25°C		7.5		50	nA	
Large Signal Voltage Gain	$T_A = 25$ °C, $R_L = 100$ kΩ $V_O = \pm 0.6$ V, $R_L = 10$ kΩ	40		50		k k	
Supply Current	T _A = 25°C		7.5		80	μА	
Power Consumption	T _A = 25°C	1	23		240	μW	
Vos	R _S ≤10kΩ		4		- 6	mV	
	$T_A = 25^{\circ}C$		5		10	nA	
los	T _A = 25°C		3	ŀ	10	nA	
L.	14-25 0	1	7.5		50	nA	
l _{bias} Input Voltage Range		±0.7	1.5	1 407	. 30	\ v	
	V - +0.6V P 4001-0	1		±0.7		1	
Large Signal Voltage Gain	$V_0 = \pm 0.6V, R_L = 100 \text{ k}\Omega$	30		20		k	
Output Valtana Cudan	$R_L = 10 \text{k}\Omega$			30		k V	
Output Voltage Swing	$R_L = 100 \text{k}\Omega$	±0.6			٧	l v	
Common Mode Rejection Ratio	$R_L = 10 k\Omega$ $R_S \le 10 k\Omega$	70		±0.6 70	V	l dB	
•		76		76		dB	
Supply Voltage Rejection Ration	R _S ≤10kΩ	/6	•	10	00		
Supply Current	} `	1	8		90	μΑ	
Power Consumption		1	24		270	μW	
		V _S = ±15V					
Parameters	Conditions	I _{SET} =	$I_{SET} = 1 \mu A$ $I_{SET} = 10 \mu A$		10μΑ	Unit	
		Min.	Max.	Min.	Max.		
Vos	$T_A = 25^{\circ}C$, $R_S \le 10 \text{ k}\Omega$. 1	3		5	m۷	
los	T _A = 25°C		3		10	na	
bias	T _A = 25°C	1	7.5		50	n A	
Large Signal Voltage Gain	$T_A = 25^{\circ}C, R_L = 100 \text{ k}\Omega$	100				k	
	$V_0 = \pm 10V, R_1 = 10 k\Omega$	1		100		k	
Supply Current	T _A = 25°C	Ì	10	· · ·	90	μΑ	
Power Consumption	T _A = 25°C	1.	300		2.7	μW/m	
V _{os}	R _S ≤10kΩ		4		6	m۷	
los	T _A = 25°C		25		25	nA	
'05	T _A = 25°C		3		10	nA	
I _{blas}	., -20 0		7.5	}	50	nA	
		± 13.5	7.5	± 13.5	30	\ \v	
Input Voltage Range	V - 145V D 4000			± 13.5		1	
Large Signal Voltage Gain	$V_{O} = \pm 15V, R_{L} = 100 \Omega$ $R_{L} = 10 k\Omega$	50		50		k k	
	$R_L = 100 \text{k}\Omega$	±12		. 40		V	
Output Voltage Swing			ł	±12	1	V	
Output Voltage Swing	$R_L = 10 \mathrm{k}\Omega$		1				
Common Mode Rejection Ratio	R _S ≤10 kΩ	70		70		1	
Common Mode Rejection Ratio Supply Voltage Rejection ratio	, -	76		70 76		dB dB	
Common Mode Rejection Ratio	R _S ≤10 kΩ		330		3	1	


Note 1: The maximum junction temperature of the LH24250 is 150°C, while that of the LH24250C is 100°C. The thermal resistance of the dual-in-line package is 100°C/W junction to ambient. For the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16 Inch thick epoxy glass board with ten, 0.03 inch wide, 2 ounce copper conductors.


Note 2: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.


$\textbf{Electrical Characteristics} \quad \text{LH24250C, each amplifier (0°C} \leqslant \text{T}_{A} \leqslant 70^{\circ}\text{C unless otherwise specified)}$

			V _S = ±1.5V					
Parameters	Conditions	I _{SET} =	= 1 μ A	I _{SET} =	= 10μ A	Units		
		Min.	Max.	Min.	Max.			
Vos	$T_A = 25^{\circ}C, R_S \leq 100 \text{ k}\Omega$		5		6	mV		
los	T _A = 25°C		6		20	nA		
I _{blas}	T _A = 25°C		10		75	nA		
Large Signal Voltage Gain	$T_A = 25^{\circ}C, R_1 = 100 \text{ k}\Omega$	25				k		
	$V_0 = \pm 0.6 V, R_L = 10 k\Omega$			25	-	k		
Supply Current	T _A = 25°C		8		90	μΑ		
Power Consumption	T _A = 25°C	.[24	1	270	μW		
Vos	R _S ≤10 kΩ		6.5	 	7.5	mV		
los			8		25	nÁ		
l _{blas}			10		80	l nA		
Input Voltage Range	1.	±0.6		±0.6		V		
Large Signal Voltage Gain	$V_{\Omega} = \pm 0.6 V, R_{I} = 100 k\Omega$	25			*	k		
	$R_L = 10 k\Omega$			25		k		
Output Voltage Swing	$R_L = 100 \mathrm{k}\Omega$	±0.6				V		
	$R_L = 10 k\Omega$			±0.6	V	ĺ		
Common Mode Rejection Ratio	R _S ≤10kΩ	70	1	70	dB			
Supply Voltage Rejection Ration	R _S ≤10kΩ	74	•	74	dB			
Supply Current			8		90	μΑ		
Power Consumption			24		270	μW		
		V _S = ±15V]			
Parameters	Conditions	I _{SET} =	=1μ A	I _{SET} =	: 10 μ A	Units		
		Min.	Max.	Min.	Max.			
Vos	T _A = 25°C, R _S ≤10 kΩ		5		6	mV		
los	T _A = 25°C	ł	6		20	na		
l _{bias} .	T _A = 25°C	1	10]	75	nA		
Large Signal Voltage Gain	$T_A = 25$ °C, $R_L = 100 kΩ$	60	•		· ·	k		
	$V_0 = \pm 10V, R_L = 10 k\Omega$			60		k		
Supply Current	T _A = 25°C		11	ĺ	100	μΑ		
Power Consumption	T _A = 25°C	1	330		3	μW/m\		
V _{os}	R _S ≤10kΩ		6.5		7.5	mV		
los	R _S ≤10kΩ	Ì	8	}	25	nA		
l _{bias}			10		80	nA		
-Diao		1				1		
Input Voltage Range		±13.5		± 13.5		V		
Input Voltage Range	$V_0 = \pm 15V, B_L = 100 \Omega$	±13.5				k		
Input Voltage Range Large Signal Voltage Gain	$R_L = 10 \mathrm{k}\Omega$	50		± 13.5		k k		
Input Voltage Range Large Signal Voltage Gain	$R_L = 10 kΩ$ $R_L = 100 kΩ$			50		k k V		
Input Voltage Range Large Signal Voltage Gain Output Voltage Swing	$R_L = 10 k\Omega$ $R_L = 100 k\Omega$ $R_L = 10 k\Omega$	50 ±12		50 ±12		k k V		
Input Voltage Range Large Signal Voltage Gain Output Voltage Swing Common Mode Rejection Ratio	$\begin{aligned} R_L &= 10 k\Omega \\ R_L &= 100 k\Omega \\ R_L &= 10 k\Omega \\ R_S &\leq 10 k\Omega \end{aligned}$	50 ± 12 70		50 ±12 70		k k V V dB		
Input Voltage Range Large Signal Voltage Gain Output Voltage Swing Common Mode Rejection Ratio Supply Voltage Rejection ratio	$R_L = 10 k\Omega$ $R_L = 100 k\Omega$ $R_L = 10 k\Omega$	50 ±12 70 74		50 ±12 70 74		k k V V dB dB		
Input Voltage Range Large Signal Voltage Gain Output Voltage Swing Common Mode Rejection Ratio	$\begin{aligned} R_L &= 10 k\Omega \\ R_L &= 100 k\Omega \\ R_L &= 10 k\Omega \\ R_S &\leq 10 k\Omega \end{aligned}$	50 ± 12 70	300	50 ±12 70	3	k k V V dB		

Typical Performance Charateristics









Section 2

Buffers

2



Section 2. Buffer Amplifiers

Features	Voltage	i			Part N		
	Gain Output (min.) Current		Slew Rate	Input Impedance	-55°C to 125°C	−25°C to 85°C	Page Number
Bipolar input, medium speed	0.95	±100 mA	200 V/μs	180 kΩ	LH0002H	LH0002CH LH0002CN	2-4 2-4
FET Input, high speed	0.97	±100 mA	1000 V/μs	10 ¹⁰ Ω	LH0033G	LH0033CJ	2-7 2-7
FET Input, very high speed	0.95	±250 mA	6000 V/μs	10 ¹⁰ Ω	LH0063K	LH0063CK	2-7
Bipolar Input, dual	0.999	±24mA	30 V/μs	10 ¹⁰ Ω	LH2110	LH2210	2-18



Operational Amplifiers/Buffers

LH0002/LH0002C Current Amplifier

General Description

The LH0002/LH0002C is a general purpose thick film hybrid current amplifier that is built on a single substrate. The circuit features:

High Input Impedance

400 kΩ

Low Output Impedance

6Ω

High Power Efficiency

- Low Harmonic Distortion
- DC to 30 MHz Bandwidth
- Output Voltage Swing that Approaches Supply Voltage
- 400 mA Pulsed Output Current
- Slew rate is typically 200V/μs
- Operation from ±5V to ±20V

These features make it ideal to integrate with an operational amplifier inside a closed loop configuration to increase current output. The symmetrical output portion of the circuit also provides a low output impedance for both the positive and negative slopes of output pulses.


The LH0002 is available in an 8-lead low-profile TO-5 header; the LH0002C is also available in an 8-lead TO-5, and a 10-pin molded dual-in-line package.

The LH0002 is specified for operation over the -55°C to +125°C military temperature range. The LH0002C is specified for operation over the 0°C to +85°C temperature range.


Applications

- Line driver
- 30 MHz buffer
- High speed D/A conversion
- Instrumentation buffer
- Precision current source

Schematic and Connection Diagrams



connections for dual-in-line package



Order Number LH0002CN See Package N10B




Metal Can Package


Order Number LH0002H or LH0002CH See Package H08A

Typical Applications

High Current Operational Amplifier



Line Driver



^{*}Previously called NH0002/NH0002C

Absolute Maximum Ratings

 Supply Voltage
 ±22 V

 Power Dissipation Ambient
 600 mW

 Input Voltage (Equal to Power Supply Voltage)
 5torage Temperature Range

 Operating Temperature Range
 -65°C to +150°C

 LH0002
 -55°C to +125°C

 LH0002C
 0°C to +85°C

 Steady State Output Current
 ±100 mA

Electrical Characteristics (Note 1)

Pulsed Output Current (50 ms On/1 sec. Off)


Parameter	Conditions	Min.	Тур.	Max.	Units
Voltage Gain	$R_S = 10 k\Omega$, $R_L = 1.0 k\Omega$, $V_{IN} = \pm 10 V$	0.95	0.97		
AC Current Gain	$V_{IN} = 1.0 V_{rms}, f = 1.0 kHz$		40		- A/ma
Input Impedance	$R_S = 200 \text{ k}\Omega$, $V_{IN} = \pm 1.0 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$	180	400	_	kΩ
Output Impedance	$V_{IN} = \pm 1.0 \text{ V}, R_L = 50 \Omega, R_S = 10 \text{ k}\Omega$	_	6.0	10	Ω
Output Voltage Swing	$R_L = 1.0 \text{ k}\Omega$, $V_{IN} = \pm 12 \text{ V}$	±10	±11	_	\ v
Output Voltage Swing	$V_S = \pm 15 V$, $V_{IN} = \pm 12 V$, $R_S = 50 \Omega$, $R_L = 100 \Omega$, $T_A = 25^{\circ}C$	±10			V
DC Output Offset Voltage	$R_S = 300 \Omega$, $R_L = 1.0 \text{k}\Omega$	_	±10	±30	mV
DC Input Offset Current	$R_S = 10 k\Omega, R_L = 1.0 k\Omega$	_	±6.0	±10	μΑ
Harmonic Distortion	$V_{iN} = 5.0 V_{rms}, f = 1.0 kHz$	_ ′	0.1		%
Rise Time	$R_L = 50 \Omega$, $\Delta V_{IN} = 100 \text{ mV}$		7.0	12	ns
Positive Supply Current	$R_S = 10 k\Omega$, $R_L = 1.0 k\Omega$	_	+6.0	+10	mA
Negative Supply Current	$R_S = 10 k\Omega, R_L = 1.0 k\Omega$	_	-6.0	-10	mA


±400 mA

Note 1: Specification applies for $T_A = 25^{\circ}\text{C}$ with +12V on Pins 1 and 2; -12V on Pins 6 and 7 for the metal can package and +12V on Pins 1 and 2; -12V on Pins 4 and 5 for the dual-in-line package unless otherwise specified. The parameter guarantees for LH0002C apply over the temperature range of 0°C to +85°C, while parameters for the LH0002 are guaranteed over the temperature range -55°C to 125°C unless otherwise specified.


Typical Performance

Maximum Power Dissipation







Input Impedance (Magnitude & Phase)









Positive Pulse



Negative Pulse



Input Offset Current





LH0033/LH0033C, LH0063/LH0063C Fast and Damn Fast Buffer Amplifiers

General Description

The LH0033/LH0033C and LH0063/LH0063C are high speed, FET input, voltage follower/buffers designed to provide high current drive at frequencies from DC to over 100 MHz. The LH0033/LH0033C will provide $\pm 10\,$ mA into 1 k Ω loads ($\pm 100\,$ mA peak) at slew rates of 1500V/ μs . The LH0063/LH0063C will provide $\pm 250\,$ mA into 50Ω loads ($\pm 500\,$ mA peak) at slew rates of up to $6000V/\mu s$. In addition, both exhibit excellent phase linearity up to 20 MHz.

Both are intended to fulfill a wide range of buffer applications such as high speed line drivers, video impedance transformation, nuclear instrumentation amplifiers, op amp isolation buffer for driving reactive loads and high impedance input buffers for high speed A to D's and comparators. In addition, the LH0063/LH0063C can continuously drive 50Ω coaxial cables or be used as a diddle yoke driver for high resolution CRT displays. For additional applications information, see AN-48.

Advantages

- Only +10V supply needed for 5 V_{P-P} video out
- Speed does not degrade system performance
- Wide data rate range for phase encoded systems

- Output drive adequate for most loads
- Single pre-calibrated package

Features

- Damn fast (LH0063)
- Wide range single or dual supply operation
- Wide power bandwidth

Low phase non-linearity

DC to 100 MHz

6000V/us

- High output drive
- $\pm 10V$ with 50Ω load
- Fast rise times

2 degrees


- Fast rise times

- 2 ns 120 dB
- High current gainHigh input resistance
- $10^{10}\Omega$

These devices are constructed using specially selected junction FET's and active laser trimming to achieve guaranteed performance specifications. The LH0033 and LH0063 are specified for operation from -55°C to +125°C; whereas, the LH0033C and LH0063C are specified from -25°C to +85°C. The LH0033/LH0033C is available in a 1.5W metal TO-8 package and a special 1/2 x 1 inch 8 pin ceramic dual-in-line package while the LH0063/LH0063C is available in a 5W 8-pin TO-3 package.


Connection Diagrams

Metal Can Package




Order Number LH0033G or LH0033CG See Package H12B

Dual-In-Line Package



Order Number LH0033J or LH0033CJ See Package HY08A Metal Can Package



Order Number LH0063K or LH0063CK See Package K08A

Absolute Maximum Ratings

 Peak Output Current
 ±500 mA

 LH0063/LH0063C
 ±500 mA

 LH0033/LH00033C
 ±250 mA

 Operating Temperature Range
 LH0033 and LH0063
 −55°C to +125°C

 LH0033C and LH0063C
 −25°C to +85°C
 −65°C to +150°C

 Storage Temperature Range
 −65°C to +150°C
 −65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

DC Electrical Characteristics $V_S = \pm 15V$, $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise specified

				Lin	nits			
Parameter	Conditions	LH0033			LH0033C			Units
		Min.	Тур.	Max.	Min.	Тур.	Max.	1
Output Offset Voltage	$R_S = 100 \Omega$, $T_J = 25$ °C, $V_{IN} = 0$ V (see note 1) $R_S = 100 \Omega$		5.0	10 15		12	20 25	mV mV
Average Temperature Coefficient of Offset Voltage	$R_S = 100 \Omega$, $V_{IN} = 0 V$		50			50		μV/°C
Input Bias	$V_{IN} = 0V$ $T_J = 25$ °C (Note 1)		1	250			500	. pA
Current	T _A = 25°C (Note 2)	1		2.5			5.0	nA
	$T_J = T_A = T_{MAX}$		l	- 10			20	nA
Voltage Gain	$V_0 = \pm 10 \text{ V}, R_S = 100 \Omega, R_L = 1.0 \text{ k}\Omega$	0.97	0.98	1.00	0.96	0.98	1.00	V/V
Input Impedance	$R_L = 1 k\Omega$	1010	1011		1010	1011		Ω
Output Impedance	$V_{IN} = \pm 1.0 V, R_L = 1.0 k$	1	6.0	10		6.0	10	Ω
Output Voltage Swing	$V_I = \pm 14 \text{ V}, R_L = 1.0 \text{ k}$ $V_I = \pm 10.5 \text{ V}, R_L = 100 \Omega, T_A = 25 ^{\circ}\text{C}$	±12 ±9.0			±12 ±9.0			V V
Supply Current	$V_{IN} = 0 V$		20	22		21	24	mA
Power Consumption	$V_{IN} = 0 V$		600	660		630	720	mW

Note 1 is Note 2 of LH0032

Note 2 is Note 3 of LH0032

AC Electrical Characteristics $T_C = 25^{\circ}C$, $V_S = \pm 15 V$, $R_S = 50 \Omega$, $R_L = 1.0 \, k\Omega$

			Limits						
Parameter	Conditions		LH0033		LH0033C			Units	
		Min.	Тур.	Max.	Min.	Тур.	Max.		
Slew Rate	V _{IN} = ±10 V	1000	1500		1000	1400		V/µs	
Bandwidth	$V_{IN} = 1.0 V_{rms}$		100	1		100		MHz	
Phase Non-Linearity	BW = 1.0 to 20 MHz		2.0			2.0		degrees	
Rise Time	$\Delta V_{IN} = 0.5 V$		2.9		1	3.2		ns	
Propagation Delay	$\Delta V_{IN} = 0.5 V$		1.2			1.5		ns	
Harmonic Distortion	f > 1 kHz		<0.1			<0.1		%	

Note 1: Specification is at 25°C junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperature will exceed the value at $T_J = 25$ °C. When supply voltages are \pm 15V, no-load operating junction temperature may rise 40-60°C above ambient and more under load conditions. Accordingly, V_{OS} may change one to several mV, and I_B will change significantly during warm-up. Refer to I_B vs. temperature graph for expected values.

Note 2: Measured in still air 7 minutes after application of power.

DC Electrical Characteristics $V_S = \pm 15 \text{V}$, $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise specified


				Lin	nits			
Parameter	Conditions	LH0063				LH0063C	;	Units
		Min.	Тур.	Max.	Min.	Тур.	Max.	· .
Output Offset	$R_S \le 100 \text{ k}\Omega, T_J = 25^{\circ}\text{C}$ $R_L = 100 \Omega$		10	25 100		10	50 100	mV mV
Average Temperature Coefficient of Output Offset Voltage	R _S ≤ 100 kΩ		300		i !	300		μV/°C
Input Bias Current	T _J = 25°C		0.1	10~5		0.1	5-5	nA
Voltage Gain	$V_{IN} = \pm 10 \text{ V}, R_S \le 100 \text{ k}\Omega, R_L = 1 \text{ k}\Omega$	0.94	0.96	1.0	0.94	0.96	1.0	V/V
Voltage Gain	$V_{1N} = \pm 10 V$, $R_S \le 100 kΩ$, $R_L = 50 Ω$, $T_J = 25$ °C	0.92	0.93	0.98	0.91	0.93	0.98	V/V
Input Capacitance	Case Shorted to Output		8.0			8.0	l	pF
Output Impedance	$V_{OUT} = \pm 10 \text{ V}, R_S \le 100 \text{ k}\Omega, R_L = 50 \Omega$		1.0	4.0		1.0	4.0	Ω
Output Current Swing	$V_{IN} = \pm 10 \text{ V}, \text{ R}_{S} \leqslant 100 \text{ k}\Omega$	0.2	0.25		0.2	0.25		Amps
Output Voltage Swing	$R_L = 50 \Omega$	±10	±13		±10	±13		V
Output Voltage Swing	$V_S = \pm 5.0 \text{ V}, R_L = 50 \Omega, T_J = 25^{\circ}\text{C}$	5.0	7.0		5.09	7.0		V
Supply Current	$T_J = 25^{\circ}C, R_L = \infty, V_S = \pm 15 V$	İ	35	65		35	65	mA
Supply Current	$V_S = \pm 5.0 V$		50			50		mA
Power Consumption	$T_J = 25^{\circ}C, R_L = \infty, V_S = \pm 15V$		1.05	1.95		1.05	1.95	w ·
Power Consumption	V _S = ±5.0 V		500			500	<u> </u>	mW

AC Electrical Characteristics LH0063/LH0063C ($T_J = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$, $R_S = 50 \text{ k}\Omega$, $R_L = 50 \Omega$)


· · · · · · · · · · · · · · · · · · ·	· ·		Limits						
Parameter	Conditions		LH0063			LH0063C	;	Units	
		Min.	Тур.	Max.	Min.	Тур.	Max.	1	
Slew Rate	$R_L = 1.0 k\Omega, V_{IN} = \pm 10 V$		6000			6000		V/μs	
Slew Rate	$R_L = 50 \Omega$, $V_{IN} = \pm 10 V$, $T_J = 25 ^{\circ}C$	2000	2400		2000	2400		V/μs	
Bandwidth	$V_{IN} = 1.0 V_{rms}$		200	ļ		200		MHz	
Phase Non-Linearity	BW = 1.0 to 20 MHz		2.0	ļ		2.0		degrees	
Rise Time	$\Delta V_{IN} = 0.5 V$		1.6	ļ		1.9		ns	
Propagation Delay	$\Delta V_{IN} = 0.5 V$		1.9	}		2.1		ns	
Harmonic Distortion			<0.1			<0.1		%	

Note 1: Unless otherwise specified, these specifications apply for +15V applied to pins 1 and 12, -15V applied to pins 9 and 10, and pin 6 shorted to pin 7 for the LH0033/LH0033C. For the LH0063/LH0063C, specifications apply for +15V applied to pins 1 and 2, -15V applied to pins 7 and 8, and pin 5 shorted to pin 6. Unless otherwise noted, specifications apply over a temperature range of -55°C < T_J < +125°C for the LH0033 and LH0063; and -25°C < T_J < +85°C for the LH0033C and LH0063C. Typical values shown are for T_J = 25°C.

Typical Performance Characteristics



Typical Performance Characteristics (continued)



Application Hints

Recommended Layout Precautions: RF/video printed circuit board layout rules should be followed when using the LH0033 and LH0063 since they will provide power gain to frequencies over 100 MHz. Ground planes are recommended and power supplies should be decoupled at each device with low inductance capacitors. In addition, ground plane shielding may be extended to the metal case of the device since it is electrically isolated from internal circuitry. Alternatively the case should be connected to the output to minimize input capacitance.

Offset Voltage Adjustment: Both the LH0033's and LH0063's offset voltages have been actively trimmed by laser to meet guaranteed specifications when the offset preset pin is shorted to the offset adjust pin. This pre-calibration allows the devices to be used in most DC or AC applications without individually offset nulling each device. If offset null is desirable, it is simply obtained by leaving the offset preset pin open and connecting a trim pot of 100Ω for the LH0033 or $1~\mathrm{k}\Omega$ for the LH0063 between the offset adjust pin and Vas illustrated in Figures 1 and 2.




FIGURE 1. Offset Zero Adjust for LH0033 (Pin nos. shown for TO-8)




FIGURE 2. Offset Zero Adjust for LH0063

Applications Hints (Cont'd)

Operation from Single or Asymmetrical Power Supplies: Both device types may be readily used in applications where symmetrical supplies are unavailable or not desirable. A typical application might be an interface to a MOS shift register where $V^+ = +5V$ and $V^- = -12V$. In this case, an apparent output offset occurs due to the device's voltage gain of less than unity. This additional output offset error may be predicted by:

$$\Delta V_{O} \cong (1 - A_{V}) \frac{(V^{+} - V^{-})}{2} = .005 (V^{+} - V^{-})$$

where:

. A_V = No load voltage gain, typically .99

V⁺ = Positive supply voltage

V = Negative supply voltage

For the above example, ΔV_O would be -35 mV. This may be adjusted to zero as described in Section 2. For AC coupled applications, no additional offset occurs if the DC input is properly biased as illustrated in the "typical applications" section.

Short Circuit Protection: In order to optimize transient response and output swing, output current limit has been omitted from the LH0033 and LH0063. Short circuit protection may be added by inserting appropriate value resistors between V $^+$ and V $_C^-$ pins and V $^-$ and V $_C^-$ pins




FIGURE 3. LH0033 Using Resistor Current Limiting

as illustrated in Figures 3 and 4. Resistor values may be predicted by:

$$R_{LIM} \cong \frac{V^+}{I_{SC}} = \frac{V^-}{I_{SC}}$$

where:

 $I_{SC} \leq 100$ mA for LH0033

 $I_{SC} \leq 250 \text{ mA for LH0063}$

The inclusion of limiting resistors in the collectors of the output transistors reduces output voltage swing. Decoupling $V_{\rm C}^{-1}$ and $V_{\rm C}^{-1}$ pins with capacitors to ground will retain full output swing for transient pulses. Alternate active current limit techniques that retain full DC output swing are shown in Figures 5, 6 and 7. In Figures 5 and 6, the current sources are saturated during normal operation thus apply full supply voltage to the $V_{\rm C}$ pins. Under fault conditions, the voltage decreases as required by the overload. For Figure 5:

$$R_{LIM} = \frac{V_{BE}}{I_{SC}} = \frac{.6V}{60 \text{ mA}} = 10\Omega$$

In Figure 6, quad transistor arrays are used to minimize can count and:

$$R_{LIM} = \frac{V_{BE}}{1/3 (I_{SC})} = \frac{.6V}{1/3 (200 \text{ mA})} = 8.2\Omega$$




FIGURE 4. LH0063 Using Resistor Current Limiting




FIGURE 5. LH0033 Current Limiting Using Current Sources




FIGURE 6. LH0063 Current Limiting Using Current Sources

Capacitive Loading: Both the LH0033 and LH0063 are designed to drive capacitive loads such as coaxial cables in excess of several thousand picofarads without susceptibility to oscillation. However, peak current resulting from $(C \times d_v/d_t)$ should be limited below absolute maximum peak current ratings for the devices.

Thus for the LH0033:

$$\left(\frac{\Delta V_{IN}}{\Delta t}\right) X C_L \le I_{OUT} \le \pm 250 \text{ mA}$$

and for the LH0063:

$$\left(\frac{\Delta V_{IN}}{\Delta t}\right)$$
 X C_L \leq I_{OUT} \leq ±500 mA

Applications Hints (Cont'd)

In addition, power dissipation resulting from driving capacitative loads plus standby power should be kept below total package power rating:

$$P_{diss} \ge P_{DC} + P_{AC}$$

$$P_{diss} \ge (V^+ - V^-) \times I_S + P_{AC}$$

$$P_{AC} \cong (V_{P-P})^2 \times f \times C_L$$

where $V_{P,P}$ = Peak-to-peak output voltage swing f = frequency C_1 = Load Capacitance

Operation Within an Op Amp Loop: Both devices may be used as a current booster or isolation buffer within a closed loop with op amps such as LH0032, LH0062, or LM118. An isolation

resistor of 47Ω should be used between the op amp output and the input of LH0033. The wide bandwidths and high slew rates of the LH0033 and LH0063 assure that the loop has the characteristics of the op amp and that additional rolloff is not required.


Hardware: In order to utilize the full drive capabilities of both devices, each should be mounted with a heat sink particularly for extended temperature operation. The cases of both are isolated from the circuit and may be connected to system chassis.

ACHTUNG!

Power supply bypassing is necessary to prevent oscillation with both the LH0033 and LH0063 in all circuits. Low inductance ceramic disc capacitors with the shortest practical lead lengths must be connected from each supply lead (within < % to %" of the device package) to a ground plane. Capacitors should be one or two $0.1\mu F$ in parallel for the LH0033; adding a $4.7\mu F$ solid tantalum capacitor will help in troublesome instances. For the LH0063, two $0.1\mu F$ ceramic and one $4.7\mu F$ solid tantalum capacitors in parallel will be necessary on each supply lead.

Schematic Diagrams

LH0033/LH0033C




NORMALLY SHORTED


NORMALLY SHORTED

LH0063/LH0063C

High Speed Automatic Test Equipment Forcing Function Generator




Gamma Ray Pulse Integrator




Typical Applications (Cont'd)


Nuclear Particle Detector




High Input Impedance AC Coupled Amplifier




Isolation Buffer




Coaxial Cable Driver



Coaxial Cable Driver




1W CW Final Amplifier




Typical Applications (Cont'd)


High Input Impedance Comparator With Offset Adjust




Instrumentation Shield/Line Driver




Single Supply AC Amplifier



4.5 MHz Notch Filter



High Speed Sample & Hold





Buffers

LH2110/LH2210/LH2310 Dual Voltage Follower

General Description

The LH2110 series of dual voltage followers are two LM110 type followers in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information, see the LM110 data sheet and National's Linear Application Notebook.

The LH2110 is specified for operation over the -55°C to +125°C military temperature range. The LH2210 is specified for operation over the -25°C to +85°C temperature range. The LH2310 is speci-

fied for operation over the 0° C to $+70^{\circ}$ C temperature range.

Features


■ Low input current	1 nA
■ High input resistance	10 ¹⁰ ohms
■ High slew rate	30V/μs
■ Wide bandwidth	20 MHz
■ Wide operating supply range	±5V to ±18V

Output short circuit proof


Connection Diagram

INPUT 0 12 BALANCE 10 10 11 12 13 BALANCE 11 11 BALANCE 11 11 BALANCE 11 11 BALANCE 11 12 BALANCE 18 0UTPUT 19 BALANCE 19 V+

Auxiliary Circuits



Increasing Negative Swing Under Load



Order Number LH2110D, LH2210D or LH2310D, See Package D16C Order Number LH2110F, LH2210F or LH2310F, See Package F16B Order Number LH2110J, LH2210J or LH2310J, See Package J16A

Absolute Maximum Ratings

Supply Voltage
Power Dissipation (Note 1)
Input Voltage (Note 2)
Output Short Circuit Duration (Note 3)

500 mW ±15V Continuous Operating Temperature Range LH2110 LH2210 -55°C to 125°C -25°C to 85°C 0°C to 70°C -65°C to 150°C 300°C

LH2310 0°C t
Storage Temperature Range -65°C to
Lead Temperature (Soldering, 10 sec)

Electrical Characteristics Each Side (Note 4)

PARAMETER	CONDITIONS	LIMITS			LINUTE	
PARAMETER	CONDITIONS	LH2110 LH		LH2310	UNITS	
Input Offset Voltage	T _A = 25°C	4.0	4.0	7.5	mV Max	
Input Bias Current	T _A = 25°C	3.0	3.0	7.0	nA Max	
Input Resistance	T _A = 25°C	1010	10 ¹⁰	10 ¹⁰	ΩMin	
Input Capacitance		1.5	1.5	1,5	рЕ Тур	
Large Signal Voltage Gain	$T_A = 25^{\circ}C, V_S = \pm 15V$ $V_{OUT} = \pm 10V, R_L = 8 k\Omega$.999	.999	.999	V/V Min	
Output Resistance	T _A = 25°C	2.5	2.5	2.5	ΩMax	
Supply Current (Each Amplifier)	T _A = 25°C	5.5	5.5	5.5	mA Max	
Input Offset Voltage		6.0	6.0	10	mV Max	
Offset Voltage Temperature Drift	$-55^{\circ}C \le T_{A} \le 85^{\circ}C$ $T_{A} = 125^{\circ}C$	6	6 12	10 	μV/°C Typ μV/°C Typ	
Input Bias Current	,	10	10	10	nA Max	
Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V$ $R_L = 10 k\Omega$.999	.999	.999	V/V Min	
Output Voltage Swing (Note 5)	$V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$	±10	±10	±10	V Min	
Supply Current (Each Amplifier)	T _A = 125°C	4.0	4.0	· _	mA Max	
Supply Voltage Rejection Ratio	$\pm 5V \le V_S \le \pm 18V$	70	70	70	dB Min	

Note 1: The maximum junction temperature of the LH2110 is 150°C, while that of the LH2210 is 100°C and that of the LH2310 is 85°C. For operating devices in the flat package at elevated temperatures, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient


Note 2: For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

Note 3: Continuous short circuit is allowed for case temperatures to 125° C and ambient temperatures to 70° C. It is necessary to insert a resistor greater than $2 \, \mathrm{k}\Omega$ in series with the input when the amplifier is driven from low impedance sources to prevent damage when the output is shorted.

Note 4: These specifications apply for $\pm 5 \text{ V} \le \text{ V}_S \le \pm 18 \text{ V}$ and $-55^{\circ}\text{C} \le \text{ T}_A \le 125^{\circ}\text{C}$, unless otherwise specified. With the LM210, however, all temperature specifications are limited to $-25^{\circ}\text{C} \le \text{T}_A \le 85^{\circ}\text{C}$, and for the LH2310, all temperature specifications are limited to $0^{\circ}\text{C} \le \text{T}_A \le 70^{\circ}\text{C}$.

Note 5: Increased output swing under load can be obtained by connecting an external resistor between the booster and V⁻ terminals.


2





Section 3
Instrumentation
Amplifiers





Section 3. Instrumentation Amplifiers

All of the amplifiers in this section are true differential input instrumentation amplifiers with very high common mode rejection and adjustable gain.

Features	I _B Max.	V _{IOS} Max.	Characteristics		1	{	Part Number		1
			ΔV _{IOS} ΔT	Gain Lin.	Gain Tempco	Gain Error	−25°C to 85°C	-55°C to 125°C	Page Number
90µW dissipation, wide supply range, one external gain set resistor	125 nA 100 nA	2mV 1mV	10μV/°C 10μV/°C	0.03% 0.03%	*	3% max. 1% max.	LH0036C	LH0036	3-4
Low cost, one external gain set resistor	500 nA	2mV 1mV	10μV/°C 10μV/°C	0.03% 0.03%	*	1% 0.3%	LH0037C	LH0037	3-12
Ultra low drift, all gain set resistors internal, very low noise, very linear, guard drive amplifier included	100nA	150μV 100μV	1 μV/°C max. 0.25 μV/°C max.	1 ppm 1 ppm	7 ppm/°C	0.1%	LH0038C	LH0038	3-15
Programmable gain fast settling	500 pA 500 pA	10mV 5mV	10 μV/°C 10 μV/°C	20 ppm 20 ppm	1 ppm/°C 1 ppm/°C	0.3% max. 0.3% max.	LH0084C	LH0084	3-26
Digitally programmable gain amplifier	500 pA 500 pA	10 mV 5 mV	10μV/°C 10μV/°C	20 ppm 20 ppm	1 ppm/°C 1 ppm/°C	0.3% max. 0.2% max.	LH0086C	LH0086	3-38

^{*}Dependent upon external resistors.



Amplifiers

LH0036/LH0036C Instrumentation Amplifier

General Description

The LH0036/LH0036C is a true micro power instrumentation amplifier designed for precision differential signal processing. Extremely high accuracy can be obtained due to the 300 $M\Omega$ input impedance and excellent 100 dB common mode rejection ratio. It is packaged in a hermetic TO-8 package. Gain is programmable with one external resistor from 1 to 1000. Power supply operating range is between $\pm 1V$ and $\pm 18V$. Input bias current and output bandwidth are both externally adjustable or can be set by internally set values. The LH0036 is specified for operation over the -55°C to $\pm 125^{\circ}\text{C}$ temperature range and the


LH0036C is specified for operation over the -25°C to +85°C temperature range.


Features

High input impedance	300 W75
■ High CMRR	100 dB
 Single resistor gain adjust 	1 to 1000
Low power	90μW
Wide supply range	±1V to ±18V

- Adjustable input bias current
- Adjustable output bandwidth
- Guard drive output

Equivalent Circuit and Connection Diagrams





Order Number LH0036G or LH0036CG See NS Package H12B

Absolute Maximum Ratings

Supply Voltage ±18V Short Circuit Duration Continuous Differential Input Voltage ±30V Operating Temperature Range Input Voltage Range ${}^{\pm}V_{S}$ LH0036 -55°C to +125°C ±٧s Shield Drive Voltage LH0036C -25°C to +85°C CMRR Preset Voltage Storage Temperature Range -65°C to +150°C $\pm V_S$ ±٧s CMRR Trim Voltage Lead Temperature, Soldering 10 seconds 300°C Power Dissipation (Note 3) 1.5W


Electrical Characteristics (Notes 1 and 2)

		LIMITS						ì	
PARAMETER	CONDITIONS	LH0036		ļ	LH0036C		UNITS		
 		MIN	TYP	MAX	MIN	TYP	MAX		
Input Offset Voltage (V _{IOS})	$R_S = 1.0k\Omega, T_A = 25^{\circ}C$ $R_S = 1.0k\Omega$		0.5	1.0 2.0		1.0	2.0 3.0	mV mV	
Output Offset Voltage (V _{OOS})	$R_S = 1.0k\Omega$, $T_A = 25^{\circ}C$ $R_S = 1.0k\Omega$		2.0	5.0 6.0	}	5.0	10 12	mV mV	
Input Offset Voltage Tempco ($\Delta V_{IOS}/\Delta T$)	$R_S \leq 1.0k\Omega$		10			10		μV/°C	
Output Offset Voltage Tempco ($\Delta V_{OOS}/\Delta T$)			15		l	15		μV/°C	
Overall Offset Referred to Input (V _{OS})	A _V = 1.0 A _V = 10 A _V = 100 A _V = 1000		2.5 0.7 0.52 0.502			6.0 1.5 1.05 1.005		mV mV mV	
Input Bias Current (I _B)	T _A = 25°C		40	100 150		50	125 200	nA nA	
Input Offset Current (f _{OS})	T _A = 25°C		10	40 80		20	50 100	.nA nA	
Small Signal Bandwidth	$A_{V} = 1.0, R_{L} = 10k\Omega$ $A_{V} = 10, R_{L} = 10k\Omega$ $A_{V} = 100, R_{L} = 10k\Omega$ $A_{V} = 1000, R_{L} = 10k\Omega$		350 35 3.5 350			350 35 3.5 350		kHz kHz kHz Hz	
Full Power Bandwidth	$V_{IN} = \pm 10V, R_{L} = 10k,$ $A_{V} = 1$		5.0			5.0		kHz	
Input Voltage Range	Differential Common Mode	±10 ±10	±12 ±12		±10 ±10	±12 ±12		v v	
Gain Nonlinearity			0.03	1	l	0.03	ļ	%	
Deviation From Gain Equation Formula	. A _V = 1 to 1000		. ±0.3	±1.0		±1.0	±3.0	%	
PSRR			1.0 0.05	2.5 0.25		0.10	5.0 0.50	mV/V mV/V	
CMRR	$A_V = 1.0$ DC to $A_V = 10$ 100 Hz $A_V = 100$ $\Delta R_S = 1.0k$		1.0 0.1 50	2.5 0.25 100		2.5 0.25 50	5.0 0.50 100	mV/V mV/V μV/V	
Output Voltage	$V_S = \pm 15V, R_L = 10k\Omega, V_S = \pm 1.5V, R_L = 100k\Omega$	±10 ±0.6	±13.5 ±0.8		±10 ±C.6	±13.5 ±0.8		v v	
Output Resistance			0.5)	Ĭ	0.5]	Ω	
Supply Current			300	400		400	600	μА	
Equivalent Input Noise Voltage	0.1 Hz $<$ f $<$ 10 kHz, R _S $<$ 50 Ω		20	ĺ		20		μV/p-p	
Slew Rate	$\Delta V_{IN} = \pm 10V$, $R_L = 10k\Omega$, $A_V = 1.0$		0.3			0.3		V/μs	
Settling Time	To $\pm 10 \text{ mV}$, R _L = $10 \text{k}\Omega$, $\Delta V_{\text{OUT}} = 1.0 \text{V}$								
	A _V = 1.0 A _V = 100		3.8 180	j .		3.8 180	1	μs μs	


Note 1: Unless otherwise specified, all specifications apply for $V_S = \pm 15V$, Pins 1, 3, and 9 grounded, $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0036C and $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0036.


Note 2: All typical values are for $T_A = 25^{\circ}C$.

Note 3: The maximum junction temperature is 150° C. For operation at elevated temperature derate the G package on a thermal resistance of 90° C/W, above 25° C.



Typical Applications







 ${}^{\bullet}R_{\text{BW}}$ and R_{B} are optional bandwidth and input bias current controlling resistors.

Instrumentation Amplifier with Logic Controlled Shut-Down


Pre MUX Signal Conditioning




Isolation Amplifier for Medical Telemetry




Thermocouple Amplifier with Cold Junction Compensation



Process Control Interface





High Pass Filter

Applications Information

THEORY OF OPERATION




FIGURE 1. Simplified LH0036

The LH0036 is a 2 stage amplifier with a high input impedance gain stage comprised of A_1 and A_2 and a differential to single-ended unity gain stage, A_3 . Operational amplifier, A_1 , receives differential input signal, e_1 , and amplifies it by a factor equal to $(R1+R_G)/R_G$.

 A_1 also receives input e_2 via A_2 and $R2.\,e_2$ is seen as an inverting signal with a gain of $R1/R_G$. A_1 also receives the common mode signal e_{CM} and processes it with a gain of +1.

Hence

$$V_1 = \frac{R1 + R_G}{R_G} e_1 - \frac{R1}{R_G} e_2 + e_{CM}$$
 (1)

By similar analysis V2 is seen to be:

$$V_2 = \frac{R2 + R_G}{R_G} e_2 - \frac{R2}{R_G} e_1 + e_{CM}$$
 (2)

For R1 = R2:

$$V_2 - V_1 = \left[\left(\frac{2R1}{R_G} \right) + 1 \right] (e_2 - e_1)$$
 (3)

Also, for R3 = R5 = R4 = R6, the gain of $A_3 = 1$, and:

$$e_0 = (1)(V_2 - V_1) = (e_2 - e_1) \left[1 + \left(\frac{2R1}{R_G} \right) \right]$$
 (4)

As can be seen for identically matched resistors, e_{CM} is cancelled out, and the differential gain is dictated by equation (4).

For the LH0036, equation (4) reduces to:

$$A_{VCL} = \frac{e_0}{e_2 - e_1} = 1 + \frac{50k}{R_G}$$
 (5a)

The closed loop gain may be set to any value from 1 ($R_G = \infty$) to 1000 ($R_G \cong 50\Omega$). Equation (5a) re-arranged in more convenient form may be used to select R_G for a desired gain:

$$R_{G} = \frac{50k}{A_{VCL} - 1} \tag{5b}$$

USE OF BANDWIDTH CONTROL (pin 1)

In the standard configuration, pin 1 of the LH0036 is simply grounded. The amplifier's slew rate in this configuration is typically $0.3V/\mu s$ and small

signal bandwidth 350 kHz for A_{VCL} = 1. In some applications, particularly at low frequency, it may be desirable to limit bandwidth in order to minimize the overall noise bandwidth of the device. A resistor R_{BW} may be placed between pin 1 and ground to accomplish this purpose. Figure 2 shows typical small signal bandwidth versus R_{BW}.




FIGURE 2. Bandwidth vs RBW

It also should be noted that large signal bandwidth and slew rate may be adjusted down by use of R_{BW} . Figure 3 is plot of slew rate versus R_{BW} .




FIGURE 3. Output Slew Rate vs RBW

CMRR CONSIDERATIONS

Use of Pin 9, CMRR Preset

Pin 9 should be grounded for nominal operation. An internal factory trimmed resistor, R6, will yield a CMRR in excess of 80 dB (for A_{VCL} = 100). Should a higher CMRR be desired, pin 9 should be left open and the procedure, in this section followed.

DC Off-set Voltage and Common Mode Rejection Adjustments

Off-set may be nulled using the circuit shown in Figure 4.




FIGURE 4. VOS Adjustment Circuit

Pin 8 is also used to improve the common mode rejection ratio as shown in Figure 5. Null is

Applications Information (Cont'd)

achieved by alternately applying $\pm 10V$ (for $V^+ \& V^- = 15V$) to the inputs and adjusting R1 for minimum change at the output.




FIGURE 5. CMRR Adjustment Circuit

The circuits of Figure 4 and 5 may be combined as shown in Figure 6 to accomplish both V_{OS} and CMRR null. However, the V_{OS} and CMRR adjustment are interactive and several iterations are required. The procedure for null should start with the inputs grounded.




FIGURE 6. Combined CMRR, VOS Adjustment Circuit

R2 is adjusted for V_{OS} null. An input of +10V is then applied and R1 is adjusted for CMRR null. The procedure is then repeated until the optimum is achieved.

A circuit which overcomes adjustment interaction is shown in Figure 7. In this case, R2 is adjusted first for output null of the LH0036. R1 is then adjusted for output null with +10V input. It is always a good idea to check CMRR null with a -10V input. The optimum null achievable will yield the highest CMRR over the amplifiers common mode range.




FIGURE 7. Improved VOS, CMRR Nulling Circuit

AC CMRR Considerations

The ac CMRR may be improved using the circuit of Figure 8.




FIGURE 8. Improved AC CMRR Circuit

After adjusting R1 for best dc CMRR as before, R2 should be adjusted for minimum peak-to-peak voltage at the output while applying an ac common mode signal of the maximum amplitude and frequency of interest.

INPUT BIAS CURRENT CONTROL

Under nominal operating conditions (pin 3 grounded), the LH0036 requires input currents of 40 nA. The input current may be reduced by inserting a resistor (R_B) between 3 and ground or, alternatively, between 3 and V $\bar{}$. For R_B returned to ground, the input bias current may be predicted by:

$$I_{BIAS} \cong \frac{V^{+} - 0.5}{4 \times 10^{8} + 800 R_{B}}$$
 (6a)

or

$$R_{B} = \frac{V^{+} - 0.5 - (4 \times 10^{8}) (I_{BIAS})}{800 I_{BIAS}}$$
 (6b)

Where:

IBIAS = Input Bias Current (nA)

R_B = External Resistor connected between pin 3 and ground (Ohms)

V⁺ = Positive Supply Voltage (Volts)

Figure 9 is a plot of input bias current versus R_B.




FIGURE 9. Input Bias Current as a Function of RB

As indicated above, $R_{\rm B}$ may be returned to the negative supply voltage. Input bias current may then be predicted by:

$$I_{BIAS} \cong \frac{(V^+ - V^-) - 0.5}{4 \times 10^8 + 800 R_B}$$

Applications Information (Cont'd)

or

$$R_{B} \cong \frac{(V^{+} - V^{-}) - 0.5 - (4 \times 10^{8})(I_{BIAS})}{800 I_{BIAS}}$$
(8)

Where:

IBIAS = Input Bias Current (nA)

R_B = External resistor connected between pin 3 and V⁻ (Ohms)

V⁺ = Positive Supply Voltage (Volts)

 V^- = Negative Supply Voltage (Volts)




FIGURE 10. Input Bias Current as a Function of Rg

Figure 10 is a plot of input bias current versus R_B returned to V^- it should be noted that bandwidth is affected by changes in R_B . Figure 11 is a plot of bandwidth versus R_B .




FIGURE 11. Unity Gain Bandwidth as a Function of RB

BIAS CURRENT RETURN PATH CONSIDERATIONS

The LH0036 exhibits input bias currents typically in the 40 nA region in each input. This current must flow through $R_{\rm ISO}$ as shown in Figure 12.




FIGURE 12. Bias Current Return Path

In a typical application, $V_S=\pm 15V$, $I_{B1}\cong I_{B2}\cong 40$ nA, the total current, I_T , would flow through R_{ISO} causing a voltage rise at point A. For values of $R_{ISO} \geq 150~M\Omega$, the voltage at point A exceeds the +12V common range of the device. Clearly, for $R_{ISO}=\infty$, the LH0036 would be driven to positive saturation.

The implication is that a finite impedance must be supplied between the input and power supply ground. The value of the resistor is dictated by the maximum input bias current, and the common mode voltage. Under worst case conditions:

$$R_{ISO} \le \frac{V_{CMR} - V_{CM}}{1_{\tau}} \tag{9}$$

Where:

V_{CMR} = Common Mode Range (10V for the LH0036)

V_{CM} = Common Mode Voltage

$$I_T = I_{B1} + I_{B2}$$

In applications in which the signal source is floating, such as a thermocouple, one end of the source may be grounded directly or through a resistor.

GUARD OUTPUT

Pin 2 of the LH0036 is provided as a guard drive pin in those stringent applications which require very low leakage and minimum input capacitance. Pin 2 will always be biased at the input common mode voltage. The source impedance looking into pin 2 is approximately 15 k Ω . Proper use of the guard/shield pin is shown in Figure 13.




FIGURE 13. Use of Guard

For applications requiring a lower source impedance than 15 $k\Omega,~a$ unity gain buffer, such as the LH0002 may be inserted between pin 2 and the input shields as shown in Figure 14.




FIGURE 14. Guard Pin With Buffer

Definition of Terms

Bandwidth: The frequency at which the voltage gain is reduced to 0.707 of the low frequency (dc) value.

Closed Loop Gain, A_{VCL} : The ratio of the output voltage swing to the input voltage swing determined by $A_{VCL} = 1 + (50k/R_G)$. Where: $R_G = Gain Set Resistor$.

Common Mode Rejection Ratio: The ratio of input voltage range to the peak-to-peak change in offset voltage over this range.

Gain Equation Accuracy: The deviation of the actual closed loop gain from the predicted closed loop gain, $A_{VCL} = 1 + (50k/R_G)$ for the specified closed loop gain.

Input Bias Current: The current flowing at pin 5 and 6 under the specified operating conditions.

Input Offset Current: The difference between the input bias current at pins 5 and 6; i.e. $I_{OS} = I_{I_5} - I_{6}I$.

Input Stage Offset Voltage, V_{IOS} : The voltage which must be applied to the input pins to force the output to zero volts for A_{VCL} = 100.

Output Stage Offset Voltage, V_{OOS} : The voltage which must be applied to the input of the output stage to produce zero output voltage. It can be measured by measuring the overall offset at unity gain and subtracting V_{IOS} .

$$V_{OOS} = \left[V_{OS} \middle| A_{VCL} = 1 \right] - \left[V_{OS} \middle| A_{VCL} = 1000 \right]$$

Overall Offset Voltage:

$$V_{OS} = V_{IOS} + \frac{V_{OOS}}{A_{VCL}}$$

Power Supply Rejection Ratio: The ratio of the change in offset voltage, V_{OS}, to the change in supply voltage producing it.

Resistor, R_B : An optional resistor placed between pin 3 of the LH0036 and ground (or V^-) to reduce the input bias current.

Resistor, R_{BW}: An optional resistor placed between pin 1 of the LH0036 and ground (or V⁻) to reduce the bandwidth of the output stage.

Resistor, R_G : A gain setting resistor connected between pins 4 and 7 of the LH0036 in order to program the gain from 1 to 1000.

Settling Time: The time between the initiation of an input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.

Amplifiers

LH0037/LH0037C Low Cost Instrumentation Amplifier

General Description

The LH0037/LH0037C is a true instrumentation amplifier designed for precision differential signal processing. Extremely high accuracy can be obtained due to the 300 MΩ input impedance and excellent 100 dB common-mode rejection ratio. It is packaged in a hermetic TO-8 package. Gain is programmable with one external resistor from 1 to 1000. Power supply operating range is between ±5V and ±22V.

The LH0037 is specified for operation over the -55°C to +125°C temperature range and the LH0037C

is specified for operation over the -25°C to $+85^{\circ}\text{C}$ temperature range.

Features

High input impedance

300 MΩ

■ High CMRR

100 dB

Single resistor gain adjustL'ow power


1 to 1000 250 mW


Wide supply range

±5V to ±22V

■ Guard drive output

Equivalent Circuit and Connection Diagrams






Metal Can Package

Order Number LH0037G or LH0037CG See Package H12B

CMRR TRIM

Typical Applications



Isolation Amplifier for Medical Telemetry

Absolute Maximum Ratings

Supply Voltage ±22V **Short Circuit Duration** Continuous Operating Temperature Range Differential Input Voltage ±30V -55°C to +125°C Input Voltage Range $\pm V_S$ LH0037 Shield Drive Voltage LH0037C -25°C to +85°C ±۷s ±۷s CMRR Preset Voltage -65°C to +150°C Storage Temperature Range CMRR Trim Voltage $\pm V_{S}$ Lead Temperature (Soldering, 10 seconds) 300°C Power Dissipation (Note 3) 1.5W

Electrical Characteristics (Notes 1 and 2)

				LIM	ITS			<u> </u>
PARAMETER	CONDITIONS		LH0037			LH0037C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage (V _{IOS})	$R_S = 1.0 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ $R_S = 1.0 \text{ k}\Omega$		0.5	1.0 2.0		1.0	2.0 3.0	mV mV
Output Offset Voltage (V _{OOS})	$R_S = 1.0 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ $R_S = 1.0 \text{ k}\Omega$		2.0	5.0 6.0		5.0	10 12	mV mV
Input Offset Voltage Tempco ($\Delta V_{IOS}/\Delta T$)	$R_S \le 1.0 k\Omega$		10			10		μV/°C
Output Offset Voltage Tempco ($\Delta V_{OOS}/\Delta T$)			15		l	15	,	μV/°C
Overall Offset Referred to Input (V_{OS})	$A_{V} = 1.0$ $A_{V} = 10$ $A_{V} = 100$ $A_{V} = 1000$		2.5 0.7 0.52 0.502			6.0 1.5 1.05 1.005		mV mV mV
Input Bias Current (I _B)	T _A = 25°C		200	500 1.5	1	200	500 0.8	nA μA
Input Offset Current (IOS)	T _A = 25°C			100			250	nA
Small Signal Bandwidth	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$,	350 35 3.5 350	200		350 35 3.5 350	250	kHz kHz kHz Hz
Full Power Bandwidth	$V_{IN} = \pm 10V$, $R_L = 2 k\Omega$ $A_V = 1$		5.0			5.0		kHz
Input Voltage Range	Differential Common Mode	±12 ±12			±12 ±12			V
Gain Nonlinearity			0.03			0.03		%
Deviation From Gain Equation Formula	A _V = 1 to 1000		±0.3	±1		±1.0	±3	. %
PSRR	$ \begin{array}{l} \pm 5.0 \text{V} \leq \text{V}_S \leq \pm 15 \text{V}, \\ \text{A}_V = 1.0 \\ \pm 5.0 \text{V} \leq \text{V}_S \leq \pm 15 \text{V}, \\ \text{A}_V = 100 \end{array} $		1.0 0.05	2.5 0.25		1.0 0.10	5 0.25	mV/V
CMRR	$A_V = 1.0$ DC to $A_V = 10$ 100 Hz $A_V = 100$ $\Delta R_S = 1.0k$		1.0 0.1 25	2.5 0.25 100		2.5 0.25 25	5.0 1.0 100	mV/V mV/V μV/V
Output Voltage								
	R _L = 2 kΩ	10	13		10	13	1	\ \
Output Resistance			0.5			0.5		Ω
Supply Current			4.5	8.4		4.5	8.4	mA
Slew Rate	$\Delta V_{IN} = \pm 10V,$ $R_L = 2 k\Omega, A_V = 1.0$		0.5	'		0.5		V/μs
Settling Time	To ± 10 mV, R _L = $2 \text{ k}\Omega$ $\Delta V_{\text{OUT}} = 1.0V$ $A_{\text{V}} = 1.0$ $A_{\text{V}} = 100$		3.8 180			3.8 180		μs μs


Note 1: Unless otherwise specified, all specifications apply for $V_S = \pm 15V$, pin 9 grounded, $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0037C and $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0037.


Note 2: All typical values are for $T_A = 25^{\circ}C$.


Note 3: The maximum junction temperature is 150°C. For operation at elevated temperature derate the G package on a thermal resistance of 90°C/W, above 25°C.

3


Typical Performance Characteristics










Typical Applications (Cont'd)






Thermocouple Amplifier with Cold Junction Compensation







High Pass Filter



LH0038/LH0038C True Instrumentation Amplifier

General Description

The LH0038/LH0038C is a precision true instrumentation amplifier (TIA) capable of amplifying very low level signals, such as thermocouple and low impedance strain guage outputs. Precision thin film gain setting resistors are included in the package to allow the user to set the closed-loop gain from 100 to 2000. Since the resistors are of a homogeneous single chip construction, they track almost perfectly so that temperature variations of closed loop gain are virtually eliminated.

LH0038 exhibits excellent CMRR, PSRR, gain linearity, as well as extremely low input offset voltage, offset voltage drift and input noise voltage.

The devices are provided in a hermetically sealed 16-lead DIP. The LH0038 is guaranteed from -55°C to +125°C; whereas the LH0038C is guaranteed from -25°C to +85°C.

Features

■ Ultralow offset voltage

 $25 \,\mu\text{V}$ typ., $100 \,\mu\text{V}$ max

Ultralow offset drift

 $0.25 \,\mu\text{V/C}$ max


Ultralow input noise

 $0.2 \mu Vp-p$ ■ Pin strap gain options 100, 200, 400, 500, 1k, 2k


■ Excellent PSRR and CMRR

120 dB

Simplified Schematic Diagram



Connection Diagram



Absolute Maximum Ratings

Supply Voltage ±18V Differential Input Voltage (Note 1) ±1V Input Voltage ±Vς Power Dissipation (See Curve) 500 mW Continuous Short Circuit Duration Operating Temperature Range -55°C to +125°C LH0038 LH0038C -25°C to +85°C Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 20 seconds) 300°C

DC Electrical Characteristics (Note 2)

	ARAMETER	CONDIT	IONE	<u> </u>	LH0038		ŧ	.H0038	С	UNITS
	ANAMETEN	CONDIT	IONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vios	Input Offset Voltage		T _A = 25°C		25	100		30	150	μ\
						125			220	
ΔV _{IOS} /ΔΤ	Input Offset Voltage Tempco	R _S = 50Ω			0.1	0.25		0.2	1.0	μV/°(
Voos	Output Offset Voltage	V _{CM} = 0V	T _A = 25°C		3	10		5	25	-
-003						15			30	m'
Δν _{ΟΟS} /ΔΤ	Output Offset Voltage Tempco				25			25		μV/°
I _B	Input Bias Current		T _A = 25°C		50	100		50	100	
	·					200			200	
los	Input Offset Current		T _A = 25°C		2	5		7	10	n.
-00						8		1	15	
ΔΙΒ/ΔΤ	Input Bias Current Tempco	V _{CM} = 0V			500			500		pA/°
AVCL	Closed Loop Gain	Gain Pins Jumpered	·.							
*=		None			100			100		
		6-10			200			200		
		6-9, 10-5			400			400		V/
		6-10, 5-9		_	500			500		٠.
		7-10			1000			1000		ł
		8–10	- ·	-	2000			2000		<u> </u>
	Closed Loop Gain	AVCL = 100, 200			0.1	0.3		0.1	0.4	
	Error	AVCL = 400, 500			0.2	0.3		0.2	0.6	
		A _{VCL} = 1000 A _{VCL} = 2000		-	1.0	0.5 2.0		1.5	3.0	ł
					 	2.0	ļ	 	3.0	ppm/°
	Gain Temperature Coefficient	AVCL = 1k			7.			7		ppm/
	Gain Nonlinearity	$100 \le A_{VCL} \le 2k$			1			1		ppm
VINCM	Common-Mode Input Voltage Range			±10	±12		±10	±12		
VO	Output Voltage	$R_L \ge 10 k\Omega$		±10	±12		±10	±12		1
٧s	Supply Voltage Range			±5	-	±18	±5		±18	1
	Guard Voltage Error	-10V < V _{CM} < +1	0V		±10	±100		±10	±100	m

DC Electrical Characteristics (Note 2) (Continued)

		00110171	0110		.rH0038	3	1	LH0038	С	UNITS
ŀ	PARAMETER	CONDITI	ONS	MIN	TYP	MAX	MIN	TYP	10	UNITS
CMRR	Common-Mode	V _{IN} = ±10V	A _{VCL} = 100	94	110		86	110		
	Rejection Ratio		A _{VCL} = 1000	114	120		106	110		dB
PSRR	Power Supply	$\pm 5V \le \Delta V_{S} \le \pm 15V$	AVCL = 100	94	110		94	110		ub
	Rejection Ratio		A _{VCL} = 1000	110	120		100	110		
losc	Output Short	T _A = 25°C		±2	±5	±10	±2	±5	±10	
	Circuit Current									mA
Is	Supply Current	T _A = 25°C			1.6	2.0		1.6	3.0	IIIA
RIN DIFF	Input Resistance	AVCL = 1000, TA =	25°C		5			5		МΩ
RIN CM	Common-Mode Input Resistance				1			1		GΩ
ROUT	Output Resistance				1			1 .		mΩ


AC Electrical Characteristics $V_S = \pm 15V$, $T_A = 25^{\circ}C$


	PARAMETER	COMMENT	CONDIT	IONS	TYP	UNITS
en	Equivalent Input Noise Voltage	Figure 1	Rs = 0, f = 0.1 to 1	0 Hz	0.2	μVp·p
ēn	Equivalent Input Spot Noise	Figure 1	R _S = 100Ω	f = 10 Hz	6.5	
	Voltage			f = 100 Hz	6.0	nV/√Hz
			li	f = 1 kHz	6.0	7 " " " " " " " " " " " " " " " " " " "
		· · · · · · · · · · · · · · · · · · ·		f = 10 kHz	6.0	
BW	Large Signal Bandwidth		VOUT = ±10V		1.6	kHz
Sr	Slew Rate		V _{OUT} = ±10V		0.3	V/µs
ts	Settling Time to 0.01%	Figure 13		20V Step	120	
	•			-10V Step	80	μs
				+10V Step	60	
tr	Rise Time		ΔV _{OUT} = 100 mV	A _{VCL} = 100	6	
				A _{VCL} = 1000	13	μs
ĺ'n	Equivalent Input Spot Noise Current		R _S = 100 MΩ	f = 10 Hz	0.1	pA/√Hz


Note 1: The inputs are protected by diodes for overvoltage protection. Excessive currents will flow for differential voltages in excess of ±1V. Input current should be limited to less than 10 mA.


Note 2: Unless otherwise noted these specifications apply for $V_S = \pm 15.0V$, pin 15 connected to pin 1, pin 16 connected to ground, over the temperature range -55° C to $+125^{\circ}$ C for the LH0038 and -25° C to $+85^{\circ}$ C for LH0038C.


Typical Performance Characteristics

























Wide Band Noise




 V_S = ±15V, R_S = 1k Ω , A_V = 10k, DUT = 1k Vertical sensitivity: 0.1 μ V/CM Horizontal sensitivity: 5 sec/CM Bandwidth: 0.1 Hz to 10 Hz

Pulse Response



 $V_S = \pm 15V$ $R_L \ge 10k\Omega$ $A_{VCL} = 1k$

Rise Time



 $V_{S} = \pm 15V$ $R_{L} \ge 10k\Omega$ $A_{VCL} = 1k$

Noise Test Circuit




FIGURE 1.

Typical Application




FIGURE 2. X1000 Bridge Amplifier

Applications Information

THEORY OF OPERATION

The LH0038 is a 3-stage, true instrumentation amplifier composed of a well matched transistor differential pair, Q1 and Q2, a common-mode loop amplifier, A2 and A3, and a differential to single ended amplifier, A4. A simplified schematic is shown in *Figure 3*.

Current source, IA, establishes a voltage across R14 of approximately 2V, which results in a 2V drop across R8 and R12. This constant voltage forces the first stage

current to be 20 μA per side. The action of A2 and A3 is such that 20 μA is maintained constant despite the presence of common-mode signals. The differential outputs of A2 and A3 are applied to differential amplifier, A4, which converts the signal to a single-ended output and provides a gain of 5. The total gain of the amplifier is, therefore, the fixed gain of 5 multiplied by the gain of the composite input stage.




FIGURE 3. LH0038 Simplified Schematic

The closed loop gain of the composite amplifier may be better understood by referring to Figure 3. The Q1-A2 loop may be viewed as differential amplifier with the inverting input at the base and non-inverting input at the emitter. Combining small signal AC and large signal DC analysis =

$$v1 = e1 \left(\frac{R17 + RE}{RE} \right) - e2 \left(\frac{R17}{RE} \right)$$

$$+ E_{CM} - V_{BE1} - I_{1}R17$$
(1)

By similar analysis:

$$v2 = e2\left(\frac{R16 + R_E}{R_E}\right) - e1\left(\frac{R16}{R_E}\right)$$
 (2)

+ ECM - VBE2 - I2R16

For $I_1 \equiv I_2$, R17 \equiv R16, $V_{BE1} \equiv V_{BE2}$, subtracting equation (1) from (2) results in:

$$v2 - v1 = (e2 - e1) \left(\frac{R16 + R_E}{R_E} \right)$$

$$+ (e2 - e1) \left(\frac{R16}{R_E} \right)$$

$$\frac{v2 - v1}{e2 - e1} = \frac{2 R16}{R_E} + 1$$
(4)

The differential input voltage (v2 - v1) is amplified by the closed loop gain of A4:

$$eOUT = (AVCL4) (e2 - e1)$$
 (5)

where:

$$AVCL4 = \frac{R20}{R8}$$

= 5.00

$$A_{VCL} = 5\left(\frac{2R16}{R_E} + 1\right) \tag{6}$$

As an example, with all gain pins open, $RE = 10.526 \text{ k}\Omega$,

$$A_{VCL} = 5\left(\frac{(2)(100k)}{10.526k} + 1\right)$$
 (7)

= 100.0

All other closed loop gain configurations place a precision resistor in parallel with RF(R9 + R10). For example, for a gain of 200, pin 6 is connected to pin 10 and the gain is predicted by:

$$A_{VCL} = 5.00 \left[\frac{(2) (100k)}{(10.526k) || (10.000k)} + 1 \right]$$
 (8)

$$= (5.00)(40) = 200$$

CLOSED LOOP GAIN CONSIDERATIONS USING INTERNAL RESISTORS

Table I summarizes the primary gain configurations available with the LH0038. Obviously, other gains are possible. Using the internally supplied resistors has the advantage that R16, R17, and RE all track thermally, minimizing the device's gain error as a function of temperature.

Gain adjustment by paralleling or series padding internally supplied resistors is generally discouraged since external resistors will generally not thermally track. It is recommended that the gain adjustment be done in a subsequent stage as shown in Figure 4.




FIGURE 4. Recommended Gain Adjust Circuit

TABLE I. LH0038 INTERNAL GAIN CONFIGURATIONS

OVERALL GAIN	FIRST STAGE GAIN	PIN CONNECTIONS	EFFECTIVE R _E
100	20	All Gain Pins Open	10.5260 k Ω
200	40	Pin 6 to Pin 10	5.1281 k Ω
400	80	Pin 6 to Pin 9, Pin 10 to Pin 5	2.5316 k Ω
500	100	Pin 6 to Pin 10, Pin 9 to Pin 5	$2.0202~\mathrm{k}\Omega$
1000	200	Pin 7 to Pin 10	1.0050 k Ω
2000	400	Pin 8 to Pin 10	$0.5013~k\Omega$

GUARD DRIVE


The LH0038 is provided with a guard drive output, which will always be at the input common-mode voltage. The guard drive amplifier is short-circuit proof and is capable of driving several thousand pF without danger of latch-up or oscillation.

The guard drive tied to a shielded input cable will greatly reduce noise pick-up, and also improve AC CMRR by maintaining the shield at the common-mode voltage. Figure 5 illustrates the proper use of the guard drive.

The guard drive output is also connected to the case to provide electrostatic shielding to the system.

REMOTE OUTPUT SENSE

The feedback network of the LH0038 may be closed directly at the load in order to eliminate errors due to lead resistance. Also, a unity gain buffer; e.g. LH0002, may be included within the feedback loop to increase output current capability as shown in *Figure 7*.






FIGURE 6. Remote Sense Connection




FIGURE 7. Output Buffer Connection

OFFSET NULL

Offset of the LH0038 is trimmed by the factory to a very low value. The offset may be further trimmed using a 10 k Ω , 10 turn, 100 ppm/°C potentiometer as shown in Figure 8. However, a drift increase of 0.3 μ V/°C will be caused for each 100 μ V of offset adjusted. The recommended offset null is shown in Figure 4 and is accomplished in the following stage.

BIAS CURRENT CONSIDERATIONS

The LH0038 exhibits bias current of approximately 50 nA per side, and requires a path to ground or supply. The practical limitation to the maximum resistance between the inputs and ground is dictated by negative commentum and as shown in Figure 9. For example, for $V_{CM} = -10V$, $R_{CM} \le 20 \text{ M}\Omega$.

The LH0038 input stage bias was optimized for minimum voltage noise so the input bias currents are higher than might otherwise be expected. Note, however, that the input currents are very well matched, resulting in an offset current value much lower than one might infer from the bias current. In order to take advantage of this low offset current, the source impedances at both inputs should be matched to minimize DC drift. Further, bias current is relatively constant with temperature (as opposed to an FET stage), so one can consider bias current compensation schemes such as shown in *Figure 10*. The danger with such techniques is that the offset current and noise contributed by the bias current compensator will dominate the system noise.




FIGURE 8. Offset Adjust Circuit (See also Figure 4)




FIGURE 9. Bias Current Return




FIGURE 10. Bias Current Compensation

SETTLING TIME

The LH0038 has been purposely over-compensated, and is therefore remarkably free from any undesirable transient response. Small signal settling time is governed by gain-bandwidth product; large signal settling time is dominated by slew rate.

Figure 11 shows an input voltage step of +10V to -10V applied, through a 1000 to 1 voltage divider, to the device configured for an inverting gain of 1000. The output of the device will therefore be equal to the negative of the input after the device is completely settled. By resistively subtracting the input before the divider from the device output, a pseudo summing node is generated. The voltage at this pseudo summing junction goes "off screen" on the photos, since in the first small time increment the input goes instantaneously to -10 mV and the output is still at +10V. About 130 μ s after the input has gone negative, the output slews back in range and begins an exponential approach to the final value. Figure 12 is the same set-up for a -10V to +10V input pulse. Note that there is no overshoot in either case. The test circuit is shown in Figure 13.

HIGH FREQUENCY CMRR


The LH0038 resistor ratios are carefully trimmed for optimum CMRR at DC through 60 Hz. Inevitably, this rejection will degrade at higher frequencies due to 2 separate effects: stray capacitance mismatch and slew rate limiting in the input stage. In most discrete instru-

mentation amplifier realizations, the stray capacitance mismatch dominates simply because the stray capacitances are relatively large (this can be trimmed out in a discrete amplifier). In a hybrid circuit such as the LH0038, stray capacitance is minimized, so the effects of mismatch are also minimized.

The response to a pulse or noise spike applied as a common-mode signal may be dominated by the slew characteristics of the input stage. Whenever the common-mode input slew rate exceeds 0.2 V/µs, the 2 input amplifiers will apply identical ramp signals to the final stage and cause its output to go to near 0V. Note that the amplifier is not really active under these conditions as normal mode signal variations will not be coupled to the output. Some time may be required for the amplifier to settle after a transient of this kind before the output can be considered representative of the input. Slew rate limiting will not normally be the limiting factor for sine wave common-mode signals as 0.2 V/µs corresponds to about 2 kHz (20 Vp-p).

POWER SUPPLY DECOUPLING

Although the LH0038 exhibits in excess of 120 dB PSRR at DC, the figure degrades to 100 dB at 120 Hz. It is recommended that both V^+ and V^- leads be bypassed with 1 μ F electrolytic in shunt with 0.01 μ F ceramic disc no further than 1 inch from the device.



 t_S , $A_V = 100$, $V_{1N} = -20V$ FIGURE 11. Settling Time





FIGURE 13. Settling Time Test Circuit



PSEUDO SUMMING JUNCTION

 t_{s} , $A_{V} = 100$, $V_{IN} = 20V$

FIGURE 12. Settling Time




FIGURE 14. Settling Time

Definition of Terms

Bandwidth: That frequency at which the voltage gain is reduced to 3 dB below the low frequency value.

Common-Mode Rejection Ratio, CMRR: The ratio of the input common-mode voltage range to the peak-topeak change in input offset voltage over this range.

Input Offset Voltage, VIOS: The voltage which must be applied to the inputs to force the outputs of the input stage to 0V. VIOS can be calculated by measuring VOS at closed loop gains of 100 and 2000 and using the following equation:

$$V_{IOS} = \frac{(V_{OS}) \ 2k - (V_{OS}) \ 100}{1900}$$

Where:

 $(V_{OS})2k$ = overall offset voltage for A_{VCL} = 2k. $(V_{OS})100$ = overall offset voltage for A_{VCL} = 100.

Gain Non-Linearity: The deviation of the gain from a straight line drawn through the end points expressed as a percent of full-scale (10V for operations on ± 15 V supply). Note that this is a more stringent specification than deviation from the best straight line and is double the number that would be specified if the percentage were based on a 20V (± 10 V) range.

Guard Voltage Error: The voltage difference between the guard drive output and the average of the 2 input voltages.

Input Bias Current, IB: The average of the 2 input currents.

Input Common-Mode Voltage Range, VINCM: The range of voltages on the input terminals for which the amplifier is operational. Note that the specifications are not guaranteed over the full common-mode voltage range unless specifically stated.

Input Offset Current, Ios: The difference in the currents into the 2 input terminals when the output is at zero.

Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.

Overall Offset Voltage, Vos: The output voltage when both inputs are connected to 0V. Vos is composed of input amplifier offset voltage effects, V_{IOS}, and output amplifier effects, V_{OOS}. It is given by:

$$V_{OS} = (A_{VCL}) (V_{IOS}) - V_{OOS}$$

Where:

AVCL = closed loop gain = 100 to 2k

VIOS = input stage offset voltage

VOOS = output stage offset voltage

Output Offset Voltage, Voos: The output voltage when the outputs of the input stage are forced to 0V. Voos may be calculated by measuring Vos at closed loop gains of 100 and 2000 and using the following equation:

$$\frac{V_{OOS} = (20) (V_{OS}) 100 - (V_{OS}) 2k}{19}$$

Where:

(VOS) 100 = overall offset voltage for A_{VCL} = 100 (VOS) 2k = overall offset voltage for A_{VCL}

Output Voltage, Vo: The peak output voltage swing, referred to zero.

Offset Voltage Temperature Drift, $\Delta V_{IOS}/\Delta T$: The average drift rate of offset voltage for a thermal variation from room temperature to the indicated temperature extreme.

Power Supply Rejection Ratio, PSRR: The ratio of the change in input offset voltage to the change in power supply voltages producing it.

Settling Times, t_s: The time between the initiation of the input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.

Slew Rate, S_r : The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.

Supply Current, $\pm I_s$: The current required from the power supply to operate the amplifier with no load and the output midway between the supplies.

Supply Voltage Range: The range of voltages on the supply terminals for which the device is operational. Note that the specifications are not guaranteed over the full supply voltage range unless specifically stated.

Transient Response, t_r: The closed-loop step-function response of the amplifier under small-signal conditions.

Unity Gain Bandwidth: The frequency range from DC to the frequency where the amplifier open loop gain rolls off to 1.

Closed Loop Gain, AVCL: The ratio of output voltage to input voltage under the stated conditions of source resistance (Rs) and load resistance (R1).

Voltage Gain Error: The deviation in percent between the ideal voltage gain and the value obtained when the device is configured for that gain.

Amplifiers

LH0084/LH0084C Digitally-Programmable-Gain Instrumentation Amplifier

General Description

The LH0084/LH0084C is a self-contained, high speed, high accuracy, digitally-programmable-gain instrumentation amplifier. It consists of paired FET-input variable-gain voltage-follower input stages followed by a differential-to-single-ended output stage. The input stage is programmable in accurate gain steps of 1, 2, 5, or 10 controlled by the logic levels of a 2-bit TTL-compatible digital input word. For additional flexibility, the output stage is pin-strappable to fixed gains of 1, 4, or 10 for an overall gain range of 1 to 100.

Applications include increased dynamic range A-to-D converters, test systems, and post multiplexer amplifier for data acquisition systems.

The device exhibits high input impedance, low offset voltage, high CMRR and PSRR, high speed, and excellent gain accuracy and gain non-linearity.

The LH0084 is guaranteed from -55° C to $+125^{\circ}$ C. The LH0084C is guaranteed from -25° C to $+85^{\circ}$ C. Both devices are provided in a hermetically sealed 16-lead dual-in-line metal package.

Features

- Excellent gain accuracy and gain non-linearity
- Extremely low gain drift
- 10 ppm/°Cmax
 Highinput impedance 10¹¹Ω typ
 High CMRR and PSRR 70 dB min
- High CMRR and PSRRTTL compatible digital inputs
- High speed, settling to 0.1%
- 4μs max

0.05% max


0.01% typ

Simplified Schematic

DIGITAL DI 05 SWITCH NETWORK R1 A3 10 VOUT (FORCE) DIGITAL GND 14 SWITCH NETWORK R1 A3 10 VOUT (FORCE) R8 R14 VOUT (SENSE) R10 G1 SIGNAL R15 11 OG10 R11 G10 SIGNAL R15 11 OG10

Connection Diagram

Dual-In-Line Package



Case is electrically isolated

Order Number LH0084D or LH0084CD See NS Package D16D

Absolute Maximum Ratings

Supply Voltage (Note 1)
Analog Input Voltage (Note 2)
Differential Input Voltage (Note 2)
Digital Input Voltage

Power Dissipation (See Curve)

± 15V ± 30V - 4V, + 18V 2.5W

± 18V

Output Short Circuit Duration
Operating Temperature Range

LH0084 LH0084C

Storage Temperature Lead Temperature (Soldering, 20 seconds) Continuous

-55°C to +125°C -25°C to +85°C -65°C to +150°C

+ 300 °C

DC Electrical Characteristics $V_S = \pm 15 V, R_L = 10 \text{ k}\Omega, T_{MIN} \leq T_A \leq T_{MAX} \text{ unless noted}$

	Parameter	Condition	ıs		LH0084			LH00840		Units
		Condition		Min	Тур	Max	Min	Тур	Max	Jimis
V _{IOS}	Input Offset Voltage		T _j = 25,°C		0.3	5	[0.3	10	mV
		,				7			13	1
ΔV _{IOS} /ΔT	Input Offset Voltage	$R_S = 100\Omega$			10			10	-	μV/°C
	Change with]]]		}]		1
	Temperature	$V_{CM} = 0$	1 1							l
V _{oos}	Output Offset Voltage	(Note 3)	T _i = 25°C		0.6	5		0.6	10	
						7			13	m∨
ΔVnos/ΔT	Output Offset Voltage		1		20			20		μV/°C
000	Change with					i I		1		1
	Temperature	!						ł		
В	Input Bias Current		T _i = 25°C		150	500		150	500	pA
5	(Note 4)				 	500	<u> </u>		100	nA
los	Input Offset Current		T _i = 25°C		50	200		50	200	pA
.03						200			50	nA
R _{IN}	Input Resistance	Differential	L		10 ¹¹	 	 	10 ¹¹		
' 'IN	input ricolotanice	Common-Mode			1011		ļ	1011		Ω
V _{IN}	Input Voltage Range			± 10			± 10	1		V
A _V	Voltage Gain	See Table I			1		 	1		
~ V	voltage Gain	See Table I			2			2		
					5			5		
	,				10]	1	10		v/v
					20		Ì	20		'''
					50		ŀ	50		
					100	}		100		1
	Gain Error	A _V = 1, 2, 5			0.01	0.05	 	0.02	0.1	
		$A_V = 10, 20, 50, 100$	$T_A = 25^{\circ}C$		0.02	0.1		0.03	0.2	1
		A _V = 1, 2, 5			0.02	0.2	<u> </u>	0.02	0.2	1
		$A_V = 10, 20, 50, 100$			0.03	0.3		0.03	0.3	%
	Gain Nonlinearity		T _A = 25°C		0.002	<u> </u>		0.002		1
	,		-A - 20 0		0.005			0.005		1
ΔΑ _V /ΔΤ	Gain Temperature		L		1	10	 	1	10	ppm/°
anyia i	Coefficient							1 ' 1	10	ppiiii
CMRR	Common-Mode	$V_{IN} = \pm 10V$	A _V = 1	70	80	 	70	80		
	Rejection Ratio	",	A _V = 10	76	94	 	76	94		1
			A _V = 100	80	94		80	94		1
PSRR	Power Supply	$\pm 8V \le V_S \le \pm 18V$	A _V = 1	70	84	<u> </u>	70	84		dB
	Rejection Ratio		A _V = 10	76	92	 	76	92		1
			$A_V = 100$	80	104	1	80	104		1
v _o	Output Voltage Swing	R _L ≥10 kΩ		± 10	± 12	1	± 10	± 12		V
С	Output Short-Circuit		T _A = 25°C	± 5	± 18	± 40	±5	± 18	± 40	mA
				± 2		± 40	± 2	-		

DC Electrical Characteristics (Continued) $V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$, $T_{MIN} \le T_A \le T_{MAX}$ unless noted

	Parameter	Conditions	}	LH0084			LH00846	3	
	Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
r _O	Output Resistance			0.05			0.05		Ω
VIL	Digital ''0'' Input Voltage				0.7			0.7	V
V _{IH}	Digital "1" Input Voltage		2.0			2.0			
l _{IL}	Digital "0" Input Current	V _{IN} = 0.4V		1.5	40		1.5	40	
I _{IH}	Digital "1" Input Current	V _{IN} = 2.4V		0.01			0.01		μΑ
V _S	Supply Voltage Range		±8		± 18	± 8		± 18	V
I _S (+)	Positive Supply Current	W 40V		12	18		12	26	^
I _S (-)	Negative Supply Current	V _S ≤ ± 18V		8	12		8	14	mA
P _D	Power Dissipation	V _S = ± 15V		315	450		315	600	mW

AC Electrical Characteristics $V_S=\pm\,15V, T_A=25\,^{\circ}C,~R_L=10~k\Omega$

	Parameter	Condition	S	Min	Тур	Max	Units
BW	Bandwidth (Figure 1)	Small Signal,	$A_V = 1$		3250		
		- 3 dB	$A_V = 10$		500		1
		<u> </u>	$A_V = 100$		350]
		Small Signal,	A _V = 1		300		kHz
		-1%	$A_V = 10$		75]
			A _V = 100		55		1
PBW	Power Bandwidth	101			200		1
SR	Slew Rate	$V_0 = \pm 10V$		10	13	,	V/μs
ts	Settling Time (Figure 2)	$\Delta V_0 = \pm 20V$	A _V = 1		2.3	3.0	
	± 0.1%	•	$A_V = 10$		2.7	3.5	1
			$A_V = 100$,	3.1	4.0	μS
	Gain Switching Time				3.5		,
E _N	Equivalent Input	BW = 0.1 Hz-10 Hz			7		μVp-p
	Noise Voltage (Figure 3)	BW = 10 Hz-10 kHz	$A_V = 100$		1.4		μVrms
I _N	Equivalent Input Noise Current (Figure 3)	BW = 10 Hz-10 kHz			30		pArms


 $\textbf{Note 1:} \ \, \textbf{Improper supply power-on sequence may damage the device}. See Power Supply Connection section under Applications Information.$


Note 2: For supply voltages less than \pm 15V the maximum input voltage is equal to the supply voltage.


Note 3: Due to limited production test time, these parameters are specified at junction temperature, T_J . In normal operation the junction temperature rises above the ambient temperature, T_A , as a result of internal power dissipation, P_D . $T_J = T_A + \theta_{JA}P_D$ where θ_{JA} is the thermal resistance from junction to ambient.


Note 4: The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature.

Typical Performance Characteristics












100


Input Common-Mode

FREQUENCY (Hz)













Equivalent Input









AC Test Circuits





FIGURE 1. Frequency Response Measurement Circuit



\$0mV 5V 5US

Settling Time

FIGURE 2. Settling Time Measurement Circuit

Ay = 10 Input Stage





FIGURE 3. Noise Measurement Circuit

Wideband Noise



 $R_S = 50\Omega$ Bandwidth 0.1 Hz to 10 Hz $^{\circ}$ 1 μ V/Division Vertical 5 Seconds/Division Horizontal

Applications Information

THEORY OF OPERATION

The LH0084 is a digitally-programmable-gain true-instrumentation amplifier composed of a variable-gain voltage-follower input stage (A1 and A2), followed by a differential output stage (A3). The schematic is shown in *Figure 4*.

The input stage contains matched high-speed FET-input op amps (A1 and A2). A high-stability temperature-compensated resistor network (R1 through R7) controls feedback ratios at the inverting inputs of op amps A1 and A2 via FET switches S1A-S4A and S1B-S4B. Since the FET switches are in series with the op amp input impedance their resistance match and temperature drift do not degrade the gain accuracy of the instrumentation amplifier. The FET switches are controlled through a 1-of-4 decoder and switch driver, by the logic levels applied at the digital input terminals D1 and D0 and set the gain of the input stage as shown in Table I.

If, for example, D1 is High (\geq 2.0V) and D0 is Low (\leq 0.7V), FET switch pair S3A and S3B will be closed (and all remaining switches open). The input stage gain, $A_{V(1)}$, can then be shown to be:

$$A_{V(1)} = \frac{V2 - V1}{V_{1N}(+) - V_{1N}(-)}$$

$$= 1 + \frac{R4 + R5 + R6 + R7}{R1 + R2 + R3}$$

$$= 1 + \frac{6k + 6k + 10k + 10k}{4k + 2k + 2k}$$

$$= 5$$
(1)




TABLE	GAIN TRUTH	TARLE AND	CONNECTIO	NTARIF

Digital	Inputs	1st Stage Gain	Pin Connections	2nd Stage Gain	Overall Gain
D1	D0	A _{V(1)}		A _{V(2)}	A _V
0 0 1 1	0 1 0 1	1 2 5 10	6-10, 13-GND	1	1 2 5 10
0 0 1 1	0 1 0 1	1 2 5 10	7-10, 12-GND	4	4 8 20 40
0 0 1 1	0 1 0 1	1 2 5 10	8-10, 11-GND	10	10 20 50 100

The output stage, consisting of op amp A3 and resistors R8 through R15, converts the voltage difference at the output of the input stage, V2 minus V1, to a single-ended output. For increased flexibility of the LH0084, the output stage gain is pin-strappable by selecting R10, R10 + R12, or R10 + R12 + R14 as feedback resistor for A3. The ratios of these resistors to the differential stage input resistor R3 are kept very accurate to maintain the excellent overall gain accuracy of the device. The output stage gain, $\Lambda_{V(2)}$, is equal to the feedback resistance divided by the input resistance. Thus with, for example, Pin 7 wired to Pin 10, that gain would be:

$$A_{V(2)} = \frac{V_{OUT}}{V2 - V1}$$

$$= \frac{R10 + R12}{R8}$$

$$= \frac{10k + 30k}{10k}$$

$$= 4$$
(2)

To preserve the high common-mode rejection ratio of the output stage, the ground sense resistor, R11, R11 + R13 or R11 + R13 + R15, must match the feedback resistor used.

The overall gain of the LH0084 is therefore:

$$A_{V} = \frac{V_{OUT}}{V_{IN}(+) - V_{IN}(-)}$$

$$= \frac{V2 - V1}{V_{IN}(+) - V_{IN}(-)} \cdot \frac{V_{OUT}}{V2 - V1}$$

$$= A_{V(1)} \cdot A_{V(2)}$$
(3)

The different gains available are in the range of 1 through 100 and are summarized in Table I.

POWER SUPPLY CONNECTIONS

Proper power supply connections are shown in Figure 5. The power supplies should be bypassed to ground as close as possible to device supply pins. For optimum high speed performance V $^+$ and V $^-$ should be decoupled with a 0.01 μF ceramic disc in parallel with a 1 μF electrolytic capacitor.

The two ground pins, analog and digital grounds, should be connected together as close to the device as possible, preferably with a ground plane underneath the device. If this is not possible, the grounds should be connected together locally with back-to-back diodes and hard-wired together off-board. If a ground reference offset is used, it must be low impedance compared to the ground sense resistance to avoid CMRR degradation.

Care must be taken in the supply power-on sequence. The LH0084 may suffer irreversible damage if the V $^+$ supply is applied prior to the powering on of the V $^-$ supply. In most applications using dual tracking supplies and with the device supply pins adequately bypassed, this will not present a problem. If this cannot be guaranteed, a germanium or Schottky protection diode should be connected between the digital ground pin and the V $^-$ pin as shown in Figure 5.




FIGURE 5. Power Supply Connections

SIGNAL CONNECTIONS

The input signals should be connected as shown in Figure 6. To minimize errors, $R_S(+)$, $R_S(-)$ and R_{CM} should be kept as small as possible.

The output connections are also shown in *Figure 6*. The feedback leads should be kept short as should the ground sense in order to minimize lead resistance and parasitic capacitance.

OFFSET AND GAIN ADJUSTMENTS

Special care must be taken when using external offset adjustment. Since the LH0084 is a 2-stage amplifier with each stage contributing offset errors, and the amplifier presumably is used at several different gains, it is important to realize that the offsets of both the 1st and the 2nd stages must be nulled to maintain zero offset referred to output (RTO) at all gain settings.

In general, it is recommended that the input stage offset (V_{IOS}) be adjusted with a potentiometer as shown in Figure 7. The output stage offset (V_{OOS}) is ideally adjusted at a subsequent gain stage (i.e. sample-and-hold or A-to-D converter), but if this is impractical, it may also be done as shown in Figure 7.

Recommended offset adjust procedure is as follows: Initially set both pots to center positions and short both inputs of the LH0084 to ground.

- a) Set the input stage gain to 1 (pull D1 and D0 low).
 Measure the output voltage, V_{OUT1}.
- b) Set the input stage gain to 10 (pull D1 and D0 high).
 Measure the new output voltage, V_{OUT2}.
- c) Calculate the portion of V_{OUT2} contributed by the output stage offset per the equation:

$$V_{OOS} = \frac{1}{9} (10 \cdot V_{OUT1} - V_{OUT2})$$
 (4)

- d) While maintaining an input stage gain of 10, adjust the input offset voltage (V_{IOS}) potentiometer until the output voltage is equal to the voltage calculated in Equation (4).
- e) Change the input back to a gain of 1 and adjust the output offset voltage (V_{OOS}) potentiometer until the output voltage is zero.




FIGURE 6. Signal Connections




FIGURE 7. Offset Adjust Circuit

An alternate offset adjust scheme is shown in *Figure 8*. The offset should be rezeroed after each time the gain is changed or when the op amp integrator drift warrants a new zero pulse. An additional advantage of this adjustment technique is that it can also be used to cancel out offset voltage drift and common-mode voltage error contributions.

External gain adjustment is generally discouraged since gain accuracy can be optimized for one gain setting only. If gain adjustment is required, however, it should be done at a subsequent gain stage.

LOGIC CONNECTIONS

The digital inputs D1 and D0 are referenced to the digital ground. The device interfaces directly to TTL and, with pull-down resistors, to CMOS.

Interfacing with microprocessors will usually require a latch. A circuit using full 6-bit wide address decode and write strobe is shown in *Figure 9*.

REMOTE OUTPUT SENSE

The feedback resistors of the LH0084 can be connected directly at the load in order to eliminate errors due to lead resistance (*Figure 10*).




FIGURE 8. Auto Zero Circuit




FIGURE 9. Typical Microprocessor Interface




FIGURE 10. Remote Sense Connection

Also a unity gain buffer, such as the LH0033, may be included in the feedback loop for increased current drive capability as shown in *Figure 11*.

The output sense feature can also be used in other ways such as output offset, *Figure 12*, or current source output, *Figure 13*.




FIGURE 11. Buffered Output Connection

FIGURE 12. Output Offset Connection




FIGURE 13. Output Current Source Connection

Applications

The LH0084 is ideal for application in increased dynamic range A-to-D converters, test systems, process control, and multi-channel data acquisition systems. Figure 14 shows the device used in a typical data acquisition-system.

A software offset and gain error correction scheme is shown in Figure 15. By first selecting a multiplexer input

connected to analog ground, and then selecting a channel connected to a reference of known value, the overall system gain and offset errors can be calculated. For all subsequent readings, offset and gain corrections can be made mathematically by solving a simple first-order equation in software.




FIGURE 14. Typical Data Acquisition System

Applications (Continued)




FIGURE 15. Software System Offset and Gain Calibration Circuit

Definition of Terms

Input Offset Voltage, V_{IOS} : The voltage which must be applied to the inputs to force the output of the input stage to 0V. V_{IOS} can be calculated by measuring V_{OS} (RTO) at input stage gains of 1 and 10 and using the following equation:

$$V_{IOS} = \frac{1}{9} \left(V_{OS} \middle|_{A_{V} = 10} - V_{OS} \middle|_{A_{V} = 1} \right)$$

where:

$$V_{OS} \Big|_{A_V = 10}$$
 = Overall offset (RTO) for $A_V = 10$
 $V_{OS} \Big|_{A_V = 1}$ = Overall offset (RTO) for $A_V = 1$

Input Offset Current, I_{OS}: The difference in the currents into the 2 analog input terminals at 0V.

Input Bias Current, I_B: The average of the currents into the 2 analog input terminals at OV.

Input Resistance, R_{IN}: Common-mode input resistance is the change in input voltage range divided by the change in input bias current with both analog inputs at the same voltage. Differential input resistance is the change in input voltage at one input terminal divided by the change in input current at the other input terminal which is kept still at NV

Input Voltage Range, V_{IN} : The voltage range for which the device is operational.

Common-Mode Rejection Ratio, CMRR: The ratio of the input common-mode voltage range to the change in input offset voltage over this range.

Power Supply Rejection Ratio, PSRR: The ratio of the specified change in supply voltage to the change in input offset voltage over this range.

Voltage Gain, A_V: The ratio of output voltage change to the input voltage change producing it.

Gain Error: The deviation in percent between the ideal voltage gain and the value obtained when the device is configured for that gain.

Gain Non-Linearity: The deviation of the gain from a straight line drawn through the end-points expressed as a percent of full-scale (10V for operation with \pm 15V supply). For testing purposes it is the difference between positive swing gain (0V to 10V) and average gain (- 10V) to 10V) or between negative swing gain (0V to -10V) and average gain.

Output Stage Offset Voltage, V_{OOS} : The voltage which must be applied to the input of the output stage for the output to be forced to 0V. V_{OOS} can be calculated by measuring V_{OS} (RTO) at input stage gains of 1 and 10 and applying the following equation:

$$V_{OOS} = \frac{1}{Q} \left(10 \cdot V_{OS} \Big|_{A_{V} = 1} - V_{OS} \Big|_{A_{V} = 10} \right)$$

where:

$$V_{OS} \Big|_{A_V = 1}$$
 = Overall offset (RTO) for $A_V = 1$
 $V_{OS} \Big|_{A_V = 10}$ = Overall offset (RTO) for $A_V = 10$

Offset Voltage (Referred to Output), $V_{OS(RTO)}$: The output voltage when both inputs are connected to 0V. V_{OS} is composed of input offset voltage, V_{IOS} , and output offset voltage, V_{OOS} , and is a function of amplifier gain. The overall offset voltage is given by:

$$V_{OS(RTO)} = A_{V(2)}(A_{V(1)} V_{IOS} + V_{OOS})$$

where:

V_{IOS} = Input offset voltage

V_{OOS} = Output stage offset voltage

 $A_{V(1)} = Input stage gain$

 $A_{V(2)}$ = Output stage gain

Definition of Terms (Continued)

Output Voltage Swing, V₀: The peak output voltage swing referenced to ground into specified load.

Output Short-Circuit Current, Io: The current supplied by the device with the output connected directly to ground.

Output Resistance, ro: The ratio of change in output voltage to change in output current around zero output.

Supply Voltage Range, $V_{\rm S}$: The supply voltage range for which the device is operational.

Supply Current, I_s: The current required from the supply to operate the device with zero load and with the analog as well as the digital inputs at 0V.

Power Dissipation, P_D: The power dissipated in the device with zero load and with the analog as well as the digital inputs at OV.

Digital "1" Input Voltage, V_{IH}: Minimum voltage required at the digital input to guarantee a high logic state.

Digital "0" Input Voltage, V_{IL} : Maximum voltage required at the digital input to guarantee a low logic state.

Digital "1" Input Current, I_{IH}: The current into a digital input at specified logic level.

Digital "0" Input Current, I_{\rm IL}: The current into a digital input at specified logic level.

Average Input Offset Voltage Drift, $\Delta V_{IOS}/\Delta T$: The ratio of input offset voltage change from 25 °C to either temperature extreme divided by the temperature range.

Average Output Offset Voltage Drift, ΔV_{OOS}/ΔT: The ratio of output offset voltage change from 25 °C to either temperature extreme divided by the temperature range.

Average Gain Temperature Coefficient, $\Delta A_V/\Delta T$: The ratio of change in gain from 25 °C to either temperature extreme divided by the temperature range.

Small Signal Bandwidth, BW: The frequency at which the device gain changes from the low frequency gain by a specified amount.

Power Bandwidth, PBW: Maximum frequency for which the output swing is a large signal sinewave without noticeable distortion.

Slew Rate, SR: The internally limited rate of change in output voltage with a large amplitude step function applied at the input.

Settling Time, t_s: The time between the initiation of an input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.

Gain Switching Time: The time between the initiation of a gain logic change and the time when the final gain switches are closed. It includes overdrive recovery time, but not settling to final value.

Equivalent Input Noise Voltage, E_N: The rms or peak noise voltage referred to the input (RTI) over a specified frequency band.

Equivalent Input Noise Current, I_N : The rms or peak noise current referred to the input (RTI) over a specified frequency band.



LH0086/LH0086C Digitally-Programmable-Gain Amplifier

General Description

The LH0086 is a self-contained, high-accuracy, digitally-programmable-gain amplifier. It consists of a FET-input operational amplifier, a precision resistor ladder, and a digitally-programmable switch network. A three-bit TTL-compatible digital input selects accurate gain settings of 1, 2, 5, 10, 20, 50, 100, or 200.

The LH0086 exhibits low offset voltage, high input impedance, fast settling, high power supply rejection ratio, and excellent gain accuracy and gain non-linearity.

The LH0086 is specified for operation from -55°C to +125°C. The LH0086C is specified from -25°C to +85°C. Both devices are hermetically sealed in a 14-lead dual-in-line metal package.


Features

- 0.01% gain accuracy at gain = 1
- 0.005% gain non-linearity
- 1ppm/°C typical gain drift
- 10¹⁰ Ω input impedance
- 80dB minimum PSRR.
- TTL-compatible digital inputs
- 2µs settling to 0.01%

Applications


- Data acquisition systems
- Auto range DVMs
- Adaptive servo loops

Simplified Schematic



Connection Diagram

Dual-In-Line Package



CASE IS ELECTRICALLY ISOLATED

Top View

Order Number LH0086D or LH0086CD See NS Package D14F

Absolute Maximum Ratings

V_S Supply Voltage (Note 1)

V_{IN} Analog Input Voltage (Note 2) V_{IL(H)} Digital Input Voltage ±15V -4V, +V_S

±18V

T_A Operating Temperature Range:

LH0086 LH0086C -55°C to +125°C -25°C to +85°C

P_D Power Dissipation
Output Short Circuit Duration C

500 mW Continuous T_{STG} Storage Temperature

-65°C to +150°C

Lead Temperature (soldering, 20 seconds) +300°C

DC Electrical Characteristics

 $V_S = \pm 15V$, $R_L = 10 k\Omega$, $T_{MIN} \leqslant T_A \leqslant T_{MAX}$, Pin 10 connected to Pin 11, Pin 5 connected to Pin 6 (Non-inverting)

	Parameter	Condition			LH008	3	L	.H0086	С	Units
	Parameter	Condition	IS	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Vos	Input Offset Voltage		T _J = 25°C		0.3	5.0		0.3	10	mV
						7.0			13	mv
V _{OS} /ΔT	Input Offset Voltage Change with Temperature	V _{IN} = 0V			10			10		μV/°C
I _B	Input Bias Current	(Notes 3, 4)	T _J = 25°C		100	500		100	500	pΑ
						500			100	nA
R _{IN}	Input Resistance				10			10		GΩ
V _{IN}	Input Voltage Range			±10	±11.5		±10	±11.5		٧
A _V	Voltage Gain			*	1.0			1.0		
					2.0			2.0		
					5.0			5.0		
		See Table 1, p. 5, for Digital Gain-			10			10		V/V
•		Control Codes			20			20		","
	,				50			50		
					100			100		
					200			200		
	Gain Error	A _V = 1			0.003	0.01		0.003	0.03	
		$A_V = 2,5$	T _A = 25°C		0.03	0.05		0.05	0.1	
		A _V = 10,20	14 - 25 C		0.05	0.1		0.1	0.2	
	•	$A_V = 50,100,200$			0.1	0.2		0.15	0.3	%
		A _V = 1			0.003	0.02		0.003	0.06	. /0
		$A_V = 2,5$	*		0.03	0.1		0.05	0.2	
		A _V = 10,20			0.1	0.2		0.1	0.3	
		A _V = 50,100,200			0.15	0.3		0.15	0.4	
-	Gain Non-Linearity	A _V = 1	T _A = 25°C		0.002			0.002		%
					0.005			0.005		/0
ΔΑ _V /ΔΤ	Gain Temperature Coefficient	A _V = 1			1.0			1.0		ppm/°
PSRR	Power Supply Rejection Ratio	±8V ≤ V _S ≤ ±18V		80	90		70	90		dB
V _O	Output Voltage Swing	R _L ≥ 10 kΩ		±10	±12		±10	±12		٧

Note 1: Improper supply power-on sequence may damage the device. See Power Supply Connection Section under Applications Information.

Note 2: For supply voltages less than ±15V the maximum input voltage is equal to the supply voltage.

Note 3: Due to short production test time, these parameters are specified at junction temperature, $T_J = 25^{\circ}C$. In normal operation the junction temperature rises above the ambient temperature, T_A , as a result of the internal power dissipation, PD. $T_J = T_A + \theta_{jA} \times PD$ where θ_{jA} is the thermal resistance from junction to ambient (typically 65°C/W).

Note 4: The input bias currents are junction leakage currents which approximately double for every 10°C increase in junction temperature.


DC Electrical Characteristics (cont'd) $V_S=\pm 15 V, \ R_L=10 \, k\Omega, \ T_{MIN} \leqslant T_A \leqslant T_{MAX}, \ Pin \ 10 \ connected \ to \ Pin \ 11, \ Pin \ 5 \ connected \ to \ Pin \ 6 \ (Non-inverting).$


	B				LH008	6	L	.H0086	С	II-IA-
	Parameter	L C0	nditions	Min.	Тур.	Max.	Min.	in. Typ. Max.		Units
Isc	Output Short-Circuit Current		T _A = 25°C	±5	±18	±30	±5	±18	±30	A .
				±2		±30	±2		±30	mA
Ro	Output Resistance	A _{VCL} = 1			0.05			0.05		Ω
V _{IL}	Digital "0" Input Voltage					0.7			0.7	V
V _{IH}	Digital "1" Input Voltage			2.0			2.0		-	V
IIL	Digital "0" Input Current	V _{IN} = 0.4V			1.5	4.0		1.5	4.0	_
I _{IH}	Digital "1" Input Current	V _{IN} = 2.4V			0.01			0.01		μΑ
Vs	Supply Voltage Range			±8.0		±18	±8.0		±18	٧
1s ⁽⁺⁾	Positive Supply Current	V _S = ±18V			8.5	15.5		8.5	15.5	4
Is ⁽⁻⁾	Negative Supply Current	VS=±10V			-4.5	-8.5		-4.5	-8.5	mA


AC Electrical Characteristics


 $V_S = \pm 15V$, $T_A = 25$ °C, $R_L = 10 k\Omega$, Pin 10 connected to Pin 11, Pin 5 connected to Pin 6 (Non-inverting)


	Parameter	Co	nditions	Min.	Тур.	Max.	Units
BW	Small Signal Bandwidth		A _V = 1		3000		
•	`	−3dB	A _V = 50		60		1
			A _V = 200		15		
			A _V = 1		425		kHz
	·	-1%	A _V = 50		8.5		1
			A _V = 200		2		1
PBW	Power Bandwidth	V = 140V			159		kHz
SR	Slew Rate	$V_0 = \pm 10V$. [10		V/μs
	`	. ,	A _V = 1		2.5		μs
ts	Settling Time (Figure 7) 0.01%	$\Delta V_{O} = 20V$	A _V = 50		20		
	· · · · · · · · · · · · · · · · · · ·		A _V = 200		75		μS
ts	Settling Time After Gain Change				10		
ē _N	Equivalent Input Noise	- 4000	BW=0.1-10Hz		3		μV _{P-P}
	Voltage (Figure 6)	$R_S = 100\Omega$ $A_V = 100$	f=1kHz		25		nV/√H
ī _N	Equivalent Input Noise Current		- 1		0.01		pA/√F














Wideband Noise





 R_S = 50 Ω . Bandwidth = 0.1 Hz to 10 Hz 1 μ V/division Vertical, 5 seconds/division Horizontal

 $R_S = 50\Omega$. Bandwidth = 10 Hz to 10 kHz 5μ V/division Vertical, 1 ms/division Horizontal

Applications Information

Theory of Operation

The LH0086 is a digitally programmable gain amplifier with 3-bit digital gain control. It contains a FET-input operational amplifier, a precision resistor ladder, and a digitally programmable switch network.

The LH0086 was designed for use in a non-inverting configuration, thus the following discussion covers the LH0086 as used as a non-inverting amplifier. The gain of the LH0086 is given by the familiar gain equation of a non-inverting amplifier.

$$A_V = 1 + \frac{R_F}{R_S}$$

Each gain step is set by the ratio of the ladder resistors. The resistor ladder is constructed with high stability, low temperature-coefficient resistors precision laser-trimmed to the required values. FET switches are used to select the desired ratio. Since the FET switches are in series with the operational amplifier input, their "on resistance" and temperature drift do not degrade amplifier accuracy. The FET switches are selected by a 1 of 8 decoder, by applying the proper logic levels at digital inputs D0, D1, and D2. The gains are set as given in Table 1.

Table 1. Gain-Control Codes

Gain	D2	D1	D0
1	0	0	0
2	0	0	1
5	0	1	0
10	0	1	1
. 20	1	0	0
50	1	0	1
100	1	- 1	0
200	1	1	1

Power Supply Connection

Proper power supply connections are shown in Figure 1. The power supplies should be bypassed to ground as close as possible to device supply pins. For most applications, the bypass capacitor should be $0.1\mu F$.




Figure 1. Power Supply and Ground Connections

Care must be taken in the power-on sequence. The LH0086 may suffer irreversible damage if the V $^+$ supply is applied prior to the powering on of the V $^-$ supply. In most applications using dual-tracking supplies and with the device supply pins adequately bypassed, this will not present a problem. If this cannot be guaranteed, a germanium or Schottky protection diode should be connected between the digital ground pin and the V $^-$ pin as shown in Figure 1.

Grounding Considerations

Care should be taken in the connection of digital and analog grounds. Digital switching currents can introduce noise on the analog ground pin. If possible, both grounds should go to a ground plane beneath the device, otherwise each ground should be run separately to a single point ground. The idea is to keep digital current from passing through the analog ground line. If long ground leads are used, diode clamps should be placed as close to the device as possible (Figure 1).

Programmable Attenuator

The LH0086 may be used as a programmable attenuator when connected as in Figure 2. The accuracy of this attenuator will be typically 0.1%.

Note: Max. $V_{IN} = \pm 11$ Volts.




Figure 2. Programmable Attenuator

Table 2. Attenuator Codes

D2	D1	D0	Attenuation
0	0	0	1
0	0	1	2
0	1	0	5
0	1	1	10
1	0	0	20
1	0	1	50
1	1	0	100
1	1	1	200

Inverting Mode

The LH0086 may be used in the inverting mode, however, there are several design considerations.

- 1. Input resistance is low at high gains (see gain chart for input resistance at each gain).
- Each gain step gets a one subtracted from the noninverting gain. (See inverting gain chart for available gains.)
- 3. The first gain step (digital code of 000) cannot be used because the output will remain at virtual ground regardless of the input.




Figure 3. LH0086 Inverting Gain Configuration

Table 3. Inverting Gain Chart

D2	D1	D0	Gain	R _{IN} (Ω)
0	0	0	$A_V = 0$	30k
0	0	1	A _V = 1	15k
0	1	0	$A_V = 4$	6k
0	1	1	$A_{V} = 9$	3k
1	0	0	$A_{V} = 19$	1.5k
1	0	1	$A_{V} = 49$	600
1	1	0	$A_{V} = 99$	300
1	1	1	$A_V = 199$	150

Remote Output Sense

The V_{OUT} sense pin of the LH0086 should be connected at the load in order to eliminate errors due to lead resistance. In any case the output sense and output force must be tied together at some point. See Figure 4.




Figure 4. Remote Output Sense




Figure 5. Offset Adjustment




Figure 6. Noise Measurement Circuit




Figure 7. Settling Time Test Circuit

Definition of Terms

- Vos Offset Voltage: The voltage that must be applied to force the output to 0 volts.
- Input Bias Current: The current into Pin 7 with the device connected in the non-inverting configuration.
- R_{IN} Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.
- V_{IN} Input Voltage Range: The voltage range for which the device is operational.
- PSRR Power Supply Rejection Ratio: The ratio of the specified change in supply voltage to the change in input offset voltage over this range.
- Av Voltage Gain: The ratio of output voltage change to the input voltage change producing it.

Gain Error: The deviation in percent between the ideal voltage gain and the value obtained when the device is configured for that gain.

Gain Non-Linearity: The deviation of the gain from a straight line drawn through the endpoints expressed as a percent of full scale (10V for operation with ± 15 V supplies). For testing purposes it is the difference between positive swing gain (0V to 10V) and average gain (± 10 V) or between negative swing gain (0V to ± 10 V) and average gain.

- Vo Output Voltage Swing: The peak output voltage swing referenced to ground into specified load.
- I_{O(SC)} Output Short-Circuit Current: The current supplied by the device with the output connected directly to ground.
- R₀ Closed Loop Output Resistance: The ratio of change in output voltage to change to output current at a specific gain.
- V_S Supply Voltage Range: The supply voltage range for which the device is operational.
- Is Supply Current: The current required from the supply to operate the device with no load and with the analog as well as the digital inputs at 0V.

- P_D Power Dissipation: The power dissipated in the device with no load and with the analog as well as the digital inputs at 0V.
- V_{IH} Digital "1" Input Voltage: Minimum voltage required at the digital input to guarantee a high logic state.
- V_{IL} Digital "0" Input Voltage: The current into a digital input at specified logic level.
- $\Delta V_{OS}/\Delta T \quad \text{Average Input Offset Voltage Drift: The ratio} \\ \text{of input offset voltage change from 25°C to} \\ \text{either temperature extreme divided by the temperature range.} \\$
- ΔA_V/ΔT Average Gain Temperature Coefficient: The ratio in gain from 25°C to either temperature extreme divided by the temperature range.
- BW Bandwidth: The frequency at which the voltage gain is reduced to 3 dB below the low frequency value.
- PBW Power Bandwidth: Maximum frequency for which the output swing is a large signal sinewave without noticeable distortion.
- SR Slew Rate: The internally limited rate of change in output voltage with a large amplitude step function applied at the input.
- ts Settling Time: The time between the initiation of an input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.


Gain Switching Time: The time between the initiation of a gain logic change and the time when the final gain switches are closed. It includes overdrive recovery time, but not settling to final value.

- e_N Equivalent Input Noise Voltage: The rms or peak noise voltage referred to the input (RTI) over a specified frequency band.
- i_N Equivalent Input Noise Current: The rms or peak noise current referred to the input (RTI) over a specified frequency band.



Section 4
Sample & Hold
Amplifiers

4



Section 4. Sample & Hold Amplifiers

Each of these circuits includes input and output buffer amplifiers and analog switches for a complete sample and hold function.

		1	Acquisition . Time		Part N		
Features	Accuracy (Max)	Drift Rate (T _A = 25°C)		Aperture Time	-55°C to 125°C	−25°C to 85°C	Page Number
Monolithic	±0.02%	. 30 mV/s (Note 1)	4μs (Note 1) 20μs (Note 2)	25 ns	LF198	LF298	4-18
Low Drift	±0.01% ±0.02%	2 mV/s (Note 2)	50μs (Note 2)	150 ns	LH0023G	LH0023CG	4-4
Medium Speed	±0.1%° ±0.3%	25 mV/s (Note 1)	10 µs (Note 1)	20 ns	LH0043G	LH0043CG	4-4
High Speed	±0.2% ±0.3%	30 mV/s (Note 1)	5μs (Note 1)	25 ns	LH0053G	LH0053CG	4-12

Note 1: $C_S = 1000 \,\text{pF}$. Note 2: $C_S = 0.01 \,\mu\text{F}$.

National Semiconductor

Sample and Hold

LH0023/LH0023C, LH0043/LH0043C Sample and Hold Circuits

General Description

The LH0023/LH0023C and LH0043/LH0043C are complete sample and hold circuits including input buffer amplifier, FET output amplifier, analog signal sampling gate, TTL compatible logic circuitry and level shifting. They are designed to operate from standard ±15V DC supplies, but provision is made on the LH0023/LH0023C for connection of a separate +5V logic supply in minimum noise applications. The principal difference between the LH0023/LH0023C and the LH0043/LH0043C is a 10:1 trade-off in performance on sample accuracy vs sample acquisition time. Devices are pin compatible except that TTL logic is inverted between the two types.

The LH0023/LH0023C and LH0043/LH0043C are ideally suited for a wide variety of sample and

hold applications including data acquisition, analog to digital conversion, synchronous demodulation, and automatic test setup. They offer significant cost and size reduction over equivalent module or discrete designs. Each device is available in a hermetic TO-8 package and are completely specified over both full military and instrument temperature ranges.

The LH0023 and LH0043 are specified for operation over the -55°C to +125°C military temperature range. The LH0023C and LH0043C are specified for operation over the -25°C to +85°C temperature range.

Features

LH0023/LH0023C


- Sample accuracy -0.01% max
- Hold drift rate-0.5 mV/sec typ
- Sample acquisition time—100 μs max for 20V
- Aperture time—150 ns typ
- Wide analog range-±10V min
- Logic input—TTL/DTL
- Offset adjustable to zero with single 10k pot
- Output short circuit proof

Features

LH0043/LH0043C


- Sample acquisition time—15 μs max for 20V
 4 μs typ for 5V
- Aperture time—20 nS typ
- Hold drift rate—1 mV/sec typ
- Sample accuracy—0.1% max
- Wide analog range—± 10V min
- Logic input—TTL/DTL
- Offset adjustable to zero with single 10k pot
- Output short circuit proof


Block and Connection Diagrams




Order Number LH0023G or LH0023CG or LH0043G or LH0043CG See Package H12B

LH0043/LH0043C







Absolute Maximum Ratings

Supply Voltage (V+ and V-) ±20V Logic Supply Voltage ($V_{\rm CC}$) LH0023, LH0023C Logic Input Voltage ($V_{\rm 6}$) +7.0V +5.5V Analog Input Voltage (V₅) ±15V **Power Dissipation** See graph Continuous **Output Short Circuit Duration** Operating Temperature Range LH0023, LH0043 -55°C to +125°C LH0023C, LH0043C -25°C to +85°C -65°C to +150°C Storage Temperature Range 300°C Lead Soldering (10 sec)

Electrical Characteristics LH0023/LH0023C (Note 1)

			1110000	LIN	MITS	1 1100330		LINUTC	
PARAMETER	CONDITIONS	MIN	LH0023	MAX	MIN	LH0023C	MAX	UNITS	
 Sample (Logic "1") Input Voltage	V _{CC} = 4.5V	2.0			2.0			٧	
Sample (Logic "1") Input Current	$V_6 = 2.4V, V_{CC} = 5.5V$			5.0			5.0	μΑ	
Hold (Logic "O") Input Voltage	V _{CC} = 4.5V			0.8			0.8	V	
Hold (Logic "O") Input Current	$V_6 = 0.4V$, $V_{CC} = 5.5V$			0.5		,	0.5	mA	
Analog Input Voltage Range		±10	±11		±10	±11		٧	
Supply Current - I ₁₀	$V_5 = 0V, V_6 = 2V,$ $V_{11} = 0V$		4.5	6		4.5	6	mA	,
Supply Current - I ₁₂	$V_5 = 0V, V_6 = 0.4V, V_{11} = 0V$		4.5	6	1	4.5	6	mA ⁻	
Supply Current - Ia	$V_8 = 5.0V, V_5 = 0$		1.0	1.6		1.0	1.6	mA	
Sample Accuracy	V _{OUT} = ±10V (Full Scale)		0.002	0.01		0.002	0.02	%	
DC Input Resistance	Sample Mode Hold Mode	500 20	1000 25		300 20	1000 25		kΩ kΩ	
Input Current - Is	Sample Mode		0.2	1.0		0.3	1.5	μΑ	
Input Capacitance	•	ŀ	3.0			3.0		рF	
Leakage Current — pin 1	$V_5 = \pm 10V; V_{11} = \pm 10V,$ $T_A = 25^{\circ}C$		10.0	200		20.0	500	pΑ	
Drift Rate	$V_5 = \pm 10V; V_{11} = \pm 10V$ $V_{OUT} = \pm 5V, C_S = 0.01 \mu F,$ $T_{\Delta} = 25^{\circ}C$		0.5	2.5		0.5	2	nA mV/s	
Drift Rate	$V_{OUT} = \pm 10V,$ $C_{S} = 0.01 \mu\text{F}, T_{A} = 25^{\circ}\text{C}$		1.0	20		2.0	50	mV/s	
Drift Rate	$V_{OUT} = \pm 10V,$ $C_{S} = 0.01 \mu\text{F}$			0.50			0.2	mV/ms	
Aperture Time	.		150			150		ns	
Sample Acquisition Time	$\Delta V_{OUT} = 20V,$ $C_S = 0.01 \mu F$		50	100		50	100	μs	
Output Amplifier Slew Rate	- -	1.5	3.0		1.5	3.0		V/μs	
Output Offset Voltage (without null)	$R_S \le 10k$, $V_5 = 0V$, $V_6 = 2.0V$			±20			±20	mV	
Analog Voltage	$R_L \ge 1k$, $T_A = 25^{\circ}C$	±10	±11		±10	±11		V	
Output Range	$R_L \ge 2k$	±10	±12		±10	±12		V	


Note 1: Unless otherwise noted, these specifications apply for $V^+ = +15V$, $V_{CC} = +5V$, $V^- = -15V$, pin 9 grounded, a 0.01 μ F capacitor connected between pin 1 and ground over the temperature range 55°C to +125°C for the LH0023, and 25°C to +85°C for the LH0023C. All typical values are for $T_A = 25$ °C.


Electrical Characteristics LH0043/LH0043C: (Note 2)


				LII	MITS			
PARAMETER	CONDITIONS		LH0043			LH0043C		UNITS
FANAMETEN	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Hold (Logic "1") Input Voltage		2.0			2.0			v
Hold (Logic "1") Input Current	V ₆ = 2.4V			5.0			5.0	μА
Sample (Logic ''0'') Input Voltage				0.8			8.0	٧
Sample (Logic ''0'') Input Current	V ₆ = 0.4V	i	,	1.5			1.5	mA
Analog Input Voltage Range		±10	±11		±10	±11 -		V
Supply Current	$V_5 = 0V$, $V_6 = 2V$, $V_{11} = 0V$ $V_5 = 0V$, $V_6 = 0.4V$, $V_{11} = 0V$		20 14	22 18		20 14	22 18	mA mA
Sample Accuracy	V _{OUT} = ±10V (Full Scale)		0.02	0.1		0.02	0.3	%
DC Input Resistance	$T_C = 25^{\circ}C$	10 ¹⁰	10 ¹²		10 ¹⁰	10 ¹²		Ω
Input Current — I ₅			1.0	5.0		2.0	10.0	nA
Input Capacitance			1.5			1.5		pF
Leakage Current— pin 1	$V_5 = \pm 10V$; $V_{11} = \pm 10$, $T_C = 25^{\circ}C$		10	25		20	50	рА
•	$V_5 = \pm 10V; V_{11} = \pm 10V$		10	25		2	5	nΑ
Drift Rate	$V_{OUT} = \pm 10V$, $C_S = 0.001 \mu F$, $T_C = 25^{\circ}C$		10	25		20	50	mV/s
Drift Rate	$V_{OUT} = \pm 10V, C_S = 0.001 \mu F$		10	25	1	2	5	mV/ms
Drift Rate	$V_{OUT} = \pm 10V$, $C_S = 0.01 \mu F$, $T_C = 25^{\circ}C$	·	1	2.5		2	5	mV/s
Drift Rate	$V_{OUT} = \pm 10V, C_S = 0.01 \mu F$		1	2.5		0.2	0.5	mV/ms
Aperture Time			20	60		20	60	ns
Sample Acquisition Time	$\Delta V_{OUT} = 20V$, $C_S = 0.001 \mu F$ $\Delta V_{OUT} = 20V$, $C_S = 0.01 \mu F$ $\Delta V_{OUT} = 5V$, $C_S = 0.001 \mu F$		10 30 4	15 50		10 30 4	15 50	μs μs μs
Output Amplifier Slew Rate	V_{OUT} = 5V, C_{S} = 0.001 μ F	1.5	3.0		1.5	3.0	<u> </u>	V/μs
Output Offset Voltage (without null)	$R_{S} \le 10k$, $V_{5} = 0V$, $V_{6} = 0V$			±40			±40	mV .
Analog Voltage Output Range	$R_L \ge 1k$, $T_A = 25^{\circ}C$ $R_L \ge 2k$	±10 ±10	±11 ±12		±10 ±10	±11 ±12	:	V V

Note 2: Unless otherwise noted, these specifications apply for $V^+ = +15V$, $V^- = -15V$, pin 9 grounded, a 5000 pF capacitor connected between pin 1 and ground over the temperature range -55° C to $+125^{\circ}$ C for the LH0043, and -25° C to $+85^{\circ}$ C for the LH0043C. All typical values are for $T_{C} = 25^{\circ}$ C.


Typical Performance Characteristics











Typical Performance Characteristics (Continued)



















Typical Applications




How to Build a Sample and Hold Module

Typical Applications (Continued)




Forcing Function Setup for Automatic Test Gear




*See op amp selection guide for details. Most popular types include LH0052, LM108, LM112, LH0044, LH0036, and LH0038.


Data Acquisition System



Single Pulse Sampler



Two Channel Double Sideband Demodulator



Applications Information

1.0 Drift Error Minimization

In order to minimize drift error, care in selection of C_S and layout of the printed circuit board is required. The capacitor should be of high quality Teflon, polycarbonate, or polystyrene construction. Board cleanliness and layout are critical particularly at elevated temperatures. See AN-63 for detailed recommendations. A guard conductor connected to the output surrounding the storage node (pin 1) will be helpful in meeting severe environmental conditions which would otherwise cause leakage across the printed circuit board.

2.0 Capacitor Selection

The size of the capacitor is dictated by the required drift rate and acquisition time. The drift is determined by the leakage current at pin 1 and may be calculated by $\frac{dV}{dt} = \frac{I_L}{C_S}$, where I_L is the total leakage current at pin 1 of the device, and C_S is the value of the storage capacitor.

2.1 Capacitor Selection - LH0023

At room temperature leakage current for the LH0023 is approximately 100 pA. A drift rate of 10 mV/sec would require a 0.01 μ F capacitor.

For values of C_S up to 0.01 μF the acquisition time is limited by the slew rate of the input buffer amplifier, A1, typically 0.5 V/ μs . Beyond this point, current availability to charge C_S also enters the picture. The acquisition time is given by:

$$\mathrm{t_A} \cong \sqrt{\frac{2\Delta \mathrm{e_O\,RC_S}}{0.5\,\mathrm{x}\,10^6}} = 2\,\mathrm{x}\,10^{-3}\sqrt{\Delta \mathrm{e_O\,RC_S}}$$

where: R = the internal resistance in series with Cs

 Δe_{Ω} = change in voltage sampled

An average value for R is approximately 600 ohms. The expression for t_Δ reduces to:

$$t_{A}\cong \frac{\sqrt{\Delta e_{O}\,C_{S}}}{20}$$

For a -10V to +10V change and $C_S = .05 \mu F$, acquisition time is typically 50 μs .

2.2 Capacitor Selection-LH0043

At 25°C case temperature, the leakage current for the LH0043G is approximately 10 pA, so a drift rate of 5 mV/s would require a capacitor of $C_S = 10 \cdot 10^{-12}/5 \cdot 10^{-3} = 2000$ pF or larger.

For values of C_S below about 5000 pF, the acquisition time of the LH0043G will be limited by the slew rate of the output amplifier (the signal will be acquired, in the sense that the voltage

will be stored on the capacitor, in much less time as dictated by the slew rate and current capacity of the input amplifier, but it will not be available at the output). For larger values of storage capacitance, the limitation is the current sinking capability of the input amplifier, typically 10 mA. With $C_S = 0.01~\mu\text{F}$, the slew rate can be estimated by $\frac{\text{dV}}{\text{dt}} = \frac{10 \cdot 10^{-3}}{0.01 \cdot 10^{-6}} = 1\text{V}/\mu\text{s}$ or a slewing time for a 5 volt signal change of $5\mu\text{s}$.

3.0 Offset Null

Provision is made to null both the LH0023 and LH0043 by use of a 10k pot between pins 3 and 4. Offset null should be accomplished in the sample mode at one half the input voltage range for minimum average error.

4.0 Switching Spike Minimization-LH0043

A capacitive divider is formed by the storage capacitor and the capacitance of the internal FET switch which causes a small error current to be injected into the storage capacitor at the termination of the sample interval. This can be considered a negative DC offset and nulled out as described in (3.0), or the transient may be nulled by coupling an equal but opposite signal to the storage capacitor. This may be accomplished by connecting a capacitor of about 30 pF (or a trimmer) between the logic input (pin 6) and the storage capacitor (pin 1). Note that this capacitor must be chosen as carefully as the storage capacitor itself with respect to leakage. The LH0023 has switch spike minimization circuitry built into the device.

5.0 Elimination of the 5V Logic Supply-LH0023

The 5V logic supply may be eliminated by shorting pin 7 to pin 8 which connects a 10k dropping resistor between the +15V and V_C . Decoupling pin 8 to ground through 0.1 μF disc capacitor is recommended in order to minimize transients in the output.

6.0 Heat Sinking

The LH0023 and LH0043G may be operated without damage throughout the military temperature range of -55 to +125°C (-25 to +85°C for the LH0023CG and LH0043CG) with no explicit heat sink, however power dissipation will cause the internal temperature to rise above ambient. A simple clip-on heat sink such as Wakefield #215-1.9 or equivalent will reduce the internal temperature about 20°C thereby cutting the leakage current and drift rate by one fourth at max ambient. There is no internal electrical connection to the case, so it may be mounted directly to a grounded heat sink.

7.0 Theory of Operation-LH0023


The LH0023/LH0023C is comprised of input buffer amplifier, A1, analog switches, S1 and S2, a

Applications Information (Continued)

TTL to MOS level translator, and output buffer amplifier, A2. In the "sample" mode, the logic input is raised to logic "1" (V $_6 \leq 2.0$ V) which closes S1 and opens S2. Storage capacitor, C_S , is charged to the input voltage through S1 and the output slews to the input voltage. In the "hold" mode, the logic input is lowered to logic "0" (V $_6 \leq 0.8$ V) opening S1 and closing S2. C_S retains the sample voltage which is applied to the output via A2. Since S1 is open, the input signal is overridden, and leakage across the MOS switch is therefore minimized. With S1 open, drift is primarily determined by input bias current of A2, typically 100 pA at 25°C.

7.1 Theory of Operation-LH0043

The LH0043/LH0043C is comprised of input buffer amplifier A1, FET switch S1 operated by a TTL compatible level translator, and output buffer amplifier A2. To enter the "sample" mode, the logic input is taken to the TTL logic "0" state $(V_6 = 0.8V)$ which commands the switch S1



closed and allows A1 to make the storage capacitor voltage equal to the analog input voltage. In the "hold" mode (V_6 = 2.0V), S1 is opened isolating the storage capacitor from the input and leaving it charged to a voltage equal to the last analog input voltage before entering the hold mode. The storage capacitor voltage is brought to the output by low leakage amplifier A2.

8.0 Definitions

- V₅: The voltage at pin 5, e.g., the analog input voltage.
- V₆: The voltage at pin 6, e.g., the logic control input signal.
- V₁₁: The voltage at pin 11, e.g., the output signal.
- T_A: The temperature of the ambient air.
- T_C: The temperature of the device case at the center of the bottom of the header.

Acquisition Time:

The time required for the output (pin 11) to settle within the rated accuracy after a specified input change is applied to the input (pin 5) with the logic input (pin 6) in the low state.

Aperture Time:

The time indeterminacy when switching from sample mode to hold including the delay from the time the mode control signal (pin 6) passes through its threshold (1.4 volts) to the time the circuit actually enters the hold mode.

Output Offset Voltage:

The voltage at the output terminal (pin 11) with the analog input (pin 5) at ground and logic input (pin 6) in the "sample" mode. This will always be adjustable to zero using a 10k pot between pins 3 and 4 with the wiper arm returned to V⁻.

LH0053/LH0053C High Speed Sample and Hold Amplifier

General Description

The LH0053/LH0053C is a high speed sample and hold circuit capable of acquiring a 20V step signal in under $5.0\,\mu s$.

The device is ideally suited for a variety of high speed data acquisition applications including analog buffer memories for A to D conversion and synchronous demodulation.


Features

- Sample acquisition time 10µs max. for 20V signal
- FET switch for preset or reset function
- Sample accuracy null
- Offset adjust to 0V
- DTL/TTL compatible FET gate
- Single storage capacitor

Schematic and Connection Diagrams


ANALOG 4 R1 OUTPUT OFFSET ADJUST OFFSET ADJUST OUTPUT OUTPUT OUTPUT

Metal Can Package



Order Number LH0053G or LH0053CG See Package H12B

AC Test Circuit



Acquisition Time Test Circuit

Absolute Maximum Ratings

Supply Voltage (V+ and V-) ±18V Gate Input Voltage (V6) ±20V Analog Input Voltage (V4) ±15V Input Current (I₈ and I₅) ±10 mA **Power Dissipation** 1.5W **Output Short Circuit Duration** Continuous **Operating Temperature Range** LH0053 -55°C to +125°C LH0053C -25°C to +85°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics (Note 1)


	,			Lin	nits			[
Parameter	Conditions		LH005	3		LH0053	С	Units
		Min.	Тур.	Max.	Min.	Тур.	Max.	1
Sample (Gate "0") Input Voltage				0.5			0.5	V
Sample (Gate "0") Input Current	$V_6 = 0.5V, T_A = 25^{\circ}C$			-5.0			-5.0	μА
·	V ₆ = 0.5V			-100			-100	μΑ
Hold (Gate "1") Input Voltage		4.5			4.5			V
Hold (Gate "1") Input Current	V ₆ = 4.5V, T _A = 25°C			1.0				nA .
	V ₆ = 4.5V			1.0		ŀ		μΑ
Analog Input Voltage Range		±10	±11		±10	±11		V
Supply Current	$V_4 = 0V, V_6 = 0.5V$		13	18		13	18	mA
Input Bias Current (I ₄)	V ₄ = 0V, T _A = 25°C		120	250		150	500	nA
Input Resistance		5.0	10	15	5.0	10	15	kΩ
Analog Output Voltage Range	$R_L = 2.0 k\Omega$	±10	±12		±10	±12		V
Output Offset Voltage	$V_4 = 0V$, $V_6 = 0.5V$, $T_A = 25$ °C	1	5.0	7.0		5.0	10	mV
•	$V_4 = 0V, V_6 = 0.5V$			10			15	m∨
Sample Accuracy (Note 2)	$V_4 = \pm 10V$, $V_6 = 0.5V$, $T_A = 25$ °C		0.1	0.2		0.1	0.3	%
Aperture Time	$\Delta V_6 = 4.5 V$, $T_A = 25 °C$		10	25		10	25	ns
Sample Acquisition Time	$V_4 = \pm 10V$, $T_A = 25$ °C, $C_F = 1000 pF$, $V_6 = 0V$		5.0	10		8.0	15	μS
Sample Acquisition Time	$V_4 = \pm 10V$, $T_A = 25$ °C, $C_F = 100$ pF, $V_6 = 0V$		4.0			4.0		μS
Output Slew Rate	$\Delta V_{IN} = \pm 10 \text{V}, T_A = 25^{\circ}\text{C},$ $C_F = 100 \text{ pF}, V_6 = 0 \text{V}$		20			20		V/μs
Large Signal Bandwidth	$V_4 = \pm 10V$, $T_A = 25$ °C, $C_F = 1000 pF$		200			200		kHz
Leakage Current (Pin 5)	$V_4 = \pm 10V$, $T_A = 25$ °C,		6.0	50		10	100	pA
	$V_4 = \pm 10V$			30			30	nA
Drift Rate	$V_4 = \pm 10V$, $T_A = 25$ °C, $C_F = 1000 pF$		6.0	50		10	100	mV/s
Drift Rate	$V_4 = \pm 10V$, $C_F = 1000 pF$			30 `			30	V/s


Note 1: Unless otherwise noted, these specifications apply for $V_S = \pm 15V$, pin 9 grounded, a 1000 pF capacitor between pin 5 and pin 11, pin 3 shorted to pin 11, over the temperture range -55° C to $+125^{\circ}$ C for the LH0053 and -25° C to $+85^{\circ}$ C for the LH0053C. All typical values are for $T_A = 25^{\circ}$ C.


Note 2: Sample accuracy may be nulled by inserting a potentiometer in the feedback loop. This compensates for source impedance and feedback resistor tolerances.





Typical Performance Characteristics

























Typical Applications



Increasing Output Drive Capability

Typical Applications (Continued)



Sample and Hold

Applications Information

Source Impedance Compensation

The gain accuracy (linearity) of the LH0053/LH0053C is set by two internal precision resistors. Circuit applications in which the source impedance is non-zero will result in a closed loop gain error, e.g. if $R_S=10\,\Omega$, a gain error of 0.1% results. Figures 1 and 2 show methods for accomodating non-zero source impedance.

Drift Error Minimization

In order to minimize drift error, care in selecting C_F and layout of the printed circuit board are required. The capacitor should be of high quality teflon, polycarbonate, or polystyrene construction. Board layout and clean lines are critical particularly at elevated temperature.

A ground guard (shield) surrounding pin 5 will minimize leakage currents to and from the summing junction, arising from extraneous signals. See AN-63 for detailed recommendations.

Capacitor Selection

The size of the capacitor is determined by the required drift rate usually at the expense of acquisition time.

The drift is dictated by leakage current at pin 5 and is given by:

$$\frac{dv}{dt} = \frac{I_L}{C_F}$$

Where I_L is the leakage current at pin 5 and C_F is the value of the capacitance. The room temperature leakage of the LH0053 is typically 6.0 pA, and a 1000 pF capacitor will yield a drift rate of 6.0 mV per second.

For values of C_F below 1000 pF acquisition for the LH0053 is primarily governed by the slew rate of the input amplifier (20 V/ μ s) and the setting time of the output amplifier (\cong 1.0 μ s). For values above C_F = 1000 pF, acquisition time is given by:

$$t_a = \frac{C_F \Delta V}{I_{DSS}} + t_{S2}$$

Where:

 C_F = The value of the capacitor ΔV = The magnitude of the input step, e.g. 20V I_{DSS} = The ON current of switch Q1 \cong 5.0 mA t_{S2} = The setting time of output amplifier \cong 1.0 μ s

Applications Information (Continued)




Figure 1. Non-Zero Source Impedance Compensation




Figure 2. Non-Zero Source Impedance Buffering

Gate Input Considerations

5.0V TTL Applications

The LH0053 Gate input (pin 6) will interface directly with 5.0V TTL. However, TTL gates typically pull up to 2.5V in the logic "1" state. It is therefore advisable to use a $10\,k\Omega$ pull-up resistor between the 5.0V, V_{CC} , and the output of the gate as shown in Figure 3.

To obtain the highest speed and fastest acquisition time, the gate drive shown in Figure 6 is recommended.




Figure 3. TTL Logic Compatibility

CMOS Applications

The LH0053 gate input may be interfaced directly with 74C, CMOS operating off of V_{CC} 's from 5.0V to 15V. However, transient currents of several milliamps can flow on the rising and falling edges of the input signal. It is, therefore, advisable to parallel the outputs of two 54C/74C gates as shown in Figure 4.

It should be noted that leakage at pin 5 in the hold mode will be increased by a factor of 2 to 3 when operating into 15V logic levels.




Figure 4. CMOS Logic Compatibility

Heat Sinking

The LH0053 may be operated over the military temperature range, -55°C to +125°C, without incurring damage to the device. However, a clip on heat sink such as the Wakefield 215 Series or Thermalloy 2240 will reduce the internal temperature rise by about 20°C. The result is a two-fold improvement in drift rate at temperature.

Applications Information (Continued)

Since the case of the device is electrically isolated from the circuit, the LH0053 may be mounted directly to a grounded heat sink.

Power Supply Decoupling

Amplifiers A1 and A2 within the LH0053 are very wide band devices and are sensitive to power supply inductance. It is advisable to bypass V⁺ (pin 12) and V⁻ (pin 10) to ground with $0.1\mu F$ disc capacitors in order to prevent

oscillation. Should this procedure prove inadequate, the disc capacitors should be paralleled with 4.7 μ F solid tantalum electrolytic capacitors.

DC Offset Adjust

Output offset error may be adjusted to zero using the circuit shown in Figure 5. Offset null should be accomplished in the sample mode ($V_6 \le 0.5V$) and analog input (pin 4) equal to zero volts.




Figure 5. Offset Null Circuit




Figure 6. High Speed Gate Drive Circuit

Definition of Terms

 $\textbf{Voltage},\,\textbf{V_4}\text{:}$ The voltage at pin 4, i.e., the analog input voltage.

Voltage, V₆: The voltage at pin 6, i.e., the logic control signal. A logic "1" input, V₆ \leq 4.5V, places the LH0053 in the HOLD mode; a logic "0" input (V₆ \leq 0.5V) places the device in sample mode.

Acquisition Time: The time required for the output (pin 11) to settle within the rated accuracy after a specified input change is applied to Analog Input 1 (pin 4) with logic input, (pin 6) in the logic "0" state.

Aperture Time: The time indeterminacy when switching from the "sample" mode to the HOLD mode measured from the time the logic input passes through its threshold (2.0V) to the time the device actually enters the HOLD mode.

Sample Accuracy: Difference between input voltage and output voltage while in the sample mode, expressed as a percent of the input voltage.



Sample and Hold Amplifiers

LF198/LF298/LF398 Monolithic Sample and Hold Circuits

General Description

The LF198/LF298/LF398 are monolithic sample and hold circuits which utilize BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is as low as $6\mu s$ to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the LF198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of $10^{10}\Omega$ allows high source impedances to be used without degrading accuracy.

P-channel junction FET's are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1 μ F hold capacitor. The JFET's have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees no feed-through from input to output in the hold mode even for input signals equal to the supply voltages.


Features

- Operates from ±5V to ±18V supplies
- Less than 10µs acquisition time
- TTL, PMOS, CMOS compatible logic input
- 0.5 mV typical hold step at $C_h = 0.01 \mu F$
- Low input offset
- 0.002% gain accuracy
- Low output noise in hold mode
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth

Logic inputs on the LF198 are fully differential with low input current, allowing direct connection to TTL, PMOS, and CMOS. Differential threshold is 1.4V. The LF198 will operate from $\pm 5V$ to $\pm 18V$ supplies. It is available in an 8-lead TO-5 package.

Typical Applications

ANALOG INPUT O LOGIC INPUT O L



Absolute Maximum Ratings

Supply Voltage ±18V
Power Dissipation (Package Limitation) (Note 1) 500 mW
Operating Ambient Temperature Range
LF198 -55°C to +125°C

 Input Voltage Equal to Supply Voltage
Logic To Logic Reference Differential Voltage +7V, -30V

(Note 2)

Output Short Circuit Duration Inc
Hold Capacitor Short Circuit Duration
Lead Temperature (Soldering, 10 seconds)

Indefinite 10 sec 300° C

Electrical Characteristics (Note 3)

DA DAMETED	CONDITIONS	ı	F198/LF29	98		LF398		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage, (Note 6)	T _j = 25°C		1	3		2	7	mV
	Full Temperature Range			5			10	m∨
Input Bias Current, (Note 6)	T _j = 25°C		5	25		10	50	nΑ
	Full Temperature Range	,	!	75			100	nΑ
Input Impedance	T _j = 25°C	ļ.	1010			1010		Ω
Gain Error	T _j = 25°C, R _L = 10k		0.002	0.005		0.004	0.01	* %
	Full Temperature Range			0.02			0.02	%
Feedthrough Attenuation Ratio at 1 kHz	$T_j = 25^{\circ} C, C_h = 0.01 \mu F$	86	96		80	90		dВ
Output Impedance	T _j = 25°C, "HOLD" mode		0,5	2		0.5	4	Ω
	Full Temperature Range		İ	4			.6	Ω
"HOLD" Step, (Note 4)	$T_j = 25^{\circ} C, C_h = 0.01 \mu F, V_{OUT} = 0$		0.5	2.0		1.0	2.5	m∨
Supply Current, (Note 6)	T _j ≥ 25°C		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input	T _j = 25°C		. 2	10		2	10	μΑ
Current								
Leakage Current into Hold	T _j = 25°C, (Note 5)		30	100		30	200	pΑ
Capacitor (Note 6)	Hold Mode							
Acquisition Time to 0.1%	2VOUT = 10V, Ch = 1000 pF		4			4		μs
	$C_{h} = 0.01 \mu F$		20			20	Ì	μs
Hold Capacitor Charging Current	VIN VOUT = 2V		5			5		mA
Supply Voltage Rejection Ratio	V _{OUT} = 0	80	110		80	110		dB
Differential Logic Threshold	T _j = 25°C	0.8	1.4	2.4	0.8 -	1.4	2.4	v

Note 1: The maximum junction temperature of the LF198 is 150° C, for the LF298, 115° C, and for the LF398, 100° C. When operating at elevated ambient temperature, the TO-5 package must be derated based on a thermal resistance (Θ_{iA}) of 150° C/W.

Note 2: Although the differential voltage may not exceed the limits given, the common mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.


Note 3: Unless otherwise specified, the following conditions apply. Unit is in "sample" mode, $V_S = \pm 15V$, $T_j = 25^{\circ}C$, $-11.5V \le V_{IN} \le \pm 11.5V$, $C_h = 0.01 \mu F$, and $R_1 = 10 \text{ k}\Omega$. Logic reference voltage = 0V and logic voltage = 2.5V.


Note 4: Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step with a 5V logic swing and a 0.01μ F hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.


Note 5: Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.

Note 6: These parameters guaranteed over a supply voltage range of ±5 to ±18V.


Typical Performance Characteristics











Typical Performance Characteristics (Cont'd)
































Application Hints

Hold Capacitor

Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may also become important for larger values. Use of the curves included with this data sheet should be helpful in selecting a reasonable value of capacitance. Keep in mind that for fast repetition rates or tracking fast signals, the capacitor drive currents may cause a significant temperature rise in the LF198.

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for instance, may "sag back" up to 0.2% after a quick change in voltage. A long "soak" time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. Ceramic is unusable with > 1%hysteresis. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. For more exact data, see the curve labeled dielectric absorption error vs sample time. The hysteresis numbers on the curve are final values, taken after full relaxation. The hysteresis error can be significantly reduced if the output of the LF198 is digitized quickly after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10-50 ms. If A-to-D conversion can be made within 1 ms, hysteresis error will be reduced by a factor of ten.

DC and AC Zeroing

DC zeroing is accomplished by connecting the offset adjust pin to the wiper of a 1 $k\Omega$ potentiometer which has one end tied to V $^{+}$ and the other end tied through a resistor to ground. The resistor should be selected to give $\approx\!0.6$ mA through the 1k potentiometer.

AC zeroing (hold step zeroing) can be obtained by adding an inverter with the adjustment pot tied input to output. A 10 pF capacitor from the wiper to the hold capacitor will give ± 4 mV hold step adjustment with a $0.01\mu F$ hold capacitor and 5V logic supply. For larger logic swings, a smaller capacitor (< 10 pF) may be used.

Logic Rise Time

For proper operation, logic signals into the LF198 must have a minimum dV/dt of $0.2 \text{ V/}\mu\text{s}$. Slower signals will cause excessive hold step. If a R/C network is used in front of the logic input for signal delay, calculate the slope of the waveform at the threshold point to ensure that it is at least $0.2 \text{ V/}\mu\text{s}$.

Sampling Dynamic Signals

Sample error due to moving input signals probably causes more confusion among sample-and-hold users than any other parameter. The primary reason for this is that many users make the assumption that the sample and hold amplifier is truly locked on to the input signal while in the sample mode. In actuality, there are finite phase delays through the circuit creating an input-output


differential for fast moving signals. In addition, although the output may have settled, the hold capacitor has an additional lag due to the 300 Ω series resistor on the chip. This means that at the moment the "hold" command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp-p at 10 kHz. Maximum dV/dt is 0.6 V/µs. With no analog phase delay and 100 ns logic delay, one could expect up to $(0.1\mu s)(0.6V/\mu s) = 60 \text{ mV}$ error if the "hold" signal arrived near maximum dV/dt of the input. A positive going input would give a ±60 mV error. Now assume a 1 MHz (3 dB) bandwidth for the overall analog loop. This generates a phase delay of 160 ns. If the hold capacitor sees this exact delay, then error due to analog delay will be $(0.16\mu s)(0.6 \text{ V/}\mu s) = -96 \text{ mV}$. Total output error is +60 mV (digital) -96 mV (analog) for a total of -36 mV. To add to the confusion, analog delay is proportional to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.

A curve labeled <u>Aperture Time</u> has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the "hold" command. This curve is based on a 1 mV error fed into the output.

A second curve, <u>Hold Settling Time</u> indicates the time required for the output to settle to 1 mV after the "hold" command.

Digital Feedthrough


Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this problem, board layout should keep logic lines as far as possible from the analog input. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5V will also help.




Logic Input Configurations TTL & CMOS $3V \le V_L$ (Hi State) $\le 7V$ LF198 Threshold = 1.4V Threshold = 1.4V*Select for 2.8V at pin 8 CMOS $7V \le V_L$ (Hi State) $\le 15V$ LF198 LF198 Threshold = $0.6 (V^+) + 1.4V$ Threshold = $0.6 (V^{+}) - 1.4V$ Op Amp Drive SAMPLE +13V +13V HOLD HOLD Threshold ≈ +4V Threshold = -4VTypical Applications (Cont'd) X1000 Sample & Hold Sample and Difference Circuit (Output Follows Input in Hold Mode) ADAL = AB + 7AIN (HOLD WODE) R1 100k 100k OFFSET ADJUST LM108 OVOUT RESET *For lower gains, the LM108 must be frequency compensated pF from comp 2 to ground

Typical Applications (Cont'd)

Ramp Generator with Variable Reset Level



1.2V *Select for ramp rate $R \ge 10k$




Integrator with Programmable

Reset Level


$$V_{OUT}$$
 (Hold Mode) = $\left[\frac{1}{(R1)(C_h)} \int_{0}^{t} V_{IN} dt\right] + \left[V_R\right]_{1\%}^{R4}$

Output Holds at Average of Sampled Input




Select (Rh)(Ch) >>


Increased Slew Current








Fast Acquisition, Low Droop Sample & Hold




Typical Applications (Cont'd) Synchronous Correlator for Recovering Signals Below Noise Level 2-Channel Switch OUTPUT FREQUENCY SET BY SWEEP RATE LF198 "A" INPUT O-"A" SELECT SYNCHRONOUS CLOCK INPUT "B" SELECT "B" INPUT Α В Gain 1 ±0.02% 1 ±0.2% $10^{10}\Omega$ LM122H TIMER LM122H TIMER z_{IN} 47 kΩ BW ≃1 MHz ≈400 kHz R6 20k Crosstalk -90 dB -90 dB @ 1 kHz Offset $\leq 6 \, \text{mV}$ ≤ 75 mV C3 -470 pF -NC **≸**84 500 *Select C1 to filter lowest frequency TO SCOPE SWEEP component of input noise OUTPUT. SCALE R3 TO OBTAIN ≈ 0 TO 3V **Select C2 @ ≈ 5 x 10⁻⁶/f_{IN} DC & AC Zeroing Staircase Generator




Typical Applications (Cont'd)

Capacitor Hysteresis Compensation




*Select for time constant C1 = $\frac{T}{100k}$

**Adjust for amplitude



Connection Diagram


Dual-In-Line Package



Order Number LF198J, LF298J or LF398J See NS Package J08A


> Order Number LF398N See NS Package N08B

Metal Can Package



TOP VIEW

Order Number LF198H, LF298H or LF398H See NS Package H08C





Section 5

Comparators







Comparators

LH2111/LH2211/LH2311 Dual Voltage Comparator

General Description

The LH2111 series of dual voltage comparators are two LM111 type comparators in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information see the LM111 data sheet and National's Linear Application Handbook.

The LH2111 is specified for operation over the -55°C to +125°C military temperature range. The LH2211 is specified for operation over the -25°C to +85°C temperature range. The LH2311 is speci-

fied for operation over the 0°C to 70°C temperature range.

Features


Wide operating supply range ±15V to a single +5V

■ Low input currents 6 nA
■ High sensitivity 10 µV

• Wide differential input range ±30V

■ High output drive 50 mA, 50V

Connection Diagram




Order Number LH2111D or LH2211D or LH2311D See Package D16C LH2111F or LH2211F, See Package F16B LH2111J or LH2211J or LH2311J, See Package J16A


Auxiliary Circuits



Offset Balancing




Strobing




Increasing Input Stage Current*



Driving Ground-Referred Load




Using Clamp Diodes to Improve Responses



Comparator and Solenoid Driver

Strobing off Both Input* and Output Stages



TTL Interface with High Level Logic

Absolute Maximum Ratings

Total Supply Voltage (V+ - V-)	36V	Output Short Circuit Duration	10 sec
Output to Negative Supply Voltage (Vout - V)	50V	Operating Temperature Range LH2111	-55°C to 125°C
Ground to Negative Supply Voltage (GND - VT)	30V	LH2211	-25°C to 85°C
Differential Input Voltage	±30V	LH2311	0°C to 70°C
Input Voltage (Note 1)	±15V	Storage Temperature Range	-65°C to 150°C
Power Dissipation (Note 2)	500 mW	Lead Temperature (Soldering, 10 sec)	300°,C

Electrical Characteristics Each Side (Note 3)

DADAMETER			LIMITS		
PARAMETER	CONDITIONS	LH2111 LH2211		LH2311	UNITS
Input Offset Voltage (Note 4)	$T_A = 25^{\circ}C, R_S \le 50k$	3.0	3.0	7.5	mV Max
Input Offset Current (Note 4)	T _A = 25°C	10	10	50	nA Max
Input Bias Current	· T _A ≈ 25°C	100	100	250	nA Max
Voltage Gain	T _A = 25°C	200	200	200	V/mV Typ
Response Time (Note 5)	T _A = 25°C	200	200	200	ns Typ
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, I_{OUT} = 50 \text{ mA}$ $T_A = 25^{\circ}\text{C}$	1.5	1.5	1.5	V Max
Strobe On Current	T _A = 25°C	3.0	3.0	3.0	mA Typ
Output Leakage Current	$V_{IN} > 5 \text{ mV}, V_{OUT} = 35V$ $T_A = 25^{\circ}\text{C}$	10	10 .	50	nA Max
Input Offset Voltage (Note 4)	R _S ≤ 50k	4.0	4.0	10	mV Max
Input Offset Current (Note 4)		20	20	70	nA Max
Input Bias Current		150	150	300	nA Max
Input Voltage Range		±14	±14	±14	V Typ
Saturation Voltage	$V^{+} \ge 4.5V, V^{-} = 0$ $V_{1N} \le -5 \text{ mV}, I_{S1NK} \le 8 \text{ mA}$	0.4	0.4	0.4	V Max
Positive Supply Current	T _A = 25°C	6.0	6.0	7.5	mA Max
Negative Supply Current	T _A = 25°C	5.0	5.0	. 5.0	mA Max

Note 1: This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

Note 2: The maximum junction temperature is 150°C. For operating at elevated temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2 ounce copper conductor. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 3: These specifications apply for V_S = ±15V and -55°C \leq $T_A \leq$ 125°C for the LH2111, -25°C \leq $T_A \leq$ 85°C for the LH2211, and 0°C \leq $T_A \leq$ 70°C for the LH2311, unless otherwise stated. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ±15V supplies. For the LH2311, V_{JN} =±10 mV.

Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.

Note 5: The response time specified is for a 100 mV input step with 5 mV overdrive.



Section 6

Non-Linear Functions





Section 6. Non-Linear Functions

			Part N		
Function	Characteristics	Transfer Characteristics	−55°C to 125°C	−25°C to 85°C	Page Number
True RMS to DC Converter	0.05% accuracy, 100 KHz bandwidth, crest factor 5 minimum	$E_{OUT} = \sqrt{\frac{1}{T} \int_0^T E_{IN}^2(t) dt}$	LH0091D	LH0091CD	6-4
Multifunction Converter	0.05% accuracy, device multiplies, divides, square roots, raises to fractional powers	$E_{OUT} = V_Y \left(\frac{V_Z}{V_X}\right)^m$	LH0094D	LH0094CD	6-9

LH0091 True RMS to DC Converter

General Description

The LH0091, rms to dc converter, generates a dc output equal to the rms value of any input per the transfer function:


$$E_{OUT(DC)} = \sqrt{\frac{1}{T} \int_{0}^{T} E_{IN}^{2}(t) dt}$$

The device provides rms conversion to an accuracy of 0.1% of reading using the external trim procedure. It is possible to trim for maximum accuracy (0.5 mV $\pm 0.05\%$ typ) for decade ranges i.e., 10 mV \rightarrow 100 mV, $0.7V \rightarrow 7V$, etc.


Features

- Low cost
- True rms conversion
- 0.5% of reading accuracy untrimmed
- 0.05% of reading accuracy with external trim
- Minimum component count
- Input voltage to ±15V peak for V_S = ±15V
- Uncommitted amplifier for filtering, gain, or high crest factor configuration
- Military or commercial temperature range.


Block and Connection Diagrams



Dual-In-Line Package



Simplified Schematic



Absolute Maximum Ratings

Supply Voltage ±22V Input Voltage ±15V peak **Output Short Circuit Duration** Continuous T_{MIN} Operating Temperature Range T_{MAX} LH0091 -55°C 125°C LH0091C -25°C 85°C Storage Temperature Range -65°C to +150°C LH0091 LH0091C -25° C to $+85^{\circ}$ C Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics $V_S = \pm 15V$, $T_A = 25$ °C unless otherwise notes


Transfer Function =
$$E_{O(DC)} = \sqrt{\frac{1}{T} \int_{0}^{T} E_{IN}^{2} (t) dt}$$


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY (See Definition of Terms)					
Total Unadjusted Error	50 mVrms ≤ V _{IN} ≤ 7Vrms (Figure 1)		20, ±0.5	40, ±1.0	mV, 9
Total Adjusted Error	50 mVrms ≤ V _{IN} ≤ 7Vrms (Figure 3)		0.5, ±0.05	1, ±0.2	mV, 9
Total Unadjusted Error vs Temperature	-25°C ≤ T _A ≤ +70°C		0.25, ±0.02%		mV, %/°
Total Unadjusted Error vs Supply Voltage			1		mV/\
AC PERFORMANCE					
Frequency for Specified Adjusted Error	Input = 7Vrms, Sinewave (Figure 3)	30	70		kH
	Input = 0.7Vrms, Sinewave (Figure 3)		40		kH
	Input = 0.1Vrms, Sinewave (Figure 3)		20		kH
Frequency for 1% Additional Error	Input = 7Vrms, Sinewave (Figure 3)	100	200		kH
•	Input = 0.7Vrms, Sinewave (Figure 3)		75		kH
	Input = 0.1 Vrms, Sinewave (Figure 3)		50		kH
Bandwidth (3 dB)	Input = 7Vrms, Sinewave (Figure 3)		2		МН
	Input = 0.7Vrms, Sinewave (Figure 3)		1.5		MH
	Input = 0.1Vrms, Sinewave (Figure 3)		0.8		MH
Crest Factor	Rated Adjusted Accuracy Using the High	5	10		
	Crest Factor Circuit (Figure 5)		<u> </u>		l
INPUT CHARACTERISTICS			1 1		
Input Voltage Range	For Rated Performance	±0.05		±11	Vpea
Input Impedance		4.5	5		ks
OUTPUT CHARACTERISTICS					
Rated Output Voltage	$R_L \ge 2.5 k\Omega$	10			,
Output Short Circuit Current			. 22	_	m,
Output Impedance			1		2
POWER SUPPLY REQUIREMENTS					
Operating Range	·	±5		±20	,
Quiescent Current	Vs = ±15V		14	18	m/


Op Amp Electrical Characteristics $V_S = \pm 15V$, $T_A = 25$ °C unless otherwise notes

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		1.0	10	mV
Ios	Input Offset Current			4.0	200	nA
I _B	Input Bias Current			30	500	nA
RIN	Input Resistance			2.5		МΩ
AOL	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L \ge 2 k\Omega$	15	160	-	V/mV
v _o	Output Voltage Swing	RL = 10 kΩ	±10	±13		, v
VI	Input Voltage Range	·	±10			V
CMRR	Common-Mode Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$		90		dB
PSRR	Supply Voltage Rejection Ratio	$ extsf{R}_{ extsf{S}} \leq 10 \; extsf{k}\Omega$.		96		dB
ISC	Output Short-Circuit Current			25		mA
Sr	Slew Rate (Unity Gain)			0.5		V/μs
BW .	Small Signal Bandwidth			1.0		MHz


Typical Performance Characteristics







Typical Applications (All applications require power supply by-pass capacitors.)




 $C_{EXT} \ge 1\mu F$; frequency $\ge 1 \text{ kHz}$

FIGURE 1. LH0091 Basic Connection (No Trim)

091

Typical Applications (Cont'd)



Note. The easy trim procedure is used for ac coupled input signals. It involves two trims and can achieve accuracies of 2 mV offset $\pm 0.1\%$ reading.

Procedure:

- Apply 100 mV rms (sine wave) to input, adjust R3 until the output reads 100 mVpc.
- 2. Apply 5 $\rm V_{rms}$ (sine wave) to input, adjust R4 until the output reads 5 $\rm V_{DC}.$
- Repeat steps 1 and 2 until the desired initial accuracy is achieved.

FIGURE 2. LH0091 "Easy Trim" (For ac Inputs Only)

R1 = dc symmetry balance
R2 = Input offset
R3 = Output offset
R4 = Gain adjust

R2

V+

V
R1

R2

V+

V
V
R1

S00

S00

S00

LH0091


LH0091

Note, This procedure will give accuracies of 0.5 mV offset $\pm 0.05\%$ reading for inputs from 0.05V peak to 10V peak.

Procedure:

- 1. Apply 50 mV $_{DC}$ to the input. Read and record the output.
- 2. Apply -50 mV_{DC} to the input. Use R2 to adjust for an -output of the same magnitude as in step 1.
- Apply 50 mV to the input. Use R3 to adjust the output for 50 mV.
- Apply -50 mV to input. Use R2 to adjust the output for 50 mV.
- Apply ±10V alternately to the input. Adjust R1 until the output readings for both polarities are equal (not necessary that they be exactly 10V).
- Apply 10V to the input. Use R4 to adjust for 10V at the output.
- 7. Repeat this procedure to obtain the desired accuracy.

FIGURE 3. LH0091 Standard dc Trim Procedure



Note. The additional op amp in the LH0091 may be used as a low pass filter as shown in *Figure 4*.





FIGURE 4. Output Filter Connection Using the Internal Op Amp

Typical Applications (Cont'd)



Note. Response time of the dc output voltage is dominated by the RC time constant consisting of the total resistance between pins 9 and 10 and the external capacitor, C_{EX} .

FIGURE 5. High Crest Factor Circuit

Definition of Terms

True rms to dc Converter: A device which converts any signal (ac, dc, ac + dc) to the dc equivalent of the rms value.

Error: is the amount by which the actual output differs from the theoretical value. Error is defined as a sum of a fixed term and a percent of reading term. The fixed term remains constant, regardless of input while the percent of reading term varies with the input.

Total Unadjusted Error: The total error of the device without any external adjustments.

Bandwidth: The frequency at which the output do voltage drops to 0.707 of the dc value at low frequency.

Frequency for Specified Error: The error at low frequency is governed by the size of the external averaging capacitor. At high frequencies, error is dependent on the frequency response of the internal circuitry. The frequency for specified error is the maximum input frequency for which the output will be within the specified error band (i.e., frequency for 1% error means the input frequency must be less than 200 kHz to maintain an output with an error of less than 1% of the initial reading.

Crest Factor: is the peak value of a waveform divided by the rms value of the same waveform. For high crest factor signals, the performance of the LH0091 can be improved by using the high crest factor connection.



LH0094 Multifunction Converter

General Description

The LH0094 multifunction converter generates an output voltage per the transfer function:

$$E_0 = V_y \left(\frac{V_z}{V_x}\right)^m$$
, $0.1 \le m \le 10$, m continuously adjustable

m is set by 2 resistors.

Features

- Low cost
- Versatile
- High accuracy-0.05%
- Wide supply range-±5V to ±22V


- Minimum component count
- Internal matched resistor pair for setting m = 2 and m = 0.5


Non-Linear Functions

Applications

- Precision divider, multiplier
- Square root
- Square
- Trigonometric function generator
- Companding
- Linearization
- Control systems
- Log amp


Block and Connection Diagrams





TOP VIEW

Simplified Schematic



Absolute Maximum Ratings

Supply Voltage ±22 V Input Voltage ±22 V **Output Short-Circuit Duration** Continuous Operating Temperature Range

LH0094CD -25°C to +85°C LH0094D -55°C to +125°C

Storage Temperature Range

LH0094D -65°C to +150°C LH0094CD -55°C to +125°C

Lead Temperature (Soldering, 10 seconds)

Parameter	Conditions		LH0094	1	LH0094C			Units
Parameter	Conditions	MIn.	Тур.	Max.	Min.	Тур.	Max.	Units
Accuracy								
Multiply	$E_O = V_z V_y$ (0.03 $\leq V_y \leq 10V$; 0.01 $\leq V_z \leq 10V$)							% F.S
Untrimmed External Trim	(Figure 2) (Figure 3) vs. Temperature		0.25 0.10 0.2	0.45		0.45 0.1 0.2	0.9	(10V) % F.S mV/°C
Divide Untrimmed External Trim	$E_O = 10 V_z / V_x$ (Figure 4) $0.5 \le V_x \le 10$; $0.01 \le V_z \le 10$) (Figure 5), $(0.1 \le V_x \le 10$; $0.01 \le V_z \le 10$) vs. Temperature	i c	0.25 0.10 0.2	0.45		0.45 0.1 0.2	0.9	% F.S % F.S mV/°C
Square Root Untrimmed External Trim	$E_O = 10\sqrt{V_z/10}$ (Figure 8), (0.03 \leq V _z \leq 10 (Figure 9), (0.01 \leq V _z \leq 10		0.25 0.15	0.45		0.45 0.15	0.9	% F.S % F.S
Square Untrimmed External Trim	$E_O = 10 (V_z/10)^2 (0.1 \le V_z \le 10)$ (Figure 6) (Figure 7)	0.5 0.15	1.0		1.0 0.15	2.0	% F.S.	
Low Level Square Root	$E_O = \sqrt{10 V_z}$; 5.0 mV $\leq V_z \leq 10 V$ (Figure 10)		0.05			0.05		% F.S
Exponential Circuits	m = 0.2, E _O = 10 ($V_z/10$) ² (Figure 11), (0.1 \leq $V_z \leq$ 10) m = 5.0, E _O = 10 ($V_z/10$) ⁵ (Figure 11), (1.0 \leq $V_z \leq$ 10)		0.05 0.05			0.08 80.0		% F.S % F.S
Output Offset								•
	$V_x = 10 \text{V}, \ V_y = V_z = 0$		2.0	5.0		5.0	10	mV
AC Characteristics								
3dB Bandwidth	$m = 1.0, V_x = 10 V, V_y = 0.1 V_{rms}$		10			10		kHz
Noise	10 Hz to 1.0 kHz, m = 1.0, $V_y = V_z = 0 \text{ V}$ $V_x = 10 \text{ V}$ $V_x = 0.1 \text{ V}$		100 300		`	100 300		μV/rm: μV/rm:
Exponents								
m		0.2 to 5.0	0.1 to 10		0.2 to 5.0	0.1 to 10		
Input Characteristic	cs							***
Input Voltage	(For Rated Performance)	0		10	0		10	٧
Input Impedance	(All Inputs)	98	100		98	100		kΩ
Output Characteris	tics						***	-
Output Swing	(R _L ≤ 10 k)	10	12		10	12		٧
Output Impedance	· .		1.0			1.0		Ω
Supply Current	$(V_S = \pm 15 V)$, Note 1		3.0	5.0		3.0	5.0	mA
					7			

300°C

Applications Information

GENERAL INFORMATION

Power supply bypass capacitors (0.1 μ F) are recommended for all applications.

The LH0094 series is designed for positive input signals only. However, negative input up to the supply voltage will not damage the device.

A clamp diode (*Figure 1*) is recommended for those applications in which the inputs may be subjected to open circuit or negative input signals.

For basic applications (multiply, divide, square, square root) it is possible to use the device without any external adjustments or components. Two matched resistors are provided internally to set m for square or square root.

When using external resistors to set m, such resistors should be as close to the device as possible.

SELECTION OF RESISTORS TO SET m

Internal Matched Resistors

R_A and R_B are matched internal resistors. They are $100\Omega \pm 10\%$, but matched to 0.1%.

(a)
$$m = 2*$$

(b)
$$m = 0.5*$$

*No external resistors required, strap as indicated

External Resistors

The exponent is set by 2 external resistors or it may be continuously varied by a single trim pot. (R1 + $R2 \le 500\Omega$.

(a)
$$m = 1$$

(b) m < 1

$$m = \frac{R2}{R1 + R2} \approx 200\Omega$$

(c) m > 1

$$\frac{R^2}{R^2} = \frac{10^{-R1}}{14^{-R2}} = \frac{R^1 + R^2}{R^2}$$

ACCURACY (ERROR)

The accuracy of the LH0094 is specified for both externally adjusted and unadjusted cases.

Although it is customary to specify the errors in percent of full-scale (10V), it is seen from the typical performance curves that the actual errors are in percent of reading. Thus, the specified errors are overly conservative for small input voltages. An example of this is the LH0094 used in the multiplication mode. The specified typical error is 0.25% of full-scale (25 mV). As seen from the curve, the unadjusted error is ≈ 25 mV at 10V input, but the error is less than 10 mV for inputs up to 1V. Note also that if either the multiplicand or the multiplier is at less than 10V, (5V for example) the unadjusted error is less. Thus, the errors specified are at full-scale—the worst case.

The LH0094 is designed such that the user is able to externally adjust the gain and offset of the device—thus trim out all of the errors of conversion. In most applications, the gain adjustment is the only external trim needed fcr super accuracy—except in division mode, where a denominator offset adjust is needed for small denominator voltages.

EXPONENTS

The LH0094 is capable of performing roots to 0.1 and powers up to 10. However, care should be taken when applying these exponents—otherwise, results may be misinterpreted. For example, consider the 1/10th power of a number: i.e., 0.001 raised to 0.1 power is 0.5011; 0.1 raised to the 0.1 power is 0.7943; and 10 raised to the 0.1 power is 1.2589. Thus, it is seen that while the input has changed 4 decades, the output has only changed a little more than a factor of 2. It is also seen that with as little as 1 mV of offset, the output will also be greater than zero with zero input.

1. CLAMP DIODE CONNECTION




FIGURE 1. Clamp Diode Connection

$E_0 = V_y \left(\frac{V_z}{V_x} \right)^{TT}$

 $0.1 \le m \le 10$

Note. This clamp diode connection is recommended for those applications in which the inputs may be subject to open circuit or negative signals.

2. MULTIPLY




FIGURE 2a. LH0094 Used to Multiply (No External Adjustment)




FIGURE 2b. Typical Performance of LH0094 in Multiply Mode Without External Adjustment





FIGURE 3. Precision Multiplier (0.02% Typ) with 1 External Adjustment








FIGURE 4a. LH0094 Used to Divide (No External Adjustment)

FIGURE 4b. Typical Performance, Divide Mode, Without External Adjustments




FIGURE 5. Precision Divider (0.05% Typ)




FIGURE 6a. Basic Connection of LH0094 (m = 2) without External Adjustment Using Internal Resistors to Set m




FIGURE 6b. Squaring Mode without **External Adjustment**

4. SQUARE (Continued)




FIGURE 7. Precision Squaring Circuit (0.15% Typ)






FIGURE 8a. Basic Connection of LH0094 (m = 0.5) without External Adjustment Using Internal Resistors to Set $\,$ m




FIGURE 8b. Typical Performance Curve Square Root, No External Adjustment




FIGURE 9. Precision Square Rooter (0.15% Typ)

6. LOW LEVEL SQUARE ROOT






FIGURE 10. 3-Decade Precision Square Root Circuit Using the LH0094 with m = 1

Typical Applications



 $\frac{R2}{R1 + R2} ; Choose R1 = 200\Omega$ $\therefore R2 = 50\Omega$

Typical Applications (Continued)



Note. The LH0094 may be used to generate a voltage equivalent to:

$$V0 = \sqrt{V1^2 + V2^2}$$

$$V0 = V2 + \frac{V1^2}{V0 + V2}$$

$$V0^2 + V0 V2 = V2 V0 + V2^2 + V1^2$$


$$V0^2 = V1^2 + V2^2$$

$$V0 = \sqrt{V1^2 + V2^2}$$

$$V1, V2 0 \rightarrow 10V$$

 $R\approx 10k$ National Semiconductor resistor array RA08–10k is recommended

FIGURE 12. Vector Magnitude Function



Note. The LH0094 may be used in direct measurement of gas flow.

Flow = k
$$\sqrt{\frac{P\Delta P}{T}}$$

 $E_0 = 10 \frac{V_P}{V_T} \times \frac{V\Delta P}{E_0}$
 $E_0^2 = 10 \frac{V_P V\Delta P}{V_T}$
 $E_0 = \sqrt{10 \frac{VP V\Delta P}{V_T}}$


P = Absolute pressure


T = Absolute temperature

 $\Delta P = Pressure drop$

FIGURE 13. Mass Gas Flow Circuit

Typical Applications (Continued)





Note. The LH0094 may also be used to generate the Log of a ratio of 2 voltages. The output is taken from pin 14 of the LH0094 for the Log application.

$$E_{LOG} = K1 \frac{KT}{q} e_n \frac{V_z}{V_x}$$

where K1 =
$$\frac{R1 + R2}{R2}$$

If K1 =
$$\frac{\Gamma}{KT/q \ln 10}$$

then
$$E_{LOG} = Log_{10} \frac{V_z}{V_x}$$

 $\begin{array}{l} \text{R1 = 15.9 R2} \\ \text{R2} \approx 400 \Omega \end{array}$

R2 must be a thermistor with a tempco of $\approx 0.33\%/^{\circ}\text{C}$ to be compensated over temperature.

FIGURE 14. Log Amp Application






Section 7

Precision Voltage Regulators and References





Section 7. Precision References and Regulators

					V _{OUT} Toler.		Part Nu]		
Function	Features	Line Reg.	Load Reg.	I _{OUT} (mA)	@25°C (Max.)	Drift (Max.)	-55°C to 125°C	−25°C to 85°C	Page Number	
Positive Programmable Voltage Regulator	Internal programming resistors, adustable	0.008%	0.055%	0.1-200	0.5% 1.0%		LH0075	LH0075C	7-8	
Negative Programmable Voltage Regulator	gative current limit Vout = 5, 6, 8, 10, 12, 15, 18V ltage				0.5% 1.0%		LH0076	LH0076C	7-13	
10.000V Precision BCD Reference	Three-terminal buffered	0.02% 0.02% 0.02%	0.01% 0.02% 0.02%	0-5	0.1% 0.1% 0.05%	10 mV	LH0070-0 LH0070-1 LH0070-2		7-4	
10.024V Precision Binary Reference	zener reference, 0.1Ω output 12.5 to 40V input, 20 μV p – p noise	0.02% 0.02% 0.02%	0.01% 0.02% 0.02%	0-5	0.1% 0.1% 0.05%	10 mV	LH0071-0 LH0071-1 LH0071-2		7-4	
6.95V Temperature Stabilized Reference	Thermostated two-terminal zener, 0.5 Ω low noise		0.1%	0.5-10	+1.0% -2.0%	15 mV 1.0 mV	LM199A	LM299A	7-23	
6.9 V Reference	Low noise subsurface zener 0.8Ω			6-15	5.0%	7.0 to 35 mV	LM129		7–18	
Switching Regulator 100 kHz Rate 10-35V Input	5A output at 75% efficiency V _{OUT} = 3.0 to 30V	0.05%		5 A			LH1605	LH1605C	7-35	

^{*}These specifications apply for -25°C to +85°C.

Note: Refer to the Linear Databook for information on other regulators and references.



Voltage References and Regulators

LH0070 Series Precision BCD Buffered Reference LH0071 Series Precision Binary Buffered Reference

General Description

The LH0070 and LH0071 are precision, three terminal, voltage references consisting of a temperature compensated zener diode driven by a current regulator and a buffer amplifier. The devices provide an accurate reference that is virtually independent of input voltage, load current, temperature and time. The LH0070 has a 10.000V nominal output to provide equal step sizes in BCD applications. The LH0071 has a 10,240V nominal output to provide equal step sizes in binary applications.

The output voltage is established by trimming ultrastable, low temperature drift, thin film resistors under actual operating circuit conditions. The devices are shortcircuit proof in both the current sourcing and sinking directions.

The LH0070 and LH0071 series combine excellent long term stability, ease of application, and low cost, making them ideal choices as reference voltages in precision D to A and A to D systems.

Features

 Accurate output voltage LH0070

10V ±0.02% LH0071 10.24V ±0.02%

■ Single supply operation

11.4V to 40V 0.2Ω

Low output impedance Excellent line regulation

0.1 mV/V

Low zener noise

20 μVp-p


3-lead TO-5 (pin compatible with the LM109)

Short circuit proof

Low standby current


3 mA

Equivalent Schematic




Connection Diagram

TO-5 Metal Can Package



BOTTOM VIEW Order Number LH0070-0H, LH0071-0H, LH0070-1H, LH0071-1H, LH0070-2H or LH0071-2H See NS Package H03B




 * Note. The output of the LH0070 and LH0071 may be adjusted to a precise voltage by using the above circuit since the supply current of the devices is relatively small and constant with temperature and input voltage. For the circuit shown, supply sensitivities are degraded slightly to 0.01%/V change in VOUT for changes in V_{IN} and V⁻

An additional temperature drift of 0.0001%/ °C is added due to the variation of supply current with temperature of the LH0070 and LH0071. Sensitivity to the value of R1, R2 and R3 is less than 0.001%/%.

*Output Voltage Fine Adjustment

Typical Applications



Statistical Voltage Standard

Absolute Maximum Ratings

Supply Voltage
Power Dissipation (See Curve)
Short Circuit Duration
Output Current
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)

40V 600 mW Continuous ±20 mA -55°C to +125°C -65°C to +150°C 300°C

Electrical Characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	T _A = 25°C				
LH0070			10.000		· V
LH0071		ļ	10.240	1	
Output Accuracy	TA = 25°C			,	
-0, -1			±0.03	±0.1	%
-2		l	±0.02	±0.05	%
Output Accuracy	T _A = -55°C, 125°C				
-0, -1			1	±0.3	%
-2				±0.2	%
Output Voltage Change With	(Note 2)				
Temperature					
-0			[± 0.2	%
1		1	±0.02	± 0.1	%
-2			±0.01	±0.04	%
Line Regulation	$13V \le V_{IN} \le 33V$, $T_C = 25^{\circ}C$				
-0, -1			0.02	0.1	%
-2 ·			0.01	0.03	%
Input Voltage Range		11.4		40	V
Load Regulation	0 mA \leq IOUT \leq 5 mA		0.01	0.03	%
Quiescent Current	$13V \le V_{IN} \le 33V$, $I_{OUT} = 0$ mA	1	3	5 .	mA
Change In Quiescent Current	ΔV _{IN} = 20V From 13V To 33V	1	0.75	1.5	. mA
Output Noise Voltage	BW = 0.1 Hz To 10 Hz, Тд = 25°C	-	20	,	μVp-p
Ripple Rejection	f = 120 Hz		0.01		%/Vp-p
Output Resistance			0.2	0.6	Ω
Long Term Stability	$T_A = 25^{\circ}C$, (Note 3)				
-0, -1				±0.2	%/yr.
-2		j	1	±0.05	%/yr.


Note 1: Unless otherwise specified, these specifications apply for $V_{\parallel N}$ = 15.0V, R_{\parallel} = 10 k Ω , and over the temperature range of 6 55°C \leq TA \leq +125°C.


Note 2: This specification is the difference in output voltage measured at $T_A = 85^{\circ}C$ and $T_A = 25^{\circ}C$ or $T_A = 25^{\circ}C$ and $T_A = -25^{\circ}C$ with readings taken after test chamber and device-under-test stabilization at temperature using a suitable precision voltmeter.


Note 3: This parameter is guaranteed by design and not tested.


Typical Performance Characteristics


Maximum Power Dissipation 100°C TJ(MAX) = 150°C 600 POWER DISSIPATION (mW) 200°C 500 400 300 200 100 0 75 50 100 AMBIENT TEMPERATURE (°C)



















Typical Applications (Continued)






Precision Process Control Interface



Negative 10V Reference



Boosted Reference For Low Input Voltages



Voltage References and Regulators

LH0075 Positive Precision Programmable Regulator


General Description

The LH0075 is a precision programmable regulator for positive voltages. Regulated output voltages from 0 to 27V may be obtained using one external resistor. Also available without any external components are several fixed regulated voltages with accuracies to 0.1% (5V, 6V, 10V, 12V and 15V). The output current limit is adjustable from 0 to 200 mA using two external resistors. These features provide an inventory of precision regulated values in one package.

Features

- Output adjustable to 0V
- Line regulation typically 0.008%/V
- Load regulation typically 0.075%
- Remote voltage sensing
- Ripple rejection of 80 dB
- Adjustable precision current limit
- Output currents to 200 mA
- Popular voltages available without external resistors

Schematic Diagram




Connection Diagram

TO-8 Metal Can Package

1REF (EXT. PROGRAMMING Order Number TOP VIEW LH0075G LH0075CG Case is electrically isolated See Package H12B

Typical Applications

Precision 15V Reference Supply without Current Limit



*Needed if device is far from filter capacitors

Absolute Maximum Ratings

Input Voltage 32 V **Output Voltage** 27 V **Output Current** 200 mA Power Dissipation See Curve Operating Temperature Range N T_{MAX} -55°C to +125°C LH0075 LH0075C 0° to +70°C Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics Conditions for $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise noted


B	0		LH0075			LH0075C	;	11-11-
Parameter	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Line Regulation	T _A = 25°C		0.008	0.02		0.008	0.04	%/V
Load Regulation	$T_A = 25$ °C, $1 \text{mA} < I_{LOAD} < 200 \text{mA}$,	1	_		
	V _{OUT} ≤ 5.0 V		2.5	7.5		2.5	15	mV
	V _{OUT} ≥ 5.0 V		0.055	0.15	!	0.055	0.3	%
Reference Current (I _{REF})	$T_A = 25^{\circ}C, V_{1N} = 15 V$	0.998	1.000	1.002	0.995	1.00	1.005	mA
Load Regulation	1mA < I _{LOAD} < 200 mA V _{OUT} ≤ 5.0 V		4.0	15		4.0	25	mV
	V _{OUT} ≥ 5.0 V `		0.075	0.3		0.075	0.5	%
Reference Current Drift (ΔI _{REF} /ΔTemp.)	V _{IN} = 15 V		-0.0065	:	,	-0.0065		%/°C
_Minimum Load Current (I _{LIM})	(Note 1)	98	100	102	95	100	105	μΑ
Output Voltage Range		0		27	0		27	٧
Minimum Input Voltage		10			10			V
Input-Output Differential Voltage	$T_A = 25^{\circ}C$, $1 \text{mA} < I_{LOAD} < 200 \text{mA}$		3.0	(3.2.		3.0	3.5	V
Quiescent Supply Current	V _{IN} = 15 V		6.0	8.0		6.5	10	mA
Ripple Rejection	$V_{OUT} = 5.0 \text{ V}, f = 120 \text{ Hz}$		65			65		dB-
	$C_{REF} = 2.2 \mu F$		80			80		dB
Output Voltage Tolerance	T _A = 25°C, (Note 2)		±0.1	±0.5		±0.1	±1.0	%
Output Voltage Change with Temperature (ΔV _{OUT} /ΔTemp.)	(Note 3)		0.003			0.003	_	%/°C


Note 1: Minimum load current is established by I_{LIM}, the current from Q4 (see schematic). I_{LIM} goes directly to the output if the current limit feature is used.


Note 2: For $V_{IN} = 15 \text{ V}$ and V_{OUT} obtained by using R5, R6, R7, and R12 individually.


Note 3: Total change over specified temperature range.


Typical Performance Characteristics




































Variable Voltage Reference with Current Limit



^{**}Optional—improves transient response

$$R_{PROG} = \frac{V_{OUT} Desired}{1 mA} I_{OUT(MAX)} = \left[\frac{R_{LIMIT}}{R_{SENSE}} + 1 \right] \times 100 \,\mu\text{A}$$

$$I_{OUT} \le 200 \text{ mA}$$

Applications Information

The LH0075 does not require capacitors for stable operation, but an input bypass is recommended if device

is far from filter capacitors. A 0.1 μF for input bypassing should be adequate for almost all applications.

DESCRIPTION OF OPTIONS

Ripple Rejection Compensation. (Increases Ripple Rejection Typically to 80 dB)

The ripple rejection may be improved by connecting an external capacitor between pin 9 and ground. (The typical performance curves show the rejection with a capacitance of $2.2~\mu Fd$.)

Internal Voltage Programming

The LH0075 provides various precision output voltages simply by using one or more of the internal resistors. A particular voltage may be obtained by external connections as shown in Table I.




FIGURE 1

External Voltage Programming

An external resistance can be connected between pin 9 and ground to obtain any voltage from 0 to 27V using the following equation:

$$R_{EXT} = \frac{V_{OUT} Desired}{1 mA}$$

The reference current (IREF) has a typical temperature coefficient of -65 ppm/°C. Choosing a resistive material with a temperature coefficient of 65 ppm/°C will compensate the negative temperature coefficient, resulting in an output voltage with minimal change over the operating temperature range. Example of a good resistive material is Nichrome, which has a typical temperature coefficient of 80 ppm/°C.

Since a current source is used as a reference, this makes remote voltage programming possible.

Current Limit Programming

The maximum current output of the device may be limited by adding two external resistors as shown below. The resistor values are easily calculated with the following equation:

$$I_{OUT(MAX)} = \left[\frac{R_{LIMIT}}{R_{SENSE}} + 1\right] \times 100 \,\mu\text{A}$$

where RSENSE = 1 to 10Ω




FIGURE 2. Current Limit Programming

This programmable current limit feature can be extended to make the LH0075 a programmable constant current source. This can be done by leaving pin 9 open and setting RLIMIT and RSENSE as desired.

For applications where the current limit is used, a minimum load current of $100^{\circ}\mu A$ is established at the output. This arises from the fact that the constant current used in setting maximum output current is $100^{\circ}\mu A$, and it goes directly to the output of the LH0075. If the total current drawn from the output is less than the minimum, the output will rise.

As in the remote voltage adjustment application, remote current sensing can be applied similarly. RSENSE must be placed as close to the output of the LH0075 as possible, but RLIMIT can be a fixed resistor or potentiometer located remotely from the device.

TABLE I. Connection Scheme for Internal Available Output Voltages

OUTPUT VOLTAGE (V)	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9
5			Gnd		
6				•	
8	•	-			
10		Gnd	•—		
-12	Gnd		•		-
15		Gnd			
18			•		•

Voltage References and Regulators

LH0076 Negative Precision Programmable Regulator


General Description

The LH0076 is a precision programmable regulator for negative voltages. Regulated output voltages from 0 to -27V may be obtained by using 1 external resistor. Also available without any external components are several fixed regulated voltages with accuracies to 0.1% (-3V, -5V, -6V, -8V, -9V, -12V, -15Vand -18V). The output current limit is adjustable from 0 to 200 mA using 2 external resistors. These features provide an inventory of precision regulated values in 1 package.


Features

- Line regulation typically 0.005%/V
- Load regulation typically 0.02%
- Remote voltage sensing
- Ripple rejection-70 dB
- Output Adjustable to 0V
- Adjustable precision current limit
- Output current to 200 mA

Schematic Diagram




Connection Diagram



Typical Application

RLOAD



Precision - 15V Reference Supply without Current Limit

*Recommended if device is far from filter capacitors

Absolute Maximum Ratings

 Input Voltage
 -32 V

 Output Voltage
 -27 V

 Output Current
 200 mA

 Power Dissipation
 See Curve

 Operating Temperature Range
 -55°C to +125°C

 LH0076C
 -25°C to +85°C

Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics Conditions are for $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise noted


Poromotor	Conditions		LH0076			Hadda		
Parameter	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Line Regulation	T _A = 25°C		0.005	0.02		0.005	0.04	%/V
Load Regulation	$T_A = 25^{\circ}\text{C},$ $1\text{mA} < I_{LOAD} < 200\text{ mA}$ $V_{OUT} \ge -5.0\text{ V}$ $V_{OUT} \le -5.0\text{ V}$		0.02	7.5 0.15		0.02	15 0.3	mV %
Reference Current (I _{REF})	$T_A = 25^{\circ}C, V_{IN} = -15V$	0.998	1.000	1.002	0.995	1.000	1.005	mA
Reference Current Drift (ΔI _{REF} /ΔTemp.)	V _{IN} = -15 V		-0.0065			-0.0065		%/°C
Minimum Load Current (I _{LIM})	(Note 1)	98	100	102	95	100	105	μA
Output Voltage Range		0		-27	0		-27	V
Minimum Input Voltage		-10			-10			v
Input-Output Differential Voltage	T _A = 25°C, 1 mA < I _{LOAD} < 200 mA		2.7	3.2		2.7	3.5	V
Quiescent Supply Current	V _{IN} = −15 V		11	15		11	15	mA
Ripple Rejection	$V_{OUT} = -5.0 \text{ V}, f = 120 \text{ Hz}$		70		ļ	70		dB
Output Voltage Tolerance	T _A = 25°C, (Note 2)	-	±0.1	±0.5		±0.1	±1.0	%
Output Voltage Change with Temperature (\(\Delta V_{OUT} / \Delta Temp. \)	(Note 3)		0.003			0.003		%/°C


Note 1: Minimum load current is established by I_{LIM}, the current to Q2 (see schematic). I_{LIM} draws directly from the output if the current limit feature is used.


Note 2: For $V_{IN} = -15 \text{ V}$ and V_{OUT} obtained by using R4, R5, R6, and R8 individually.


Note 3: Total change over specified temperature range.


Typical Performance Characteristics


































Typical Application (Continued)

Variable Voltage Reference with Current Limit



2-Amp Regulator with Current Limit



*Recommended if device is far from filter capacitors

Application Information

The LH0076 does not require external capacitors for stable operation. However, an input bypass is recommended if the device is far from filter capacitors. A 0.1 μF for input bypassing should be adequate for most applications.

DESCRIPTION OF OPTIONS

External Voltage Programming

An external resistance can be connected between pin 10 and ground to obtain any voltage from 0 to -27V using the following equation:

$$R_{EXT} = \frac{V_{OUT} \text{ desired}}{-1 \text{ mA}}$$


The reference current (IREF) has a typical temperature coefficient of -60 ppm/°C. Choosing a resistive material with a temperature coefficient of 60 ppm/°C will compensate the negative tempco of the reference current, resulting in an output voltage with minimal change over the operating temperature range. Example of a good resistive material is nichrome, which has a typical tempco of 80 ppm/°C. Nichrome is the resistive material used in the LH0076, resulting in output voltage drift of 20 ppm/°C typically.

Because a current source is used as a reference, remote voltage programming is possible.

Internal Voltage Programming

The LH0076 provides various precision output voltages simply by using 1 or more of the internal programming resistors. These voltages may be obtained by using the connections as shown in Table I.

RTOTAL is the total resistance between pin 10 and ground



R4, R5, R6 and R8 are precision trimmed to 0.1%

FIGURE 1

Current Limit Programming

The maximum current output of the device may be limited by adding 2 external resistors as shown in *Figure 2*. The resistor values are calculated using the following equation:

$$I_{OUT(MAX)} = \left[\frac{R_{LIMIT}}{R_{SENSE}} + 1\right] \times 100 \,\mu\text{A}$$

where RSENSE = 1 to 10Ω

This programming current limit feature can be extended to make the LH0076 a programmable current sink. This can be done by leaving pin 10 open and setting R_{LIMIT} and RSENSE as desired. (See *Figure 3*).




FIGURE 2. Current Limit Programming

For applications where the current limit is used, a minimum load current of 100 μ A is established at the output. This arises from the fact that the constant current used in setting maximum output current is 100 μ A, and it comes directly from the output of the LH0076. If the total load current is less than this minimum current, the output will drop.

As in the remote voltage adjustment application, remote current sensing can be applied similarly. RSENSE should be placed as close to the output of the LH0076 as possible, but RLIMIT can be a resistor or potentiometer located remotely from the device.




FIGURE 3. Precision Current Sink

TABLE I. Connection Scheme for Internally Available Output Voltages

OUTPUT VOLTAGE (V)	PIN 1	PIN 2	PIN 7	PIN 10	PIN 11
-3					Gnd
-5			-		
-6	•	Gnd		•	
-8			-		
-9	Gnd			•	•
-12	Gnd				
-15		Gnd		•	•
-18		Gnd			



Voltage References and Regulators

LM129/LM329 Precision Reference

General Description

The LM129 and LM329 family are precision multicurrent temperature compensated 6.9V zener references with dynamic impedances a factor of 10 to 100 less than discrete diodes. Constructed in a single silicon chip, the LM129 uses active circuitry to buffer the internal zener allowing the device to operate over a 0.5 mA to 15 mA range with virtually no change in performance. The LM129 and LM329 are available with selected temperature coefficients of 0.001, 0.002, 0.005 and 0.01%/°C. These new references also have excellent long term stability and low noise.

A new subsurface breakdown zener used in the LM129 gives lower noise and better long term stability than conventional IC zeners. Further the zener and temperature compensating transistor are made by a planar process so they are immune to problems that plague ordinary zeners. For example, there is virtually no voltage shifts in zener voltage due to temperature cycling and the device is insensitive to stress on the leads.

The LM129 can be used in place of conventional zeners with improved performance. The low dynamic impedance

simplifies biasing and the wide operating current allows the replacement of many zener types.


The LM129 is packaged in a 2-lead TO-46 package and is rated for operation over a -55°C to +125°C temperature range. The LM329 for operation over 0-70°C is available in both a hermetic TO-46 package and a TO-92 epoxy package.

Features


- 0.6 mA to 15 mA operating current
- 0.6Ω dynamic impedance at any current
- Available with temperature coefficients of 0.001%/°C
- 7µV wideband noise
- 5% initial tolerance
- 0.002% long term stability
- Low cost
- Subsurface zener

Typical Applications


Low Cost 0-25V Regulator



Simple Reference



Adjustable Bipolar Output Reference



Absolute Maximum Ratings

Reverse Breakdown Current Forward Current Operating Temperature Range LM129 -55°C to +125°C LM329 0° C to $+70^{\circ}$ C -55°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 seconds)

Electrical Characteristics (Note 1)

	`	LN	1129A, E	, C	L			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Reverse Breakdown Voltage	$T_A = 25^{\circ}C$, 0.6 mA $\leq I_R \leq 15$ mA	6.7	6.9	7.2	6.6	6.9	7.25	V
Reverse Breakdown Change with Current	$T_A = 25^{\circ}C$, 0.6 mA $\leq I_R \leq 15$ mA		9	14		9	20	m,V
Reverse Dynamic Impedance	T _A = 25°C, I _R = 1 mA		0.6	1		8.0	2	Ω
RMS Noise	$T_A = 25^{\circ}C$, $10 \text{ Hz} \le F \le 10 \text{ kHz}$		7	20		7	100	μV
Long Term Stability	$T_A = 45^{\circ} \text{C} \pm 0.1^{\circ} \text{C},$ $I_B = 1 \text{ mA} \pm 0.3\%$		20			20		ppm
Temperature Coefficient LM129A	I _R = 1 mA		6	10				ppm/°C
LM129B, LM329B			15	20		15	20	ppm/°C
LM129C, LM329C LM329D			30	50		30 50	50 100	ppm/°C ppm/°C
Change In Reverse Breakdown Temperature Coefficient	$1 \text{ mA} \le I_{\text{R}} \le 15 \text{ mA}$		1			1		ppm/°C
Reverse Breakdown Change with Current	1 mA ≤ I _R ≤ 15 mA		12			12		mV
Reverse Dynamic Impedance	1 mA \leq I _R \leq 15 mA		8.0			1		· Ω


30 mA 2 mA

300°C


Note 1: These specifications apply for -55° C \leq T_A \leq +125 $^{\circ}$ C for the LM129 and 0° C \leq T_A \leq +70 $^{\circ}$ C for the LM329 unless otherwise specified. The maximum junction temperature for an LM129 is 150 $^{\circ}$ C and LM329 is 100 $^{\circ}$ C. For operating at elevated temperature, devices in TO-46 package must be derated based on a thermal resistance of 440° C/W junction to ambient or 80° C/W junction to case. For the TO-92 package, the derating is based on 180°C/W junction to ambient with 0.4" leads from a PC board and 160°C/W junction to ambient with 0.125" lead length to a PC board.

Typical Applications (Cont'd)

OV to 20V Power Reference



External Reference for Temperature Transducer




Typical Applications (Cont'd)

20k 0.1% 20k 0.1% 20k 0.1% 20k 0.1% 0.00 10k 0.00 10k 0.00 10k 0.00 10 mA


Positive Current Source

Buffered Reference with Single Supply



Connection Diagrams


Metal Can Package



BOTTOM VIEW

Order Number LM129AH, LM129BH LM129CH, LM329BH, LM329CH or LM329DH See NS Package H02A


Plastic Package





BOTTOM VIEW


Order Number LM329BZ, LM329CZ or LM329DZ See NS Package Z03A


Typical Performance Characteristics



















Voltage References and Regulators

LM199A/LM299A/LM399A Precision Reference

General Description

The LM199A/LM299A/LM399A are precision, temperature-stabilized monolithic zeners offering temperature coefficients a factor of ten better than high quality reference zeners. Constructed on a single monolithic chip is a temperature stabilizer circuit and an active reference zener. The active circuitry reduces the dynamic impedance of the zener to about 0.5Ω and allows the zener to operate over 0.5 mA to 10 mA current range with essentially no change in voltage or temperature coefficient. Further, a new subsurface zener structure gives low noise and excellent long term stability compared to ordinary monolithic zeners. The package is supplied with a thermal shield to minimize heater power and improve temperature regulation.

The LM199A series references are exceptionally easy to use and free of the problems that are often experienced with ordinary zeners. There is virtually no hysteresis in reference voltage with temperature cycling. Also, the LM199A is free of voltage shifts due to stress on the leads. Finally, since the unit is temperature stabilized, warm up time is fast.

The LM199A can be used in almost any application in place of ordinary zeners with improved performance. Some ideal applications are analog to digital converters,


calibration standards, precision voltage or current sources or precision power supplies. Further in many cases the LM199A can replace references in existing equipment with a minimum of wiring changes.


The LM199A series devices are packaged in a standard hermetic TO-46 package inside a thermal shield. The LM199 is rated for operation from -55° C to $+125^{\circ}$ C while the LM299A is rated for operation from -25° C to $+85^{\circ}$ C and the LM399A is rated from 0° C to $+70^{\circ}$ C.

Features

- Guaranteed 0.00005%/°C temperature coefficient
- Low dynamic impedance 0.5Ω
- Initial tolerance on breakdown voltage 2% .
- Sharp breakdown at 400μA
- Wide operating current 500µA to 10 mA
- Wide supply range for temperature stabilizer
- Guaranteed low noise
- Low power for stabilization 300 mW at 25°C
- Long term stability 20 ppm

Schematic Diagrams





Connection Diagram

Metal Can Package



Order Number LM199AH LM299AH LM399AH See Package H04D

TOP VIEW

Functional Block Diagram



Absolute Maximum Ratings

Temperature Stabilizer Voltage	40V
Reverse Breakdown Current	20 mA
Forward Current	1 mA
Reference to Substrate Voltage V _(RS) (Note 1)	+40V
	-0.1V
Operating Temperature Range	
LM199A	-55°C to +125°C
LM299A	-25°C to +85°C
LM399A	0°C to +70°C
Storage Temperature Range	−55°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

Electrical Characteristics (Note 2)


DADAMETED	CONDITIONS		LM199A, LM299A			LM399A			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Reverse Breakdown Voltage	$0.5 \text{ mA} \le I_{\text{R}} \le 10 \text{ mA}$	6.8	6.95	7.1	6.6	6.95	7.3	٧	
Reverse Breakdown Voltage Change With Current	$0.5 \text{ mA} \leq I_{\text{R}} \leq 10 \text{ mA}$		6	9		6	12	mV	
Reverse Dynamic Impedance	I _R = 1 mA		0.5	1		0.5	1.5	Ω	
Reverse Breakdown Temperature Coefficient	$-55^{\circ}C \le T_{A} \le 85^{\circ}C$ $85^{\circ}C \le T_{A} \le 125^{\circ}C$ LM199A		0.00002 0.0005	0.00005 0.0010				%/°C %/°C	
	$ \begin{vmatrix} -25^{\circ}C \le T_{A} \le 85^{\circ}C & LM299A \\ 0^{\circ}C \le T_{A} \le 70^{\circ}C & LM399A \end{vmatrix} $		0.00002	0.00005		0.00003	0.0001	%/°C %/°C	
RMS Noise	10 Hz ≤ f ≤ 10 kHz		7	20		7	50	μ∨	
Long Term Stability	Stabilized, $22^{\circ}C \le T_A \le 28^{\circ}C$, 1000 Hours, $I_B = 1 \text{ mA} \pm 0.1\%$		20	·		20		ppm	
Temperature Stabilizer Supply Current	$T_A = 25$ °C, Still Air, $V_S = 30V$ $T_A = -55$ °C		8.5 22	14 28		8.5	15	mA	
Temperature Stabilizer Supply Voltage (Note 3)		9		40	9		40	٧	
Warm-Up Time to 0.05%	$V_S = 30V, T_A = 25^{\circ}C$		3			3		Seconds	
Initial Turn-on Current	$9 \le V_S \le 40$, $T_A = 25^{\circ}C$		140	200		140	200	, mA	


Note 1: The substrate is electrically connected to the negative terminal of the temperature stabilizer. The voltage that can be applied to either terminal of the reference is 40V more positive or 0.1V more negative than the substrate.


Note 2: These specifications apply for 30V applied to the temperature stabilizer and -55°C \leq T_A \leq +125°C for the LM199A; -25°C \leq T_A \leq +85°C for the LM299A and 0°C \leq T_A \leq +70°C for the LM399A.


Note 3: CAUTION. If the device is operated for more than 60 seconds with heater supply voltage between 2V and 9V the heater temperature control circuitry is not properly biased and the device can rise to approximately +150° C.


Typical Performance Characteristics
























Low Frequency Noise Voltage


NOISE (0.5µV/DIV)





0.01 Hz ≤ f ≤ 1 Hz Stabilized (T_j > 90 C)


Typical Applications Single Supply Operation **Split Supply Operation** 9V TO 40V -+15V -TEMPERATURE STABILIZER TEMPERATURE STABILIZER 6.95V 6.95V Negative Heater Supply with Buffered Reference Positive Reference With Single Supply TEMPERATURE STABILIZER TEMPERATURE LH0044 -9V TO -33V **Positive Current Source** 10V TO 40V LM112 TEMPERATURE STABILIZER 2N2219 20k 0.1% LM199A DUTPUT Standard Cell Replacement TO 20V 22k OUTPUT ADJUST 100k TEMPERATURE Stabilizer LM308A-1 20k 6.95V LM199A


Typical Applications (Cont'd)













Typical Applications (Cont'd)

0V to 20V Power Reference



Bipolar Output Reference





LM199/LM299/LM399 Precision Reference

General Description

The LM199/LM299/LM399 are precision, temperaturestabilized monolithic zeners offering temperature coefficients a factor of ten better than high quality reference zeners. Constructed on a single monolithic chip is a temperature stabilizer circuit and an active reference zener. The active circuitry reduces the dynamic impedance of the zener to about 0.5Ω and allows the zener to operate over 0.5 mA to 10 mA current range with essentially no change in voltage or temperature coefficient. Further, a new subsurface zener structure gives low noise and excellent long term stability compared to ordinary monolithic zeners. The package is supplied with a thermal shield to minimize heater power and improve temperature regulation.

The LM199 series references are exceptionally easy to use and free of the problems that are often experienced with ordinary zeners. There is virtually no hysteresis in reference voltage with temperature cycling. Also, the LM199 is free of voltage shifts due to stress on the leads. Finally, since the unit is temperature stabilized, warm up time is fast.


The LM199 can be used in almost any application in place of ordinary zeners with improved performance. Some ideal applications are analog to digital converters, calibration standards, precision voltage or current sources or precision power supplies. Further in many cases the LM199 can replace references in existing equipment with a minimum of wiring changes.

The LM199 series devices are packaged in a standard hermetic TO-46 package inside a thermal shield. The LM199 is rated for operation from -55°C to +125°C while the LM299 is rated for operation from -25°C to +85°C and the LM399 is rated from 0°C to +70°C.

Features

- Guaranteed 0.0001%/°C temperature coefficient
- Low dynamic impedance -0.5Ω
- Initial tolerance on breakdown voltage 2%
- Sharp breakdown at 400µA
- Wide operating current $-500\mu\text{A}$ to 10 mA
- Wide supply range for temperature stabilizer
- Guaranteed low noise
- Low power for stabilization 300 mW at 25°C
- Long term stability 20 ppm

Schematic Diagrams



2 Reference

Connection Diagram

Metal Can Package



Order Number LM199H LM299H LM399H See NS Package H04D



Functional Block Diagram

Absolute Maximum Ratings

Temperature Stabilizer Voltage	40V
Reverse Breakdown Current	20 mA
Forward Current	1 mA
Reference to Substrate Voltage V _(RS) (Note 1)	40V
	-0.1V
Operating Temperature Range	
LM199	-55°C to +125°C
LM299	-25°C to +85°C
LM399	0°C to +70°C
Storage Temperature Range	−55°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

Electrical Characteristics (Note 2)


DADAMETED	CONDITIONS	LP	V199/LM29	99		LM399		LINUTO
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Reverse Breakdown Voltage	$0.5 \text{ mA} \leq I_{R} \leq 10 \text{ mA}$	6.8	6.95	7.1	6.6	6.95	7.3	٧
Reverse Breakdown Voltage Change With Current	$0.5 \text{ mA} \leq l \leq 10 \text{ mA}$		6	9		6	12	m V
Reverse Dynamic Impedance	I _R = 1 mA		0.5	1		0.5	1.5	Ω
Reverse Breakdown Temperature Coefficient	$-55^{\circ}C \le T_{A} \le 85^{\circ}C$ $85^{\circ}C \le T_{A} \le 125^{\circ}C$ LM199		0.00003 0.0005	0.0001 0.0015				%/°C %/°C
	$-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$ LM299 $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}$ LM399		0.00003	0.0001		0.00003	0.0002	%/°C
RMS Noise	10 Hz \leq f \leq 10 kHz		7	20		7	50	μ∨
Long Term Stability	Stabilized, 22° C \leq T _A \leq 28° C, 1000 Hours, I _B = 1 mA ±0.1%		20			20		ppm
Temperature Stabilizer Supply Current	$T_A = 25^{\circ}$ C, Still Air, $V_S = 30V$ $T_A = -55^{\circ}$ C		8.5 22	14 28		8.5	15	mA
Temperature Stabilizer Supply Voltage	(Note 3)	9 .		40	9		40	V
Warm-Up Time to 0.05%	V _S = 30V, T _A = 25°C		3			3		Seconds
Initial Turn-on Current	$9 \le V_S \le 40$, $T_A = 25^{\circ}$ C, (Note 3)		140	200		140	200	mA


Note 1: The substrate is electrically connected to the negative terminal of the temperature stabilizer. The voltage that can be applied to either terminal of the reference is 40V more positive or 0.1V more negative than the substrate.


Note 2: These specifications apply for 30V applied to the temperature stabilizer and $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ for the LM199; $-25^{\circ}C \leq T_{A} \leq +85^{\circ}C$ for the LM299 and $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$ for the LM399.


Note 3: This initial current can be reduced by adding an appropriate resistor and capacitor to the heater circuit. See the performance characteristic graphs to determine values.


Typical Performance Characteristics




















NOISE (5µV/DIV)






*Heater must be bypassed with a 2 μ F or larger tantalum capacitor if maximum value resistors are used. Otherwise, 30% to 50% smaller values must be used. If heater oscillates, resistor value may be too small.

Low Frequency Noise Voltage










Typical Applications Split Supply Operation Single Supply Operation 9V TO 40V -TEMPERATURE STABILIZER TEMPERATURE STABILIZER 6.95V 6.95V Negative Heater Supply with **Buffered Reference** Positive Reference With Single Supply +15V TEMPERATURE STABILIZER TEMPERATURE STABILIZER -9V TO ~33V **Positive Current Source** 10V TO 40V-TEMPERATURE STABILIZER 2N2219 6.95V LM199 OUTPUT 10 mA Standard Cell Replacement 15V TO 28V-1% REGULATED OUTPUT ADJUST TEMPERATURE STABILIZER OUTPUT


Typical Applications (Continued)




Portable Calibrator*











Typical Applications (Continued)

0V to 20V Power Reference



Bipolar Output Reference



LH1605/LH1605C 5 Amp, High Efficiency Switching Regulator


General Description


The LH1605 is a hybrid switching regulator with high output current capabilities. It incorporates a temperature-compensated voltage reference, a duty cycle modulator with the oscillator frequency programmable, error amplifier, high current-high voltage output switch, and a power diode. The LH1605 can supply up to 5 A of output current over a wide range of regulated output voltage.

Features

- Step down switching regulator
- Output adjustable from 3.0 to 30V
- 5A output current
- High efficiency
- Frequency adjustable to 100 kHz
- Standard 8-pin TO-3 package

Block Diagram and Connection Diagram





Absolute Maximum Ratings

V_{IN}	Input Voltage	35V Max.
lo	Output Current	6A
TJ	Operating Temperature	150°C
PD	Internal Power Dissipation	20W
TA	Operating Temperature Range	
	LH1605C	-25°C to +85°C
	LH1605	-55°C to +125°C
T _{STG}	Storage Temperature Range	-65°C to +150°C
D.C.	Duty Cycle	20% to 80%
V _R (V ₈₋₇)	Steering Diode Reverse Voltage	60 V
ID (17-8)	Steering Diode Forward Current	6A


Electrical Characteristics $T_C = 25^{\circ}C$, $V_{IN} = 15V$, $V_{OUT} = 10V$ unless otherwise specified.

	i '			LH1605			LH1605C		
Symbol	Characteristics	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
V _{OUT}	Output Voltage Range	$V_{IN} \ge V_O + 5V$ $I_O = 2A$ (Note 2)	3.0		30	3.0		30	
Vs	Switch Saturation Voltage	I _C = 5.0 A I _C = 2.0 A		1.6 1.0	2.0 1.2		1.6 1.0	2.0 1.2	v
V _F	Steering Diode On Voltage	I _D = 5.0 A I _D = 2.0 A		1.2 1.0	2.8 2.0		1.2 1.0	2.8 2.0	
V _{IN}	Supply Voltage Range		10		35	10		35	
IR	Steering Diode Reverse Current	V _R = 25 V	,	0.1	5.0		0.1	5.0	μА
la	Quiescent Current	I _{OUT} = 0.2 A		20			20		mA
V ₂	Voltage on Pin 2			2.5			2.5		V
$\Delta V_2/\Delta T$	V ₂ Temperature Coeff.			100			100		ppm/°C
V ₄	Voltage Swing — Pin 4			3.0			3.0		V
14	Charging Current — Pin 4			70			70		μА
R _A	Resistance Pin 3 to GND			2.0			2.0		KΩ
ΔΡ _Α /ΔΤ	Resistance Temp. Coeff.			75			75		ppm/°C
t _r	Voltage Rise Time	I _{OUT} = 2.0 A I _{OUT} = 5.0 A		350 500			350 500		ns
tf	Voltage Fall Time	I _{OUT} = 2.0 A I _{OUT} = 5.0 A		300 400			300 400		
ts	Storage Time	1 - F O A		1.5			1.5		μS
t _d	Delay Time	l _{OUT} = 5.0 A		100			100		ns
PD	Power Dissipation	V _{OUT} = 10 V		16			16		W
η	Efficiency	$I_{OUT} = 5.0 A$		75			75		%
θJC	Thermal Resistance			5.0			5.0		°C/W

Note 1: $\theta_{\rm JA}$ is typically 30°C/W for natural convection cooling.

Note 2: Vout refers to the output voltage range of a switching supply after the output LC filter as shown in the Typical Application circuit.

Typical Application





Minimum $V_{IN} - V_{OUT} = 5V$ for proper operation.

$$R_{S} = \frac{2 \times 10^{3} (V_{OUT} - 2.5)}{2.5}$$

 $V_{IN} = 10 - 18V$ $V_{OUT} = 5V$ $I_{OUT} = 3 \text{ A (Max.)}$ $I_{OUT} = 1 \text{ A (Min.)}$ $\eta \cong 70\%$

Load Reg. = 50 mV Line Reg. = 10 mV Ripple = 20 mV





Design Equations

Efficiency
$$(\eta) = \frac{P_{OUT} \times 100}{P_{IN}}$$

Transistor DC Losses (P_T) = I_{OUT} × V_S
$$\left(\frac{t_{ON}}{t_{ON} + t_{OFF}}\right)$$

Diode DC Losses (P_D) = I_{OUT} × V_F $\left(\frac{t_{OFF}}{t_{ON} + t_{OFF}}\right)$

Drive Circuit Losses (D_L) =
$$\frac{V_{IN}^2}{300} \times \frac{t_{ON}}{t_{ON} + t_{OFF}}$$

Switching Losses Transistor (PS) =
$$V_{IN} \times I_{OUT} \times \frac{t_r + t_f}{2(t_{ON} + t_{OFF})}$$

$$Transistor \ Duty \ Cycle = \frac{t_{ON}}{t_{ON} + t_{OFF}} = \frac{V_{OUT}}{V_{IN}}$$

$$\label{eq:Diode Duty Cycle} \begin{aligned} \text{Diode Duty Cycle} = \frac{t_{OFF}}{t_{ON} + t_{OFF}} = 1 - \frac{V_{OUT}}{V_{IN}} \end{aligned}$$

Power Inductor $(P_L) = I_{OUT}^2 \times R_L$ (Winding Resistance)

Efficiency (
$$\eta$$
) = $\frac{V_{OUT}I_{OUT}}{V_{OUT}I_{OUT} + P_T + P_D + D_L + P_S + P_L} \times 100\%$





Section 8

Analog Switches





Section 8. Analog Switches

Drain-		Drain-Source	Drain-Gate			Part N	umber		
Fur Type	ction Style	"On" Resistance	Leakage Current	ton	toff	-55°C to 125°C	-25°C to 85°C	Page Number	
PMOS	DPDT	200 Ω	200 pA	350 ns	600 ns	AH0014	AH0014C	8-7	
PMOS	DPDT	200 Ω	200 pA	100 ns	600 ns	AH0015	AH0015C	8-7	
PMOS	Dual DPST	200 Ω	200 pA	100 ns	600 ns	AH0019	AH0019C	8-7	
NJFET	Dual SPDT	10 Ω	10 nA	1.0 µS	2.5 µs	AH0140	AH0140C	8-10	
NJFET	Dual SPDT	15Ω	10 n A	1.0 µs	2.5µs	AH0153	AH0153C	8-10	
NJFET	Dual SPDT	30 Ω	1nA	0.8µs	1.0 µs	AH0129	AH0129C	8-10	
NJFET	Dual SPDT	50 Ω	1 nA	0.8μs	1.0µs	AH0153	AH0153C	8-10	
NJFET	Dual SPDT	80Ω	1 nA	0.8μs	1.0 µs	AH0126	AH0126C	8-10	
NJFET	Dual SPDT	10Ω	10 n A	1.0 µs	2.5µs	AH0141	AH0141C	8-10	
NJFET	Dual SPST	15Ω	10 nA	1.0 µs	2.5 µs	AH0151	AH0151C	8-10	
NJFET	Dual SPST	30Ω	1 nA	0.8µs	1.0 µs	AH0133	AH0133C	8-10	
NJFET	Dual SPST	50Ω	1 nA	0.8µs	1.0 µs	AH0152	AH0152C	8-10	
NJFET	Dual SPST	80Ω	1 nA	0.8µs	1.0 µs	AH0134	AH0134C	8-10	
NJFET	DPDT	10Ω	10 nA	1.0 µs	2.5 µs	AH0145	AH0145C	8-10	
NJFET	DPDT	15 Ω	10 n A	1.0 μs .	2.5 µs	AH0163	AH0163C	8-10	
NJFET	DPDT	30Ω	1nA	0.8µs	1.0 µs	AH0139	AH0139C	8-10	
NJFET	DPDT	50 Ω	1 nA	0.8 µs	1.0 µs	AH0164	AH0164C	8-10	
NJFET	DPDT	80Ω	1nA	0.8 µs	1.0 µs	AH0142	AH0142C	8-10	
NJFET	SPDT	10Ω	10 n A	1.0 µs	2.5 µs	AH0146	AH0146C	8-10	
' NJFET	SPDT	15Ω	10 n A	1.0 µs	2.5 µs	AH0161	AH0161C	8-10	
NJFET	SPDT	30 Ω	1nA	0.8 µs	1.0 µs	AH0144	AH0144C	8-10	
NJFET	SPDT	50Ω	1nA	0.8 μs	1.0 µs	AH0162	AH0162C	8-10	
NJFET	SPDT	80 Ω	1nA	0.8 µs	1.0 µs	AH0143	AH0143C	8-10	
NJFET	Dual SPST	100 Ω	1 nA	1.5 µS	0.75µs	AH2114	AH2114C	8-17	

Additional information on analog switches may be found in the FET and Linear Data Books.



Analog Switches/Multiplexers Selection Guide

RON (Ω)	ν _Α /ι (v)	PART NUMBER	LOGIC	V _S (V) TYP	tON/tOFF TYP	RON (Ω)	V _A /I (V)	PART NUMBER	LOGIC INPUT	V _S (V) TYP	tON/tOFF TYP	R _{ON} (Ω)	V _A /I (V)	PART NUMBER	LOGIC INPUT	V _S (V) TYP	tON/tOFF TYP
Dual SPST	7					SPDT						MULTIPLE	XERS				
10	±10	AH0141/DG141	TTL	-18, 12	0.8/1.1µs	10	± 10	AH0146/DG146	TTL	-18, 12	0.8/1.1μs						
30	±10	AH0133/DG133	TTL	-18, 12	0.5/0.9µs	30	± 10	AH0144/DG144	TTL	-18, 12	0.5/0.9µs	4-Channel [
80	±10	AH0134/DG134	TTL	-18, 12	0.5/0.9µs	80	± 10	AH0143/DG143	TTL	-18, 12	0.5/0.9µs	280	±7.5	CD4052	CMOS	±7.5	150/150 ns
15	±7.5	AH0151/DG151	TTL	±15	0.8/1.1µs	15	±7.5	AH0161/DG161	TTL	. ±15	$0.8/1.1\mu s$	*350	12,15	LF11509	TTL	±15	1/0.2µs
50	±7.5	AH0152/DG152	TTL	±15	0.5/0.9µs	50	±7.5	AH0162/DG162	TTL	±15	0.5/0.9µs	270	±7.5	CD4529B	CMOS	±7.5	50/50 ns
						100	±9	AH2114 (Sw. 1)		±15 .	35/600 ns	1			1		
								(Sw. 2)			·1.2µs/50 ns						
Quad SPS	т					j						i					
200-600	±10	AH0015	TTL	~20, 10, 5	100/400 ns	Triple SPD						6-Channel					
*200	±10	LF11201	TTL	±15 '	90/500 ns	280	±7.5	CD4053	CMOS	±7.5	150/150 ns	250-1500	50 mA	AM2009/MM4504	TTL	16.6	
*200	±10	LF11202	TTL	±15	90/500 ns	!						250-1500	50 mA	MM5504	111	-15, 5	
*200	±10	LF11331	TTL	±15	90/500 ns	Dual DPST								WW15504			
*200	±10	LF1.1332	TTL	±15	90/500 ns	10	±10	AH0140/DG140	TTL	-18, 12	0.8/1.1µs						
*200	±10	LF11333	TTL	±15	90/500 ns	30	±10	AH0129/DG129	TTL	-18, 12	0.5/0.9µs						
*250	±10	LF13201	TTL	±15	90/500 ns	80	±10	AH0126/DG126	TTL	-18, 12	0.5/0.9µs						
*250	±10	LF13202	TTL	±15	90/500 ns	. 15	±7.5	AH0153/DG153	TTL	±15	0.8/1.1µs						
*250	±10	LF13331	TTL	±15	90/500 ns	50	±7.5	AH0154/DG154	TTL	±15	0.5/0.9µs	8-Channel			~~.	15.5	300/600 ns
*250	±10	LF13332	TTL	±15	90/500 ns	200 600	±10	AH0019	TTL	-20, 10, 5	100/400 ns	250-400	±5	AM3705	TTL	-15, 5	1/0.2µs
*250	±10	LF13333	TTL	±15	90/500 ns	200.000	210	A110013		20, 10, 0	, , , , , , , , , , , , , , , , , , , ,	*350	12,-15	LF11508	TTL	±15	50/50 ns
280	±7.5	CD4066	CMOS									270	± 7.5	CD4529B	CMOS		150/150 ns
850	±7.5	CD4016	CMOS			Dual DPDT						280	±7.5	CD4051	CMOS	17.5	100/100 115
*30	±7.5	AM193	TTL	±15, 5	180/150 ns	10	±10	AH0145/DG145	TTL	-18, 12	0.8/1.1µs						
•75	±10	AM194		±15, 5	300/150 ns	30	± 10	AH0149/DG149	TTL	-18, 12	0.5/0.9μs	1					
۱ ′۰	- 10	C141127				80	±10	AH0139/DG139	TTL	-18, 12	0.5/0.9µs	1					
						15	±7.5	AH0163/DG163	TTL	±15	0.8/1.1μs	ľ					
						. 50	±7.5	AH0164/DG164	TTL	±15	0.5/0.9μs	!	•				
						200.600	± 7.5 ± 10	AH0014	TTL	-20, 10, 5	350/400 ns	İ					
						200.600	110	Angul4		20, 10, 5	330/400 118		•				

Notes:

 R_{ON} max @ $T_A = 25$ °C.

 $V_A/I = maximum voltage or current to be safely switched.$

Part number = basic number/alternate number (i.e., AM181/DG181). May be ordered by either number.

*Preferred device

AM, AH5 Series data sheets may be found in the FET Data Book.

LF Series products are to be found in the Linear Data Book.

CD Series data sheets are in the CMOS Data Book.



Analog Switches Cross Reference Guide

DEVICE NUMBER	TYPE/R _{ON} /V _A /V _S	NATIONAL PIN-FOR-PIN	FUNCTIONAL EQUIVALENT	DEVICE NUMBER	TYPE/RON/VA/VS	NATIONAL PIN-FOR-PIN	FUNCTIONAL EQUIVALENT
Analog Devices				}			
AD7516	4-SPST/280Ω/±7.5V/±7.5V	CD4066		DG154/DG454	2-DPST/50Ω/±7.5V/±15V	AH0154	
				DG161/DG461	SPDT/15Ω/±7.5V/±15V	AH0161	
Fairchild				DG162/DG462	SPDT/50Ω/±7.5V/±15V	AH0162	
F4016	4-SPST/800Ω/±7.5V/±7.5V	CD4016		DG163/DG463	DPDT/15Ω/±7.5V/±15V	AH0163	
F4051	8-Ch. MUX/280Ω/±7.5V/±7.5V	CD4051		DG164/DG464	DPDT/50Ω/±7.5V/±15V	AH0164	
F4052	4-Ch. MUX/280Ω/±7.5V/±7.5V	CD4052		DG172	4-SPST/200-600Ω/±10V/-20V, 10V, 5V	/	AH0015
F4053	3-SPDT/280Ω/±7.5V/±7.5V	CD4053		IH5001	SPST/30Ω/±8V/-18V,12V		1/2AH0133
F4066	4-SPST/280Ω/±7.5V/±7.5V	CD4066		IH5002	SPST/50Ω/±8V/-18V,12V		1/2AH0133
				IH5003	2-SPST/30Ω/±10V/-18V,12V		AH0133
Harris				IH5004	2-SPST/50\O\/±10V/-18V,12V		AH0134
HD4051	8-Ch MUX/280Ω/±7.5V/±7.5V	CD4051		IH5005	2-SPST/10Ω/±10V/-18V,12V		AH0141
HD4052	4-Ch MUX/280Ω/±7.5V/±7.5V	CD4052		IH5006	2-SPST/30Ω/±10V/~18V,12V		AH0133
HD4053	3 SPDT/280Ω/±7.5V/±7.5V	CD4053		1H5007	2-SPST/80Ω/±10V/-18V,12V		AH0134
HD4066	4-SPST/280Ω/±7.5V/±7.5V	CD4066		MM450/MM550	2-DPDT/200-600Ω/±10V	MM450/MM550	
				MM451/MM551	4-Ch. MUX/200-600Ω/±10V	MM451/MM551	*
Intersil	1			MM452/MM552	4-SPST/200-600Ω/±10V	MM452/MM552	
DG126/DG426	2-DPST/80Ω/±10V/-18V,12V	AH0126		MM455/MM555	3-SPST/200-600Ω/±10V	MM455/MM555	
DG129/DG429	2-DPST/30Ω/±10V/-18V,12V	AH0129	•	DG508	8-Ch. MUX/450Ω/*/±15V	LF11508	
DG133/DG433	2-SPST/30Ω/±10V/-18V,12V	AH0133		DG509	4-Ch. Diff. MUX/450Ω/*/±15V	LF11509	
DG134/DG434	2-SPST/80Ω/±10V/-18V,12V	AH0134		1H5060	16-Ch. MUX/400Ω/*/±15V	LF11506	
DG139/DG439	DPDT/30Ω/±10V/±15V	AH0139		IH5070	8-Ch. Diff, MUX/400Ω/*/±15V	LF11507	
DG140/DG440	2-DPST/10Ω/±10V/-18V,12V	AH0140					
DG141/DG441	2-SPST/10Ω/±10V/-18V,12V	AH0141					
DG142/DG442	DPDT/80Ω/±10V/-18V,12V	AH0142					
DG143/DG443	SPDT/80Ω/±10V/~18V,12V	AH0143		Motorola			
DG144/DG444	SPDT/30Ω/±10V/-18V,12V	AH0144		MC14016	4-SPST/400Ω/±7.5V/±7.5V	CD4016	
DG145/DG445	2-DPST/10Ω/±10V/-18V,12V	AH0145	100	MC14051	8-Ch. MUX/280Ω/±7.5V/±7.5V	CD4051	
DG146/DG446	SPDT/10Ω/±10V/-18V,12V	AH0146		MC14052	4-Ch. MUX/280Ω/±7.5V/±7.5V	CD4052	
DG151/DG451	2-SPST/15Ω/±7.5V/±15V	AH0151		MC14053	3-SPDT/280Ω/±7.5V/±7.5V	CD4053	
DG152/DG452	2-SPST/50Ω/±7.5V/±15V	AH0152		MC14066	4-SPDT/280Ω/±7.5V/±7.5V	CD4066	
DG153/DG453	2-DPST/10Ω/±7.5V/±15V	AH0153		MC14529	4-Ch. MUX/270Ω/±7.5V/±7.5V		CD4051

^{*}Denotes items which have a maximum analog voltage of ±15V, the National equivalent devices have ±10V maximum analog voltage.

Analog Switches Cross Reference Guide

DEVICE NUMBER	TYPE/RON/VA/VS	NATIONAL PIN-FOR-PIN	FUNCTIONAL EQUIVALENT	DEVICE NUMBER	TYPE/R _{ON} /V _A /V _S	NATIONAL PIN-FOR-PIN	FUNCTIONAL EQUIVALENT
RCA			I		•		
CD4016	4-SPST/850Ω/±7.5V/±7.5V	CD4016		DG506	16-Ch. MUX/400Ω/*/±15V	LF11506	
CD4051	8-Ch, MUX/280Ω/±7.5V/±7.5V	CD4051		DG507	8-Ch. Diff. MUX/400Ω/*/±15V	LF11507	
CD4052	4-Ch, MUX/280Ω/±7.5V/±7.5V	CD4052	•	DG508	8-Ch. MUX/400Ω/*/±15V	LF11508	
CD4053	3-SPDT/280Ω/±7.5V/±7.5V	CD4053	1	DG509	4-Ch. Diff. MUX/400Ω/*/±15V	LF11509	
CD4066	4-SPST/280Ω/±7.5V/±7.5V	CD4066		DGM122	2-DPST/100-500Ω/±10V/-20V, 10V,5V		AH0019
Siliconix				\$1455/\$1555	3-SPST/200-600Ω/±10V/-20V, 10V,5V		MM455/MM555
DG126	2-DPST/80Ω/±10V/-18V,12V	AH0126			.00,00		
DG126	2-DPST/30Ω/±10V/=18V,12V	AH0129		Solitron			
DG129	2-SPST/30Ω/±10V/-18V.12V	AH0133	i	CM4016	4-SPST/400Ω/±7.5V/±7.5V	CD4016	
DG133	2-SPST/80Ω/±10V/-18V,12V	AH0134		CM4051	8-Ch, MUX/280Ω/±7.5V/±7.5V	CD4051	
DG134	DPDT/30Ω/±10V/=15V	AH0139		CM4052	4-Ch, MUX/280Ω/±7.5V/±7.5V	CD4052	
DG139	2-DPST/10Ω/±10V/=18V.12V	AH0140	I	CM4053	3-SPDT/280Ω/±7.5V/±7.5V	CD4053	
DG140	2-SPST/10Ω/±10V/-18V,12V	AH0141	-1	CM4116	4-SPST/800Ω/±7.5V/±7.5V	CD4016	
DG142	DPDT/80Ω/±10V/-18V,12V	AH0142		•			
DG143	SPDT/80Ω/±10V/-18V,12V	AH0143	1	Teledyne-Cryst	alonics		
DG143	SPDT/30Ω/±10V/-18V,12V	AH0144	·	CAG-13	2-SPST/50Ω/±10V/-18V.15V		AH0134
DG145	2-DPST/10Ω/±10V/-18V,12V	AH0145		CAG-21	2-DPST/30Ω/-6V,10V/-18V,15V		AH0129
DG146	SPDT/10Ω/±10V/-18V,12V	AH0146		CAG-22	2-SPST/30Ω/-6V,10V/-18V,15V		AH0133
DG151	2 SPST/15Ω/±7.5V/±15V	AH0151	i	CAG-23	2-SPST/50Ω/±10V/-18V,15V		AH0134
DG151	2-SPST/50Ω/±7.5V/±15V	AH0152		CAG-24	2-SPST/30Ω/-6V,10V/-18V,15V		AH0133
DG152	2-DPST/10Ω/±7.5V/±15V	AH0153	5	CAG-27-10	2-SPST/10Ω/-6V,10V/-18V,15V		AH0141
DG153	2-DPST/50Ω/±7.5V/±15V	AH0154	1	CAG-30	SPST/60Ω/±10V/±15V.5V	•	1/2AM182
DG161	SPDT/15Ω/±7.5V/±15V	AH0161	•	CAG-42	2-SPST/60Ω/±10V/-18V,15V		AH0134
DG162	SPDT/50Ω/±7.5V/±15V	AH0162		CAG-45	2-SPST/60Ω/±10V/-18V,15V		AH0134
DG163	DPDT/15Ω/±7.5V/±15V	AH0163		CAG-48	2-SPST/60Ω/±10V/-18V,15V		AH0134
DG164	DPDT/50Ω/±7.5V/±15V	AH0164	1	CD4066	4-SPST/280Ω/±7.5V/±7.5V	CD4066	
DG172	4-SPST/200-600Ω/±10V/-20V,		AH0015	CS4R	2-DPST/15Ω/±10V/-18V,15V	*	AH0140
DG172	10V.5V						
DG173	DPDT/150500Ω/±10V/-20V	AH0014		Texas Instrumen	its		
23173	10V,5V			TF4016	4-SPST/400Ω/±7.5V/±7.5V	CD4016	
DG201	4-SPST/100Ω/*/±15V	LF11201		TF4051	8-Ch. MUX/280Ω/±7.5V/±7.5V	CD4051	
DG501	8-Ch. MUX/200-800Ω/±5V/-15V,5V		AM3705	TF4052	4-Ch, MUX/280Ω/±7.5V/±7.5V	CD4052	
DG501	4-Ch. Diff. MUX/200-700Ω/±10V/ -20V, 10V		MM454/MM554	TF4053	3-SPDT/280Ω/±7.5V/±7.5V	CD4053	

Analog Switches

AH0014/AH0014C DPDT, AH0015/AH0015C Quad SPST, AH0019/AH0019C Dual DPST-TTL/DTL **Compatible MOS Analog Switches**

General Description

This series of TTL/DTL compatible MOS analog switches ■ High OFF resistance feature high speed with internal level shifting and driving.

Analog signals in excess of The package contains two monolithic integrated circuit chips: the MOS analog chip is similar to the MM450 type which consists of four MOS analog switch transistors; the second chip is a bipolar I.C. gate and level shifter. The series is available in hermetic dual-in-line package.

Features

- Large analog voltage switching
- Fast switching speed
- Operation over wide range of power supplies
- Low ON resistance


 $10^{11}\Omega$ 25 MHz

- Fully compatible with DTL or TTL logic
- Includes gating and level shifting


These switches are particularly suited for use in both military and industrial applications such as commutators in data acquisition systems, multiplexers, A/D and D/A converters, long time constant integrators, sample and hold circuits, modulators/demodulators, and other ±10V analog signal switching applications.

500 ns The AH0014, AH0015 and AH0019 are specified for operation over the -55°C to +125°C military temperature range. The AH0014C, AH0015C and AH0019C are specified for 200 Ω operation over the -25°C to +85°C temperature range.


Block and Connection Diagrams



Order Number AH0014D or AH0014CD See Package D14D





Order Number AH0015D or AH0015CD See Package D16C



Order Number AH0019D or AH0019CD See Package D14D

Typical Applications





^{*}Previously called NH0014/NH0014C and NH0019/NH0019C

Absolute Maximum Ratings

V _{CC} Supply Voltage	7.0V
V_Supply Voltage	-30V
V ⁺ Supply Voltage	+30V
V ⁺ /V ⁻ Voltage Differential	40V
Logic Input Voltage	5.5V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
AH0014, AH0015, AH0019	-55°C to +125°C
AH0014C, AH0015C, AH0019C	-25°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

Electrical Characteristics (Notes 1 and 2)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4.5V	2.0			· v
Logical "O" Input Voltage	V _{CC} = 4.5V			0.8	v
Logical "1" Input Current	V _{CC} = 5.5V V _{IN} = 2.4V			5	μΑ
Logical "1" Input Current	V _{CC} = 5.5V V _{IN} = 5.5V			1	μА
Logical "O" Input Current	V _{CC} = 5.5V V _{IN} = 0.4V		0.2	0.4	mA
Power Supply Current Logical "1" Input – each gate (Note 3)	V _{CC} = 5.5V V _{IN} = 4.5V		0.85	1.6	mA
Power Supply Current Logical "0" Input – each gate (Note 3) AH0014, AH0014C AH0015, AH0015C AH0019, AH0019C	V _{CC} = 5.5V V _{IN} = 0V		1.5 0.22 0.22	3.0 0.41 0.41	mA mA mA
Analog Switch ON Resistance — each gate	V _{IN} (Analog) = +10V V _{IN} (Analog) = -10V		75 150	200 600	Ω
Analog Switch OFF Resistance	+		10 ¹¹		Ω
Analog Switch Input Leakage Current – each input (Note 4)	V _{IN} = -10V				
AH0014, AH0015, AH0019	T _A = 25°C T _A = 125°C		25 25	200 200	pA nA
AH0014C, AH0015C, AH0019C	T _A = 25°C T _A = 70°C		0.1 30	10 100	nA nA
Analog Switch Output Leakage Current — each output (Note 4)	V _{OUT} = -10V				
AH0014, AH0015, AH0019	T _A = 25°C T _A = 125°C		40 40	400 400	pA nA
AH0014C, AH0015C, AH0019C	T _A = 25°C T _A = 70°C		0.05 4	10 50	nA nA
Analog Input (Drain) Capacitance	1 MHz @ Zero Bias	1	8	10	pF
Output Source Capacitance	1 MHz @ Zero Bias		11	13	pF
Analog Turn-OFF Time $-t_{OFF}$	See test circuit; T _A = 25°C		600	750	ns
Analog Turn ON Time — t _{ON} AH0014, AH0014C AH0015, AH0015C AH0019, AH0019C	See test circuit; T _A = 25°C		350 100 100	425 150 150	ns ns ns


Note 1: Min/max limits apply across the guaranteed temperature range of -55°C to +125°C for AH0014, AH0015, AH0019 and -25°C to +85°C for AH0014C, AH0015C, AH0019C. $V^- = -20V$. $V^+ = +10V$ and an analog test current of 1 mA unless otherwise specified.


Note 2: All typical values are measured at $T_A = 25^{\circ}C$ with $V_{CC} = 5.0V$. $V^{+} = +10V$, $V^{-} = -22V$.


Note 3: Current measured is drawn from V_{CC} supply.


Note 4: All analog switch pins except measurement pin are tied to V^{+} .


Analog Switch Characteristics (Note 2)
















Schematic (Single Driver Gate and MOS Switch Shown)








Selecting Power Supply Voltage

The graph shows the boundary conditions which must be used for proper operation of the unit. The range of operation for power supply V is shown on the X axis. It must be between -25V and -8V. The allowable range for power supply V is governed by supply V is governed by supply V is governed by supply V is yalue along a vertical line passing through the V value and terminated by the boundaries of the operating region. A voltage difference between power supplies of at least 5V should be maintained for adequate signal swing.





Analog Switches

AH0120/AH0130/AH0140/AH0150/AH0160 Series Analog Switches

General Description


The AH0100 series represents a complete family of junction FET analog switches. The inherent flexibility of the family allows the designer to tailor the device selection to the particular application. Switch configurations available include dual DPST, dual SPST, DPDT, and SPDT. rds(ON) ranges from 10 ohms through 100 ohms. The series is available in both 14-lead and 14-lead cavity DIP. Important design features include:

- TTL/DTL and RTL compatible logic inputs
- Up to 20 V_{P-P} analog input signal
- r_{ds(ON)} less than 10Ω (AH0140, AH0141, AH0145, AH0146)
- Analog signals in excess of 40 MHz

- "OFF" power less than 1 mW
- Gate to drain bleed resistors eliminated
- Fast switching, t_{ON} is typically 0.4 μs, t_{OFF} is 1.0 μs
- Operation from standard op amp supply voltages, ±15V, available (AH0150/AH0160 series)
- Pin compatible with the popular DG 100 series


The AH0100 series is designed to fulfill a wide variety of analog switching applications including commutators, multiplexers, D/A converters, sample and hold circuits, and modulators/demodulators. The AH0100 series is guaranteed over the temperature range -55°C to +125°C; whereas, the AH0100C series is guaranteed over the temperature range -25°C to +85°C

Schematic Diagrams



Note: Dotted line portions are not applicable to the dual SPST.


DPDT (diff.) and SPDT (diff.)



Note: Dotted line portions are not applicable to the SPDT (differential).

Order any of the devices below using the part number with a D suffix. See Package D14C.
Additionally, AH0133C, AH0134C, AH0151C, and AH0152C are available with N suffix. See Package N14A.

Logic and Connection Diagrams



Absolute Maximum Ratings

		High Level	Medium Level
Total Supply Voltage (V* - V*)	36V	34V
Analog Signal Voltage (V* - VA	or V _A – V ⁻)	30V	25V
Positive Supply Voltage to Refe	rence (V+ - VR)	25V	25V
Negative Supply Voltage to Ref	erence (V _B - V ⁻)	22V	22V
Positive Supply Voltage to Inpu	$t(V^+ - V_{IN})$	25V	25V
Input Voltage to Reference (VII	_V – V _B)	±6V	±6V
Differential Input Voltage (VIN	- V _{1N2})	±6V	±6V
Input Current, Any Terminal		30 mA	30 mA
Power Dissipation		5	See Curve
Operating Temperature Range	AH0100 Series	-55°C to	+125°C
	AH0100C Series	-25°C	to +85°C
Storage Temperature Range		-65°C to	o +150°C
Lead Temperature (Soldering, 1	0 sec)		300°C

Electrical Characteristics for "HIGH LEVEL" Switches (Note 1)

	1		DEVICE	TYPE		CONDIT	ONS	LIN	IITS]
PARAMETER	SYMBOL	DUAL DPST	DUAL SPST	DPDT (DIFF)	SPDT (DIFF)	V* = 12.0V, V* = -18	3.0V, V _R = 0.0V	ТҮР	мах	UNITS
Logic "1" Input Current	Inion		All, Ci	rcuits		Note 2	T _A = 25°C Over Temp. Range	2.0	60 120	μA μA
Logic "0" Input Current	INIOFFI		All Ci	rcuits		Note 2	T _A = 25°C Over Temp, Range	.01	.1 2.0	μ <u>Α</u> μ <u>Α</u>
Positive Supply Current Switch ON	1° (ON)		All Ci	rcuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	2.2	3.0	mA mA
Negative Supply Current Switch ON	I-ION)	i	All C	ircuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	-1.0	-1.8 -2.0	mA mA
Reference Input (Enable) ON Current	IRION		All C	rcuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	-1.0	-1.4 -1.6	mA mA
Positive Supply Current Switch OFF	I'(OFF)		All C	rcuits		V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	1.0	10	μA μA
Negative Supply Current Switch OFF	IT(OFF)		All C	ircuits		V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	-1.0	-10 -25	μΑ
Reference Input (Enable) OFF Current	I _{R(OFF)}		All Ci	ircuits		V _{IN1} = V _{IN2} 0.8V	T _A = 25°C Over Temp. Range	-1.0	-10 -25	μΑ
Switch ON Resistance	r _{ds(ON)}	AH0126	AH0134	AH0142	AH0143	V _D = 10V I _D = 1 mA	T _A = 25°C Over Temp, Range	45	80 150	Ω
Switch ON Resistance	r _{ds(QN)}	AH0129	AH0133	AH0139	AH0144	V _D = 10V I _D = 1 mA	T _A = 25°C Over Temp. Range	25 .	30 60	Ω
Switch ON Resistance	r _{ds(ON)}	AH0140	AH0141	AH0145	AH0146	V _D = 10V I _F = 1 mA	T _A = 25°C Over Temp. Range	8	10	Ω
Driver Leakage Current	(10 + 15)0N		AII Ci	ircuits		V _D = V _S = -10V	T _A = 25°C Over Temp. Range	.01	100	nA nA
Switch Leakage Current	I _{S(OFF)} OR	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	V _{DS} = ±20V	T _A = 25°C Over Temp, Range	0.8	100	nA nA
Switch Leakage Current	I _{S(OFF)} OR	AH0140	AH0141	AH0145	AH0146	V _{DS} = ±20V	T _A = 25°C Over Temp. Range	4	10	nA μA
Switch Turn-ON Time	ton	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	See Test (V _A = ±10V		0.5	0.8	μς
Switch Turn-ON Time	ton	AH0140	AH0141	AH0145	AH0146	See Test Circuit VA 7 ±10V TA = 25°C		0.8	1.0	μς
Switch Turn-OFF Time	toff	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	See Test (0.9	1.6	μs
Switch Turn-OFF Time	toff	AH0140	AH0141	AH0145	AH0146	See Test (V _A = ±10V		1.1	2.5	μs

Note 1: Unless otherwise specified these limits apply for -55°C to $+125^{\circ}\text{C}$ for the AH0100 series and -25°C to $+85^{\circ}\text{C}$ for the AH0100C series. All typical values are for T_A = 25°C .

Note 2: For the DPST and Dual DPST, the ON condition is for V_{IN} = 2.5V; the OFF condition is for V_{IN} = 0.8V. For the differential switches and SW1 and 2 ON, V_{IN2} = 2.5V, V_{IN1} = 3.0V. For SW3 and 4 ON, V_{IN2} = 2.5V, V_{IN1} = 2.0V.


Electrical Characteristics for "MEDIUM LEVEL" Switches (Note 1)


_		Г									<u> </u>
1			DEVICE TYPE				CONDITIONS			IITS] .
PARAMETER		SYMBOL	DUAL DPST	DUAL SPST	DUAL DPDT	SPDT (DIFF)	V* = +15.0V, V" =	V* = +15.0V, V" = -15V, V _R = 0V		MAX	UNITS
	Logic.''1" Input Current	I _{INIONI}		All Circuits		Note 2	ote 2 $\frac{T_A = 25^{\circ}C}{\text{Over Temp. Range}}$		60 120	μA μA	
	Logic "0" Input Current	INIOFFI	All Circuits All Circuits All Circuits				Note 2	T _A = 25°C Over Temp. Range	.01	0.1	μA μA
	Positive Supply Current Switch ON	1*(ON)					One Driver ON Note 2	T _A = 25°C Over Temp. Range	2.2	3.0	mA mA
	Negative Supply Current Switch ON	I ⁻ (ON)					One Driver ON Note 2	T _A = 25 °C Over Temp. Range	-1.0	-1.8 -2.0	mA mA
	Reference Input (Enable) ON Current	IRION		All C	ircuits		One Driver ON Note 2	T _A = 25 °C Over Temp. Range	-1.0	-1.4 -1.6	mA mA
	Positive Supply Current Switch OFF	I (OFF)	All Circuits All Circuits All Circuits				V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp. Range	1.0	10 25	μA μA
	Negative Supply Current Switch OFF	1-(OFF)					V _{IN1} = V _{IN2} = 0.8V		-1.0	-10 -25	μ <u>Α</u> μ <u>Α</u>
	Reference Input (Enable) OFF Current	I _{R(OFF)}					V _{IN1} V _{IN2} 0.8V T _A = 25°C Over Temp. Range		-1.0	-10 -25	μA μA
	Switch ON Resistance	r _{ds(ON)}	AH0153	AH0151	AH0163	AH0161	V _D - 7.5V I _D = 1 mA	T _A = 25°C Over Temp. Range	10	15 30	$\frac{\Omega}{\Omega}$
	Switch ON Resistance	r _{ds(ON)}	AH0154	AH0152	AH0164	AH0162	V _D - 7.5V I _O = 1 mA	T _A = 25°C Over Temp. Range	45	50 100	$\frac{\Omega}{\Omega}$
	Driver Leakage Current	(I _D + I _S) _{ON}	All Circuits				V _D - V _S 7.5V	T _A = 25°C Over Temp. Range	.01	2 500	nA nA
	Switch Leakage Current	IDIOFFI OR	AH0153	AH0151	AH0163	AH0161	V _{DS} - ±15V	T _A = 25°C Over Temp. Range	5	10	nA μA
	Switch Leakage Current	I _{D(OFF)} OR	AH0154	AH0152	AH0164	AH0162	V _{OS} = ±15.0V	T _A = 25°C Over Temp. Range	1.0	2.0	nA nA
	Switch Turn-ON Time	ton	AH0153	AH0151	AH0163	AH0161	See Test Circuit V _A ÷ ±7.5V T _A ≈ 25°C			1.0	μς
	Switch Turn-ON Time	ton	AH0154	AH0152	AH0164	AH0162	See Tes V _A - ±7 T _A = 2!	.5V	0.5	0.8	μs
	Switch Turn-OFF Time	†OFF	AH0153	AH0151	AH0163	AH0161	See Test Circuit V _A = ±7.5V T _A = 25°C		1,1	2.5	μς
	Switch Turn-OFF Time	toff	AH0154	AH0152	AH0164	AH0162	See Test Circuit V _A = ±7.5V T _A = 25"C		0.9	1.5	μς


Note 1: Unless otherwise specified, these limits apply for -55°C to $+125^{\circ}\text{C}$ for the AH0100 series and -25°C to $+85^{\circ}\text{C}$ for the AH0100C series. All typical values are for $T_A = 25^{\circ}\text{C}$.


Note 2: For the DPST and Dual DPST, the ON condition is for V_{1N} = 2.5V; the OFF condition is for V_{1N} = 0.8V. For the differential switches and SW1 and 2 ON, V_{1N2} = 2.5V, V_{1N1} = 3.0V. For SW3 and 4 ON, V_{1N2} = 2.5V, V_{1N1} = 2.0V.


Typical Performance Characteristics























Switching Time Test Circuits

V. OUTPUT







Applications Information

1. INPUT LOGIC COMPATIBILITY

A. Voltage Considerations

In general, the AH0100 series is compatible with most DTL, TTL, and RTL logic families. The ONinput threshold is determined by the V_{BE} of the input transistor plus the V_{f} of the diode in the emitter leg, plus I x R₁, plus V_R. At room temperature and V_R = 0V, the nominal ON threshold is: 0.7V + 0.7V + 0.2V, = 1.6V. Over temperature and manufacturing tolerances, the threshold may be as high as <math display="inline">2.5V and as low as 0.8V. The rules for proper operation are:

$$V_{IN} - V_R \ge 2.5V$$
 All switches ON $V_{IN} - V_R \le 0.8V$ All switches OFF



B. Input Current Considerations

 $I_{IN(ON)}$, the current drawn by the driver with $V_{IN}=2.5V$ is typically 20 μA at 25°C and is guaranteed less than 120 μA over temperature. DTL, such as the DM930 series can supply 180 μA at logic "1" voltages in excess of 2.5V. TTL output levels are comparable at 400 μA . The DTL and TTL can drive the AH0100 series directly. However, at low temperature, DC noise margin in the logic "1" state is eroded with DTL. A pull-up resistor of 10 k Ω is recommended when using DTL over military temperature range.

If more than one driver is to be driven by a DM930 series (6K) gate, an external pull-up resistor should be added. The value is given by:

$$R_P = \frac{11}{N-1}$$
 for $N > 2$

where:

 R_P = value of the pull-up resistor in $k\Omega$ N = number of drivers.

C. Input Slew Rate

The slew rate of the logic input must be in excess of $0.3V/\mu s$ in order to assure proper operation of the analog switch. DTL, TTL, and RTL output rise times are far in excess of the minimum slew rate requirements. Discrete logic designs, however, should include consideration of input rise time.

2. ENABLE CONTROL

The application of a positive signal at the VR

terminal will open all switches. The V_R (ENABLE) signal must be capable of rising to within 0.8V of $V_{\rm IN(ON)}$ in the OFF state and of sinking $I_{R(ON)}$ milliamps in the ON state (at $V_{\rm IN(ON)}-V_R \geq 2.5V)$. The V_R terminal can be driven from most TTL and DTL.gates.


3. DIFFERENTIAL INPUT CONSIDERATIONS

The differential switch driver is essentially a differential amplifier. The input requirements for proper operation are:


$$|V_{IN1} - V_{IN2}| \ge 0.3V$$

2.5 \leq (V_{IN1} or V_{IN2}) - V_R \leq 5V


The differential driver may be furnished by a DC level as shown below. The level may be derived from a voltage divider to V' or the 5V $V_{\rm CC}$ of the DTL logic. In order to assure proper operation, the divider should be "stiff" with respect to $I_{\rm IN2}$. Bypassing R1 with a 0.1 μF disc capacitor will prevent degradation of $t_{\rm ON}$ and $t_{\rm OFF}$.



Alternatively, the differential driver may be driven from a TTL flip-flop or inverter.



Connection of a 1 mA current source between V_R and V^- will allow operation over a $\pm 10V$ common mode range. Differential input voltage must be less than the 6V breakdown, and input threshold of 2.5V and 300mV differential overdrive still prevail.



4. ANALOG VOLTAGE CONSIDERATIONS

The rules for operating the AH0100 series at supply voltages other than those specified essentially breakdown into OFF and ON considerations. The OFF considerations are dictated by the maximum negative swing of the analog signal and the pinch off of the JFET switch. In the OFF state, the gate of the FET is at $V^- + V_{BE} + V_{SAT}$ or about 1.0V above the V^- potential. The maximum V_P of the FET switches is $7V_-$ The most negative analog voltage, V_{A_\perp} swing which can be accomodated for any given supply voltage is:

$$|V_A| \le |V^-| - V_P - V_{BE} - V_{SAT}$$
 or $|V_A| \le |V^-| - 8.0$ or $|V^-| \ge |V_A| + 8.0$ V

For the standard high level switches, $V_A \leq l-18l+8 = -10V$. The value for V^+ is dictated by the maximum positive swing of the analog input voltage. Essentially the collector to base junction of the turn-on PNP must remain reversed biased for all positive value of analog input voltage. The base of the PNP is at $V^+ - V_{SAT} - V_{BE}$ or $V^+ - 1.0V$. The PNP's collector base junction should have at least 1.0V reverse bias. Hence, the most positive analog voltage swing which may be accommodated for a given value of V^+ is:


$$V_A < V^+ - V_{SAT} - V_{BE} - 1.0V$$
 or

$$V_A \le V^+$$
 – 2.0V or $V^+ \ge V_A$ + 2.0V

For the standard high level switches, $V_A = 12 - 2.0V = +10V$.

5. SWITCHING TRANSIENTS


Due to charge stored in the gate-to-source and gate-to-drain capacitances of the FET switch, transients may appear in the output during switching. This is particularly true during the OFF to ON transition. The magnitude and duration of the transient may be minimized by making source and load impedance levels as small as practical.




Furthermore, transients may be minimized by operating the switches in the differential mode; i.e., the charge delivered to the load during the ON to OFF transition is, to a large extent, cancelled by the OFF to ON transition.

Typical Applications

Programmable One Amp Power Supply




Four to Ten Bit D to A Converter (4 Bits Shown)




Typical Applications (Cont'd)


Four Channel Differential Transducer Commutator




4 x 4 Cross Point Analog Switch




Delta Measurement System for Automatic Linear Circuit Tester



Precision Long Time Constant Integrator with Reset



Four Channel Commutator



AH2114/AH2114C DPST Analog Switch

General Description

The AH2114 is a DPST analog switch circuit comprised of two junction FET switches and their associated driver. The AH2114 is designed to fulfill a wide variety of high level analog switching applications including multiplexers, A to D Converters, integrators, and choppers. Design features include:


- Low ON resistance, typically 75Ω
- High OFF resistance, typically 10¹¹Ω

- Large output voltage swing, typically ± 10V
- Input signals in excess of 40 MHz
- Turn-ON and turn-OFF times typically 1 μs

The AH2114 is guaranteed over the temperature range -55°C to +125°C whereas the AH2114C is guaranteed over the temperature range 0°C to +85°C.


Analog Switches

Schematic and Connection Diagrams



Order Number AH2114G or AH2114CG See Package H12C

AC Test Circuit and Waveforms







FIGURE 1.






FIGURE 2.

Absolute Maximum Ratings

 Vplus Supply Voltage
 +25V

 Vminus Supply Voltage
 -25V

 Vplus--Vminus Differential Voltage
 40V

 Logic Input Voltage
 25V

 Power Dissipation (Note 3)
 1.36W

 Operating Temperature Range
 AH2114
 -55°C to +125°C

 AH2114C
 0°C to +85°C

Lead Temperature (Soldering, 10 sec)

Storage Temperature Range

Electrical Characteristics (Notes 1 and 2)

PARAMETER	CONDITIONS		AH2114			AH2114C		
PARAMETER			TYP	MAX	MIN	TYP	MAX	UNITS
Static Drain-Source "On" Resistance	I _D = 1.0 mA, V _{GS} = 0V, T _A = 25°C I _D = 1.0 mA, V _{GS} = 0V		.75	100 150		75	125 160	Ω
Drain-Gate Leakage Current	V _{DS} = 20V, V _{GS} = -7V, T _A = 25°C		0.2	1.0 60		0.2	5.0 60	nA nA
FET Gate-Source Breakdown Voltage	$I_{G} = 1.0 \mu\text{A}$ $V_{DS} = 0\text{V}$	35			35			٧
Drain-Gate Capacitance	V _{DG} = 20V, I _S = 0 f = 1.0 MHz, T _A = 25°C		4.0	5.0		4.0	5.0	pF
Source-Gate Capacitance	V _{DG} = 20V, I _D = 0 f = 1.0 MHz, T _A = 25°C		4.0	5.0		4.0	5.0	pF
Input 1 Turn-ON Time	V _{IN1} = 10V, T _A = 25°C (See Figure 1)		35	60		35	60	ns
Input 2 Turn-ON Time	V _{IN2} = 10V, T _A - 25°C (See Figure 1)		1.2	1.5		1.2	. 1.2	μs
Input 1 Turn-OFF Time	V _{IN1} = 10V, T _A = 25°C (See Figure 1)		0.6	0.75		0.6	0.75	μs
Input 2 Turn-OFF Time	V _{IN2} = 10V, T _A - 25°C (See Figure 1)		50	80		50	80	ns
DC Voltage Range	T _A = 25°C (See Figure 2)	±9.0	± 10.0	. '	±9.0	±10.0		٧
AC Voltage Range	T _A = 25°C (See Figure 2)	±9.0	±10.0		±9.0	±10.0		٧

-65°C to +125°C

300°C

Note 1: Unless otherwise specified these specifications apply for pin 12 connected to $+15\,\text{V}$, pin 2 connected to $-15\,\text{V}$, -55°C to 125°C for the AH2114, and 0°C to 85°C for the AH2114C.

Note 2: All typical values are for T_A = 25°C.

Note 3: Derate linearly at 100°C/W above 25°C.



Section 9

MOS Clock Drivers





Section 9. MOS Clock Drivers

						Part N		
Features	V _{OUT} (Max)	I _{OUT} (Max)	PRF	ton	toff	-55°C to 125°C	-25°C to 85°C	Page Number
Single Phase, DC Coupled	30 V	0.3 A	≤ 5 MHz	50 ns	75 ns	MH0007	MH0007	9-4
Two Phase, DC Coupled	30 V	0.5 A	≤ 2 MHz	35 ns	60 ns	мн0009	MH0009C	9-6
Single Phase, DC Coupled	30 V	1.0 A	≤ 10 MHz	15 ns	50 ns	MH0012	MH0012C	9-8
Two Phase, AC Coupled	30 V	0.5 A	≤ 2 MHz	35 ns	60 ns	MH0013	MH0013C	9-10
Two Phase, AC Coupled	30 V	0.5 A	≤ 1 MHz	30 ns	60 ns	DS0025	DS0025C	9-14
Two Phase, AC Coupled	20 V	1.5 A	≤ 5 MHz	12 ns	15 ns	DS0026	DS0026C	9-17

Note: Refer to Application Note AN-76 for additional information on clock drivers. For additional interface product information, refer to the *Interface Databook*.



MOS Clock Drivers

MH0007/MH0007C DC Coupled MOS Clock Driver


General Description

The MH0007 is a voltage translator and power booster designed for interfacing between conventional TTL or DTL voltage levels and those levels associated with inputs or clocks of MOS FET type devices. The design allows the user a wide latitude in selection of supply voltages, and is especially useful in normally "off" applications, since power dissipation is typically only 5 milliwatts in the "off" state.


Features

- 30 volts (max) output swing
- Standard 5V power supply
- Peak currents in excess of ±300 mA available
- Compatible with all MOS devices
- High speed: 5 MHz with nominal load
- External trimming possible for increased performance

Schematic and Connection Diagrams




10 Pin TO-100 Package




TOPVIEW
Order Number MH0007H
or MH0007CH
See Package H10E

Typical Applications

Switching Time Test Configuration



High Speed Operation



Absolute Maximum Ratings

•	
V _{CC} Supply Voltage	8V
V Supply Voltage	-40V
V ⁺ Supply Voltage	+28V
(V ⁺ – V ⁻) Voltage Differential	30V
Input Voltage	5.5V
Power Dissipation ($T_A = 25^{\circ}C$)	800 mW
Peak Output Current	±500 mA
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range MH0007	-55°C to +125°C
MH0007C	0"C to +85"C
Lead Temperature (Soldering, 10 sec)	300,,C

Electrical Characteristics (Note 1)


PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4.5V	2.2			V
Logical "0" Input Voltage	V _{CC} = 4.5V	·		0.8	v
Logical "1" Input Current	V _{CC} = 5.5V, V _{IN} = 5.5V			100	μΑ
Logical "0" Input Current	V _{CC} = 5.5V, V _{IN} = 0.4V		1.0	1.5	mA
Logical "1" Output Voltage	V_{CC} = 5.5V, I_{OUT} = 30 mA, V_{IN} = 0.8V V_{CC} = 5.5V, I_{OUT} = 1 mA, V_{IN} = 0.8V	V ⁺ - 4.0 V ⁺ - 2.0			V V
Logical "0" Output Voltage	$V_{CC} = 4.5V$, $I_{OUT} = 30$ mA, $V_{IN} = 2.2V$			V + 2.0	V
Transition Time to Logical "O" Output	C _L = 200 pF (Note 3)		50		. ns
Transition Time to Logical "1" Output	C _L = 200 pF (Note 3)		75		ns

Note 1: Min/max limits apply across the guaranteed range of -55°C to +125°C for the MH0007, and from 0°C to +85°C for the MH0007C, for all allowable values of V^- and V^+


Note 2: All typical values measured at T_A = 25°C with V_{CC} = 5.0 volts, V^- = -25 volts, V^+ = 0 volts. Note 3: Transition time measured from time V_{IN} = 50% value until V_{OUT} has reached 80% of

final value.

Allowable Values for V and V



Maximum Power Dissipation



National Semiconductor

MOS Clock Drivers

MH0009/MH0009C DC Coupled Two Phase MOS Clock Driver


General Description


The MH0009/MH0009C is high speed, DC coupled, dual 'MOS clock driver designed to operate in conjunction with high speed line drivers such as the DM8830, DM7440, or DM7093. The transition from TTL/DTL to MOS logic level is accomplished by PNP input transistors which also assure accurate control of the output pulse width.

Features

- DC logically controlled operation
- Output Swings to 30V
- Output Currents in excess of ±500 mA
- High rep rate in excess of 2 MHz
- Low standby power

Schematic and Connection Diagrams





Order Number MH0009G or MH0009CG See Package H12B

Typical Applications




FIGURE 1

9

Absolute Maximum Ratings

 V^- Supply Voltage: Differential (Pin 5 to Pin 3) or

(Pin 5 to Pin 7) -40VV[†]Supply Voltage: Differential (Pin 11 to Pin 5) 30V

Input Current: (Pin 2, 4, 6 or 8) ±75 mA

Peak Output Current ±500 mA
Power Dissipation (Note 2 and Figure 2) 1.5W

Storage Temperature -65°C to +150°C
Operating Temperature: MH0009 -55°C to +125°C

Lead Temperature (Soldering, 10 Sec.) 300°C

Electrical Characteristics (Note 1)

PARAMETER	CONDIT	rions	MIN	TYP	MAX	UNITS
t _{ON}	C _{IN} = .0022 μF	C _L = .001 μF		10	35	ns
t _{rise}	C _{IN} = .0022 μF	C _L = .001 μF		40	50	ns
Pulse Width (50% to 50%)	C _{IN} = .0022 μF	C _L = .001 μF	340	400	440	ns
t _{fall}	C _{IN} = .0022 μF	C _L = .001 μF		80	120	ns
t _{delay}	C _{IN} = 600 pF	C _L = 200 pF		10		ns
t _{rise}	C _{IN} = 600 pF	C _L = 200 pF		15		ns
Pulse Width (50% to 50%)	C _{IN} = 600 pF	C _L = 200 pF	40	70	120	ns
t _{fall}	C _{IN} = 600 pF	C _L = 200 pF		40		ns:

Note 1: Characteristics apply for circuit of Figure 1. With $V^- = -20$ volts; $V^+ = 0$ volts; $V_{CC} = 5.0$ volts. Minimum and maximum limits apply from -55° C to $+125^{\circ}$ C for the MH0009 and from 0° C to $+85^{\circ}$ C for the MH0009C. Typical values are for $T_{\Delta} = 25^{\circ}$ C.

+85°C for the MH0009C. Typical values are for $T_A = 25$ °C.

Note 2: Transient power is given by $P = 1C_L (V^+ - V^-)^2$ watts, where: f = repetition rate, $C_L =$ load capacitance, and $(V^+ - V^-) =$ output swing.

Note 3: For typical performance data see the MH0013/MH0013C data sheet.




FIGURE 2. Maximum Power Dissipation

MOS Clock Drivers

MH0012/MH0012C High Speed MOS Clock Driver


General Description


The MH0012/MH0012C is a high performance clock driver that is designed to be driven by the DM7830/DM8830 or other line drivers or buffers with high output current capability. It will provide a fixed width pulse suitable for driving MOS shift registers and other clocked MOS devices.

Features

- High output voltage swings—12 to 30 volts
- High output current drive capability—1000 mA peak
- High repetition rate—10 MHz at 18 volts into 100 pF
- Low standby power—less than 30 mW


Schematic and Connection Diagrams






Order Number MH0012G or MH0012CG See Package H12B

Typical Applications (AC Test Circuit)



Timing Diagram



e

Absolute Maximum Ratings

V⁻ Supply Voltage: Differential (Pin 1 or 2 to Pin 5) V⁺ Supply Voltage: Differential (Pin 8 or 9

to Pin 1 or 2)
Input Current: (Pin 3 or 7)
Peak Output Current

30V ±75 mA ±1000 mA

-40V

Maximum Output Load – See Figure 2 Power Dissipation – See Figure 1 Storage Temperature Operating Temperature: MH0012

Lead Temperature (Soldering, 10 sec)

MH0012C

1.5W -65°C to +150°C -55°C to +125°C 0°C to +85°C 300°C

DC Electrical Characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic "1" Input Voltage (Pins 7 and 3)	V' - V ⁻ = 20V, V _{OUT} < V ⁻ + 2V		1.0	2.0	V
Logic "0" Input Voltage _(Pins 7 and 3)	V' - V ⁻ = 20V, V _{OUT} > V ⁺ - 1.5V	0.4	0.6		٧
Logic "1" Output Voltage	V' - V ⁻ = 20V, I _{OUT} = 1mA, V _{IN} = 2.0V		V" + 1.0	V" + 2.0	v
Logic'"0" Output Voltage	V' - V ⁻ = 20V, I _{OUT} = - 1mA, V _{IN} = 0.4V	V [†] - 1.5	V ⁺ , ~ 0.7		٧.
Ipc (V Supply)	V' - V" = 20V, V _{IN} = 2.0V		34	60	mA

AC Electrical Characteristics

PARAMETER	CONDITIONS (Note 3)	MIN	TYP	MAX	UNITS
Turn-On Delay (t _{ON})			10	15	ns
Rise Time (t _r)	$V' - V^{-} = 20V, V_{CC} = 5.0V$ $C_1 = 200 \text{ pF, f} = 1.0 \text{ MHz}$		5	10	ns
Turn-Off Delay (toff)	T _A = 25"C		35	50	ns
Fall Time (t ₁)			35	45	ns

Note 1: Characteristics apply for circuit of Figure 1. Min and max limits apply from -55°C to +125°C for the MH0012 and from 0°C to +85°C for the MH0012C. Typical values are for TA = 25°C.

Note 2: Due to the very fast rise and fall times, and the high currents involved, extremely short con-

nections and good by passing techniques are required.

Note 3: All conditions apply for each parameter.




Figure 1.

Maximum Output Load vs Voltage Swing vs Rise Times





Figure 2.



Applications Information

Power Dissipation Considerations

The power dissipated by the MH0012 may be divided into three areas of operation = ON, OFF and switching. The OFF power is approximately 30 mW and is dissipated by R_2 when Pin 3 is in the logic "I" state. The OFF power is neglible and will be ignored in the subsequent discussion. The ON power is dissipated primarily by Q_3 and R_9 and is given by:

$$P_{ON} \cong [N^{-1}I_{IN} + \frac{(V^{+} - V^{-})^{2}}{R_{9}}] DC$$
 (1)

Where:

 I_{IN} is given by $\frac{V_{IN} - V_{BE3}}{R_1}$ and equation (1)

becomes:

$$P_{ON} = \left[\frac{(V_{IN} - V_{BE3})|V^-|}{P_{ON}} + \frac{(V^+ - V^-)^2}{P_{ON}} \right] DC (2)$$

For V_{1N} = 2.5V, V_{BE3} = 0.7V, V^+ = 0V, V^- = -20V, and DC = 20%, $P_{ON} \cong$ 200 mW.

The transient power incurred during switching is given by:

 $P_{AC} = (V^* - V^-)^2 \; C_L f \qquad (3)$ For $V^* = 0V, \; V^- = -20V, \; C_L = 200 \; pF, \; and f = 5.0 \; MHz, \; P_{AC} = 400 \; mW.$

The total power is given by:

$$P_{T} = P_{AC} + P_{ON}$$
 (4)
$$P_{T} \le P_{MAX}$$

For the above example, P_T = 600 mW.

MOS Clock Drivers

MH0013/MH0013C Two Phase MOS Clock Driver


General Description


The MH0013/MH0013C is a general purpose clock driver that is designed to be driven by DTL or TTL line drivers or buffers with high output current capability. It will provide fixed width clock pulses for both high threshold and low threshold MOS devices. Two external input coupling capacitors set the pulse width maximum, below which the output pulse width will closely follow the input pulse width or logic control of output pulse width may be obtained by using larger value input capacitors and no input resistors.

Features

- High Output Voltage Swings-up to 30V
- High Output Current Drive Capability—up to 500 mA
- High Repetition Rate-up to 5.0 MHz
- Pin Compatible with the MH0009/MH0009C
- "Zero" Quiescent Power


Schematic and Connection Diagrams





Order Number MH0013G or MH0013CG See Package H12B

Typical Applications



Absolute Maximum Ratings

(V⁺ - V⁻) Voltage Differential 30V Input Current (Pin 2, 4, 6 or 8) ±75 mA Peak Output Current ±600 mA 1.5W Power Dissipation (Figure 7) Storage Temperature -65°C to +150°C Operating Temperature MH0013 -55°C to +125°C MH0013C 0°C to +85°C Lead Temperature (Soldering, 10 sec 1/16" from Case) 300°C

Electrical Characteristics (Note 1 and Figure 8)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "0" Output Voltage	I _{OUT} = -50 mA I _{IN} = 1.0 mA I _{OUT} = -10 mA I _{IN} = 1.0 mA	V* - 3.0	V* - 1.0 V* - 0.7	V* - 0.5	v v
Logical "1" Output Voltage	I _{OUT} = 50 mA I _{IN} = 10 mA	1	V + 1.5	V" + 2.0	V
Power Supply Leakage Current	(V' - V') = 30V lour = I _{IN} = 0 mA		1.0	100	μΑ
Negative Input Voltage Clamp	I _{IN} = - 10 mA	V⁻ - 1.2	V~ → 0.8		v
^t d O N			20	35	ns
t _{rise}		-	35	50	ns
t _{d OFF} (Note 2)	$C_{IN} = 0.0022 \mu F$ $R_{IN} = 0\Omega$		30	60	ns
t _{fa!!} (Note 2)	$C_L = 0.001 \mu F$	40	50	80	ns
t _{fall} (Note 3)		40	70	120	ns '
Pulse Width (50% to 50%) (Note 3)	•	340	420	490	ns .
t _{rise}	C _{IN} = 500 pF		15		ns
t _{fall}	$R_{1N} = 0\Omega$		20		. ns
Pulse Width (50% to 50%) (Note 3)	C _L = 200 pF	[110		ns -
Positive Output Voltage Swing			V ⁺ − 0.7V	•	v
Negative Output Voltage Swing		1	V⁻ + 0.7V	'	v

Note 1: Min/Max limits apply over guaranteed operating temperature range of -55° C to $+125^{\circ}$ C for MH0013 and 0° C to $+85^{\circ}$ C for MH0013C, with $V^{-} = -20V$ and $V^{+} = 0V$ unless otherwise specified. Typical values are for 25° C.

Note 2: Parameter values apply for clock pulse width determined by input pulse width.

Note 3: Parameter values apply for input pulse width greater than output clock pulse width.

TABLE I. Typical Drive Capability of One Half MH0013 at 70°C Ambient

(V ₃ - V ₂) VOLTS	FREQUENCY MHz	PULSE WIDTH	TYPICAL R _{IN}	TYPICAL C _{IN}	OUTPUT DRIVE CAPABILITY IN pF	RISE TIME LIMIT ns ²
28 20 16	4.0	100	0	750	50 200 350	7 10
28 20 16	2.0	200	10	1600	100 400 700	5 14 19
28 20 16	1.0	200	o	2300	400 1000 1700	19 34 45
28 20 16	0.5	500	10	4000	2800 5500 9300	130 183 248

Note 1: Output load is the maximum load that can be driven at 70° C without exceeding the package rating under the given conditions.

Note 2: The rise time given is the minimum that can be used without exceeding the peak transient output current for the full rated output load.

Circuit Operation

Input current forced into the base of Q1 through the coupling capacitor C_{IN} causes Q1 to be driven into saturation, swinging the output to $V^- + V_{CE} (SAT) + V_{DIODE}$.

When the input current has decayed, or has been switched, such that Q1 turns off, Q2 receives base

drive through R2, turning Q2 on. This supplies current to the load and the output swings positive to $V^+ - V_{BE}$.

It may be noted that Q1 always switches off before Q2 begins to supply current; hence, high internal transient currents from V^+ to V^- cannot occur.

Typical Performance Characteristics

, FIGURE 1. Output Load vs Voltage




FIGURE 2. Transient Power vs Rep.




FIGURE 3. Transient Power vs Rep. Rate vs CL




FIGURE 4. Average Internal Power vs





FIGURE 5. Typical Clock Pulse Variations FIGURE 6. RIN vs CIN vs Pulse Width









FIGURE 7. Package Power Derating



AC Test Circuit



Timing Diagram



Pulse Width

Maximum output pulse width is a function of the input driver characteristics and the coupling capacitance and resistance. After being turned on, the input current must fall from its initial value I_{1N} peak to below the input threshold current I_{1N} min $\simeq V_{BE}/R1$ for the clock driver to turn off. For example, referring to the test circuit of Figure 8, the output pulse width, 50% to 50%, is given by

$$\begin{split} & pw_{OUT} \cong \frac{1}{2} \left(t_{rise} + t_{ratt} \right) \\ & + R_{O} C_{IN} \; In \; \frac{I_{IN} \; peak}{I_{IN} \; min} \cong 400 \; ns. \end{split}$$

For operation with the input pulse shorter than the above maximum pulse width, the output pulse width will be directly determined by the input pulse width.

$$pw_{OUT} = pw_{IN} + t_{dOFF} + t_{dON} + \frac{1}{2} (t_{fall} + t_{rise})$$

Typical maximum pulse width for various C_{1N} and R_{1N} values are given in Figure 6.

Fan-Out Calculation

The drive capability of the MH0013 is a function of system requirements, i.e., speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary calculations to enable the fan-out to be calculated for any system condition. Some typical fan-outs for conditions are given in Table 1.

Transient Current

The maximum peak output current of the MH0013 is given as 600 mA. Average transient current required from the driver can be calculated from:

$$I = \frac{C_L (V^+ - V^-)}{T_B}$$
 (1)

This can give a maximum limit to the load.

Figure 1 shows maximum voltage swing and capacitive load for various rise times.

1. Transient Output Power

The average transient power ($P_{A,C}$) dissipated is equal to the energy needed to charge and discharge the output capacitive load (C_L) multiplied by the frequency of operation (F).

$$P_{AC} = C_L \times (V^+ - V^-)^2 \times F$$
 (2)

Figures 2 and 3 show transient power for two different values of $(V^+ - V^-)$ versus output load and frequency.

2. Internal Power

"O" State

Negligible (<3 mW)

"1" State

$$P_{INT} = \frac{(V^+ - V^-)^2}{R_2} \times Duty Cycle.$$
 (3)

Figure 4 gives various values of internal power versus outtut voltage and duty cycle.

3. Input Power

The average input power is a function of the input current and duty cycle. Due to input voltage clamping, this power contribution is small and can therefore be neglected. At maximum duty cycle of 50%, at 25°C, the average input power is less than 10 mW per phase for $R_{1N}C_{1N}$ controlled pulse widths. For pulse widths much shorter than $R_{1N}C_{1N}$, and maximum duty cycle of 50%, input power could be as high as 30 mW, since I_{1N} peak is maintained for the full duration of the pulse width.

4. Package Power Dissipation

Total Average Power = Transient Output Power + Internal Power + Input Power

Typical Example Calculation for One Half MH0013C

How many MM506 shift registers can be driven by an MH0013C driver at 1 MHz using a clock pulse width of 400 ns, rise time 30-50 ns and 16 volts amplitude over the temperature range 0-70°C?

Power Dissipation

From the graph of power dissipation versus temperature, Figure 7, it can be seen that an MH0013C at 70°C can dissipate 1W without a heat sink; therefore, each half can dissipate 500 mW.

Transient Peak Current Limitation

From Figure 1 (equation 1), it can be seen that at 16V and 30 ns, the maximum load that can be driven is limited to 1140 pF.

Average Internal Power

Figure 4 (equation 3) gives an average power of $102\,\text{mW}$ at $16\,\text{V}$ 40% duty cycle.

Input power will be a maximum of 8 mW.

Transient Output Power

For one half of the MH0013C 500 mW = 102 mW + 8 mW

+ transient output power

390 mW = transient output power
Using Figure 2 (equation 2) at 16V, 1 MHz and
390 mW, each half of the MH0013C can drive a
1520 pF load. This is, however, in excess of the
load derived from the transient current limitation
(Figure 1, equation 1), and so a maximum load

of 1140 pF would prevail.
From the data sheet for the MM506, the average clock pulse load is 80 pF. Therefore the number

of devices driven is $\frac{1140}{80}$ or 14 registers.

For nonsymmetrical clock widths, drive capability is improved.

9-13



MOS Clock Drivers

DS0025/DS0025C Two-Phase MOS Clock Driver

General Description


The DS0025/DS0025C is monolithic, low cost, two phase MOS clock driver that is designed to be driven by TTL/DTL line drivers or buffers such as the DM932, DS8830 or DM7440. Two input coupling capacitors are used to perform the level shift from TTL/DTL to MOS logic levels. Optimum performance in turn-off delay and fall time are obtained when the output pulse is logically controlled by the input. However, output pulse widths may be set by selection of the input capacitors eliminating the need for tight input pulse control.

Features

- 8-lead TO-5 or 8-lead dual-in-line package
- High Output Voltage Swings-up to 30V
- High Output Current Drive Capability-up to 1.5A
- Rep. Rate: 1.0 MHz into > 1000 pF
- Driven by DM932, DS8830, DM7440 (SN7440)
- "Zero" Quiescent Power


Connection Diagrams

Metal Can Package




Note: Pin 4 connected to case TOP VIEW

Order Number DS0025H or DS0025CH See NS Package H08C




Order Number DS0025CN-8 See NS Package N08A


Typical Applications



Timing Diagram



AC Test Circuit



*Q1 is selected high speed NPN switching transistor.

Absolute Maximum Ratings (Note 1)

 (V* - V) Voltage Differential
 30V

 Input Current
 100 mA

 Peak Output Current
 1.5A

 Storage Temperature
 -65°C to +150°C

 Operating Temperature DS0025
 -55°C to +125°C

 DS0025C
 0°C to +85°C

 Lead Temperature (Soldering, 10 sec)
 300°C

Electrical Characteristics (Notes 2 and 3) See test circuit

	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
taon	Turn-On Delay Time	$C_{1N} = 0.001 \mu F$, $R_{1N} = 0 \Omega$, C	_ = 0.001μF		15	30	. ns
tRISE	Rise Time	$C_{IN} = 0.001 \mu F$, $R_{IN} = 0\Omega$, $C_L = 0.001 \mu F$			25	50	ns
t _{dOFF}	Turn-Off Delay Time	$C_{IN} = 0.001 \mu F, R_{IN} = 0\Omega, C$ (Note 4)	_ = 0.001μF,		30	60	ns
tFALL	Fall Time	$C_{IN} = 0.001 \mu F, R_{IN} = 0 \Omega,$	(Note 4)	60	90	120	ns
		C _L = 0.001μF	(Note 5)	100	150	250	ns
PW	Pulse Width (50% to 50%)	$C_{1N} = 0.001 \mu F, R_{1N} = 0\Omega,$ $C_L = 0.001 \mu F \text{ (Note 5)}$			500		ns
V _{O+}	Positive Output Voltage Swing	V _{IN} = 0V, I _{OUT} = -1 mA		V ⁺ −1.0	V ⁺ -0.7V		V
V ₀₋	Negative Output Voltage Swing	I _{IN} = 10 mA, I _{OUT} = 1 mA			V ⁻ +0.7V	V ⁻ +1.5V	V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DS0025 and across the 0°C to +70°C range for the DS0025C.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Parameter values apply for clock pulse width determined by input pulse width.

Note 5: Parameter values for input pulse width greater than output clock pulse width.

Typical Performance







I_{MAX} = Peak current delivered by driver

Applications Information

Circuit Operation

Input current forced into the base of Q_1 through the coupling capacitor C_{IN} causes Q_1 to be driven into saturation, swinging the output to $V^- + V_{CE}(sat) + V_{Diode}$.

When the input current has decayed, or has been switched, such that Ω_1 turns off, Ω_2 receives base drive through R_2 , turning Ω_2 on. This supplies current to the load and the output swings positive to $V^+ - V_{BE}$.

It may be noted that Q_1 must switch off before Q_2 begins to supply current, hence high internal transients currents from V^- to V^+ cannot occur.




FIGURE 1, DS0025 Schematic (One-Half Circuit)

Fan-Out Calculation

The drive capability of the DS0025 is a function of system requirements, i.e. speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary cal-

culations to enable the fan-out to be calculated for any system condition.

Transient Current

The maximum peak output current of the DS0025 is given as 1.5A. Average transient current required from the driver can be calculated from:

$$I = \frac{C_{L} (V^{+} - V^{-})}{t_{r}} \tag{1}$$

Typical rise times into 1000 pF load is 25 ns For $V^+ - V^- = 20V$, I = 0.8A.

Transient Output Power

The average transient power (P_{ac}) dissipated, is equal to the energy needed to charge and discharge the output capacitive load (C_L) multiplied by the frequency of operation (f).

$$P_{AC} = C_L \times (V^+ - V^-)^2 \times f$$
 (2)

For $V^+ - V^- = 20V$, f = 1.0 MHz, $C_L = 1000$ pF, $P_{AC} = 400$ mW.

Internal Power

"0" State Negligible (<3 mW)
"1" State

$$P_{int} = \frac{(V^{+} - V^{-})^{2}}{R_{2}} \times Duty Cycle$$
 (3)

=
$$80 \text{ mW for V}^+ - \text{V}^- = 20\text{V}$$
, DC = 20%

Package Power Dissipation

Total average power = transient output power + internal power

Example Calculation

How many MM506 shift registers can be driven by a DS0025CN driver at 1 MHz using a clock pulse width of 200 ns, rise time 30-50 ns and 16V amplitude over the temperature range 0-70°C?

Power Dissipation:

At 70°C the DS0025CN can dissipate 870 mW when soldered into printed circuit board.

Transient Peak Current Limitation:

From equation (1), it can be seen that at 16V and 30 ns, the maximum load that can be driven is limited to 2800 pF.

Average Internal Power:

Equation (3), gives an average power of 50 mW at 16V and a 20% duty cycle.

For one-half of the DS0025C, 870 mW \div 2 can be dissipated.

435 mW = 50 mW + transient output power

385 mW = transient output power

Using equation (2) at 16V, 1 MHz and 350 mW, each half of the DS0025CN can drive a 1367 pF load. This is less than the load imposed by the transient current limitation of equation (1) and so a maximum load of 1367 pF would prevail.

From the data sheet for the MM506, the average clock pulse load is 80 pF. Therefore the number of devices driven is 1367/80 or 17 registers.

National Semiconductor

DS0026, DS0056 5 MHz Two-Phase MOS Clock Drivers

General Description

DS0026/DS0056 are low cost monolithic high speed two phase MOS clock drivers and interface circuits. Unique circuit design provides both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. They may be driven from standard 54/74 series and 54S/74S series gates and flip-flops or from drivers such as the DS8830 or DM7440. The DS0026 and DS0056 are intended for applications in which the output pulse width is logically controlled; i.e., the output pulse width is equal to the input pulse width.

The DS0026/DS0056 are designed to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon-gate shift registers, a single device can drive over 10k bits at 5 MHz. Six devices provide input address and precharge drive for a 8k by 16-bit 1103 RAM memory system. Information on the correct usage of the DS0026 in these as well as other systems is included in the application note AN-76A.

The DS0026 and DS0056 are identical except each driver in the DS0056 is provided with a VBB connection to supply a higher voltage to the output stage. This aids in pulling up the output when it is in the high state. An external resistor tied between these extra pins and a supply higher than V+ will cause the output to pull up to $(V^+ - 0.1V)$ in the off state.

MOS Clock Drivers


For DS0056 applications, it is required that an external resistor be used to prevent damage to the device when the driver switches low. A typical V_{BB} connection is shown on the next page.

These devices are available in 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, and one and a half watt ceramic DIP, and TO-8 packages.


Features

- Fast rise and fall times—20 ns with 1000 pF load
- High output swing-20V
- High output current drive-±1.5 amps
- TTL/DTL compatible inputs
- High rep rate-5 to 10 MHz depending on power
- Low power consumption in MOS "0" state-2 mW
- Drives to 0.4V of GND for RAM address drive

Connection Diagrams (Top Views)




Order Number DS0026H or DS0026CH See NS Package H08C




DS0026CJ-8. DS0026CN-8 or DS0026J-8 See NS Package J08A or N08A

TO-8 Package


Order Number DS0026H or DS0026CH See NS Package H12B




TO-5 Package



Note: Pin 4 connected to case Order Number DS0056H or DS0056CH See NS Package H08C



Order Number DS0056J-8, DS0056CJ-8 or DS0056CN-8 See NS Package J08A or N08A



Order Number DS0056H or DS0056CH See NS Package H12B

Absolute Maximum Ratings (Note 1)

 $V^+ - V^-$ Differential Voltage 22V Input Current 100 mA Input Voltage (V_{IN} - V⁻) 5.5V Peak Output Current 1.5A

Operating Temperature Range DS0026, DS0056 DS0026C, DS0056C

-55°C to +125°C 0°C to +70°C

Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)

-65°C to +150°C

Electrical Characteristics (Notes 2 and 3)

	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIH	Logic "1" Input Voltage	V- = 0V		2	1.5		V
I _{IH}	Logic "1" Input Current	V _{IN} - V ⁻ = 2.4V			10	15	mA
VIL	Logic "0" Input Voltage	· V-= 0V			0.6	0.4	V
I _{IL}	Logic "0" Input Current	V _{IN} - V ⁻ = 0V		-3	-10	·μA	
Vol	Logic "1" Output Voltage	$V_{1N} - V^{-} = 2.4V$			V~+0.7	∨ - +1.0	V
V _{OH}	Logic "0" Output Voltage	$V_{IN} - V^{-} = 0.4V, \ V_{BB} \ge V^{+} + 1.0V$	DS0026	V ⁺ -1.0	V ⁺ -0.7		V
		V _{IN} - V = 0.4V, V _{BB} ≥ V + 1.0V	DS0056	V ⁺ -0.3	V ⁺ -0.1		V
I _{CC(ON)}	"ON" Supply Current	$V^+ - V^- = 20V$ $V_{1N} - V^- = 2.4V$	DS0026		30	40	mA
		(Note 6) (one side on)	DS0056		12	30	mA
I _{CC(OFF)}	"OFF" Supply Current	V ⁺ - V ⁻ = .20V,	70°C		10	100	μА
		$V_{IN} - V^- = 0V$	125°C		10	500	. μΑ

Switching Characteristics (T_A = 25°C) (Notes 5 and 7)

	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
ton	Turn-on Delay	(Figure 1)		5	7.5	12	ns
	•	(Figure 2)			11		ns
toff	Turn-off Delay	(Figure 1)			12	15	ns
	(Figure 2)			13		ns	
t _r	t _r Rise Time	(Figure 1),	C _L = 500 pF		15	18	ns
		(Note 5)	C _L = 1000 pF		20	35	ns
		(Figure 2),	C _L = 500 pF		30	40 .	ns
		(Note 5)	C _L = 1000 pF		36	50	ns
t _f .	Fall Time	(Figure 1),	C _L = 500 pF		12	16	ns
		(Note 5)	C _L = 1000 pF		17	25	ns
	4	(Figure 2),	C _L = 500 pF		28	35	ns
		(Note 5)	C _L = 1000 pF		31	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: These specifications apply for $V^+ - V^- = 10V$ to 20V, $C_L = 1000$ pF, over the temperature range of -55° C to $+125^{\circ}$ C for the DS0026, DS0056 and 0° C to $+70^{\circ}$ C for the DS0026C, DS0056C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: All typical values for the TA = 25°C.

Note 5: Rise and fall time are given for MOS logic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall.


Note 6: IBB for DS0056 is approximately $(V_{BB} - V^{-})/1 k\Omega$ (for one side) when output is low.


Note 7: The high current transient (as high as 1.5A) through the resistance of the external interconnecting V lead during the output transition from the high state to the low state can appear as negative feedback to the input. If the external interconnecting lead from the driving circuit to V is electrically long, or has significant dc resistance, it can subtract from the switching response.


Typical V_{BB} Connection





Typical Performance Characteristics




















Schematic Diagrams 1/2 DS0026 1/2 DS0056 09

AC Test Circuits and Switching Time Waveforms












FIGURE 2.

Typical Applications



DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)



Application Hints

DRIVING THE MM5262 WITH THE DS0056 CLOCK DRIVER

The clock signals for the MM5262 have three requirements which have the potential of generating problems for the user. These requirements, high speed, large voltage swing and large capacitive loads, combine to provide ample opportunity for inductive ringing on clock lines, coupling clock signals to other clocks and/or inputs and outputs and generating noise on the power supplies. All of these problems have the potential of causing the memory system to malfunction. Recognizing the source and potential of these problems early in the design of a memory system is the most critical step. The object here is to point out the source of these problems and give a quantitative feel for their magnitude.

Line ringing comes from the fact that at a high enough frequency any line must be considered as a transmission line with distributed inductance and capacitance. To see how much ringing can be tolerated we must examine the clock voltage specification. Figure 6 shows the clock



FIGURE 6. Clock Waveform

specification, in diagram form, with idealized ringing sketched in. The ringing of the clock about the $V_{\rm SS}$ level is particularly critical. If the $V_{\rm SS}=1$ $V_{\rm OH}$ is not maintained, at all times, the information stored in the memory could be altered. Referring to Figure 1, if the threshold voltage of a transistor were –1.3V, the clock going to $V_{\rm SS}=1$ would mean that all the devices, whose gates are tied to that clock, would be only 300 mV from turning on. The internal circuitry needs this noise margin and from the functional description of the RAM it is easy to see that turning a clock on at the wrong time can have disastrous results.

Controlling the clock ringing is particulary difficult because of the relative magnitude of the allowable ringing, compared to the magnitude of the transition. In this case it is 1V out of 20V or only 5%. Ringing can be controlled by damping the clock driver and minimizing the line inductance.

Damping the clock driver by placing a resistance in series with its output is effective, but there is a limit since it also slows down the rise and fall time of the clock signal. Because the typical clock driver can be much faster than the worst case driver, the damping resistor serves the useful function of limiting the minimum rise and fall time. This is very important because the faster the rise and fall times, the worse the ringing problem becomes. The size of the damping resistor varies because it is dependent on the details of the actual application. It must be determined empirically. In practice a resistance of 10 ohms to 20 ohms is usually optimum.

Limiting the inductance of the clock lines can be accomplished by minimizing their length and by laying out the lines such that the return current is closely coupled to the clock lines. When minimizing the length of clock lines it is important to minimize the distance from the clock driver output to the furthest point being driven. Because of this, memory boards are usually designed with clock drivers in the center of the memory array, rather than on one side, reducing the maximum distance by a factor of 2.

Using multilayer printed circuit boards with clock lines sandwiched between the $V_{\rm DD}$ and $V_{\rm SS}$ power plains minimizes the inductance of the clock lines. It also serves the function of preventing the clocks from coupling noise into input and output lines. Unfortunately multilayer printed circuit boards are more expensive than two sided boards. The user must make the decision as to the necessity of multilayer boards. Suffice it to say here, that reliable memory boards can be designed using two sided printed circuit boards.

The recommended clock driver for use with the MM4262/MM5262 is the DS0056/DS0056C dual clock driver. This device is designed specifically for use with dynamic circuits using a substrate, V_{BB}, supply. Typically it will drive a 1000 pF load with 20 ns rise and fall times. Figure 7 shows a schematic of a single driver.




FIGURE 7. Schematic of 1/2 DS0056

In the case of the MM5262, V^+ is a +5V and V_{BB} is +8.5V. V_{BB} should be connected to the V_{BB} pin shown in Figure 7 through a 1 k Ω resistor. This allows transistor Q4 to saturate, pulling the output to within a $V_{CE\,(SAT)}$ of the V^+ supply. This is critical because as was shown before, the $V_{SS}-1.0V$ clock level must not be exceeded at any time. Without the V_{BB} pull up on the base of Q4 the output at best will be 0.6V below the V^+ supply and can be 1V below the V^+ supply reducing the noise margin or this line to zero.

Application Hints (Cont'd)

Because of the amount of current that the clock driver must supply to its capacitive load, the distribution of power to the clock driver must be considered. *Figure 8* gives the idealized voltage and current waveforms for a clock driver driving a 1000 pF capacitor with 20 ns rise and fall time.




FIGURE 8. Clock Waveforms (Voltage and Current)

As can be seen the current is significant. This current flows in the $V_{\rm DD}$ and $V_{\rm SS}$ power lines. Any significant inductance in the lines will produce large voltage transients on the power supplies, A bypass capacitor, as close as possible to the clock driver, is helpful in minimizing this problem. This bypass is most effective when connected between the $V_{\rm SS}$ and $V_{\rm DD}$ supplies. A bypass capacitor for each DS0056 is recommended. The size of the bypass capacitor depends on the amount of capacitance being driven. Using a low inductance capacitor, such as a ceramic or silver mica, is most effective. Another helpful technique is to run the $V_{\rm DD}$ and $V_{\rm SS}$ lines, to the clock driver, adjacent to each other. This tends to reduce the lines inductance and therefore the magnitude of the voltage transients.

While discussing the clock driver, it should be pointed out that the DS0056 is a relatively low input impedance device. It is possible to couple current noise into the input without seeing a significant voltage. Since this noise is difficult to detect with an oscilloscope it is often overlooked.

Lastly, the clock lines must be considered as noise generators. Figure 9 shows a clock coupled through a parasitic coupling capacitor, $C_{\rm C}$, to eight data input lines being driven by a 7404. A parasitic lumped line

inductance, L, is also shown. Let us assume, for the sake of argument, that $C_{\rm C}$ is 1 pF and that the rise time of the clock is high enough to completely isolate the clock tranisent from the 7404 because of the inductance, L.




FIGURE 9. Clock Coupling

With a clock transition of 20V the magnitude of the voltage generated across \mathbf{C}_1 is:

$$V = 20V \times \frac{C_C}{C_1 + C_C} = 20V \times \left(\frac{1}{56+1}\right) = 0.35V$$

This has been a hypothetical example to emphasize that with 20V low rise/fall time transitions, parasitic elements can not be neglected. In this example, 1 pF of parasitic capacitance could cause system malfunction, because a 7404 without a pull up resistor has typically only 0.3V of noise margin in the "1" state at 25°C. Of course it is stretching things to assume that the inductance, L, completely isolates the clock transient from the 7404. However, it does point out the need to minimize inductance in input/output as well as clock lines.

The output is current, so it is more meaningful to examine the current that is coupled through a 1 pF parasitic capacitance. The current would be:

$$I = C_C \times \frac{\Delta V}{\Delta t} = \frac{1 \times 10^{-12} \times 20}{20 \times 10^{-9}} = 1 \text{ mA}$$

This exceeds the total output current swing so it is obviously significant.

Clock coupling to inputs and outputs can be minimized by using multilayer printed circuit boards, as mentioned previously, physically isolating clock lines and/or running clock lines at right angles to input/output lines. All of these techniques tend to minimize parasitic coupling capacitance from the clocks to the signals in question.

In considering clock coupling it is also important to have a detailed knowledge of the functional characteristics of the device being used. As an example, for the MM5262, coupling noise from the $\phi 2$ clock to the address lines is of no particular consequence. On the other hand the address inputs will be sensitive to noise coupled from $\phi 1$ clock.





Section 10

Digital Drivers





Section 10. Digital Drivers

These devices accept TTL or DTL input and provide extended output capability for actuators and displays

						Part N	umber	
Typical Application Function	lout	V _{SAT}	LV _{CEO}	ton	t _{OFF}	−55°C to 125°C	-25°C to 85°C	Page Number
Motor, Relay, Current Sourcing	1.6 A	1.5 V	45 V	0.40 µs	7.0µs	DH0006H	DH0006CH DH0006CN	10-4
Lamps, Relay, Current Sourcing	0.25 A	0.4 V	40 V	0.16µs	0.22μs	DH0008H	DH0008CH DH0008CN	10-7
Lamp Driver, Current Sinking	0.4 A	1.0 V	40 V	0.26µs	2.2µs	DH0011H	DH0011CH DH0011CN	10-10
Lamp Driver, Current Sinking	0.5 A	0.6 V	50 V	0.16μs	0.22μs	DH0011AH		10-13
Relay, Display, Current Sinking	0.25 A	0.6V	70 V	50 ns	500 ns		DH0016CN	10-16
Display, Current Sinking	0.50 A	0.6 V	50 V	50 ns	1.5 µs		DH0017CN	10-16
Display, Current Sinking	0.05 A	0.6 V	100 V	50 ns	1.5 µs		DH0018CN	10-16
Hammer Driver	5.0 A	2.0 V	45 V	0.4µs	7.0 µs	DH0028H	DH0028CH	
			1				1	10-19
							DH0028CN	
Level Translator	100 mA	0.5 V	-25V	25 ns	75 ns	DH0034D DH0034H	DH0034CD DH0034CH	10-21
Pin Diode	±0.5 A	1.0 V	30 V	10 ns	30 ns	DH0035G	DH0035CG	10-24
Electrostatic Print-head Driver,	20 mA		425	12 μs	1.8 µs		DH0069CJ	10-26

Note: Also see the Interface Databook for other driver products.

National Semiconductor

Digital Drivers

DH0006/DH0006C Current Driver

General Description

The DH0006/DH0006C is an integrated high voltage, high current driver designed to accept standard DTL or TTL logic levels and drive a load of up to 400 mA at 28 volts. AND inputs are provided along with an Expander connection, should additional gating be required. The addition of an external capacitor provides control of the rise and fall times of the output in order to decrease cold lamp surges or to minimize electromagnetic interference if long lines are driven.


Since one side of the load is normally grounded,


there is less likelihood of false turn-on due to an inadvertent short in the drive line.

Features

- Operation from a Single +10V to +45V Power Supply.
- Low Standby Power Dissipation of only 35 mW for 28V Power Supply.
- 1.5A, 50 ms, Pulse Current Capability.


Schematic and Connection Diagrams






Typical Applications

Relay Driver



Lamp Driver with Expanded Inputs



^{*}Previously called NH0006/NH0006C

Absolute Maximum Ratings

Peak Power Supply Voltage (for 0.1 sec) 60V Continuous Supply Voltage 45V Input Voltage 5.5V Input Extender Current 5.0 mA Peak Output Current (50 ms On/1 sec Off) 1.5A Operating Temperature DH0006 -55°C to +125°C DH0006C, DH0006CN 0°C to +70°C -65°C to +150°C Storage Temperature

Electrical Characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 45V to 10V	2.0			V
Logical "0" Input Voltage	V _{CC} = 45V to 10V			0.8	V
Logical "1" Output Voltage	V _{CC} = 28V, V _{IN} = 2.0V, I _{OUT} = 400 mA	26.5	27.0		٧
Logical "0" Output Voltage	V _{CC} = 45V, V _{IN} = 0.8V, R _L = 1K		.001	.01	V
Logical "1" Output Voltage	V _{CC} = 10V, V _{1N} = 2.0V, I _{OUT} = 150 mA	8.8	9.2		V
Logical "0" Input Current	V_{CC} = 45V, V_{1N} = .4V		-0.8	-1.0	mA
Logical "1" Input Current	V _{CC} = 45V, V _{IN} = 2.4V	,	0.5	5.0	μΑ
	V _{CC} = 45V, V _{IN} = 5.5V			100	μΑ
"Off" Power Supply Current	V _{CC} = 45V, V _{IN} = 0.8V		1.6	2.0	mΑ
"On" Power Supply Current	V _{CC} = 45V, V _{IN} = 2.0V, I _{OUT} = 0 mA			- 8	mΑ
Rise Time	V_{CC} = 28V, R_L = 82 Ω		0.10		μs
Fall Time	V_{CC} = 28V, R_L = 82 Ω		0.8		μs
Ton	V_{CC} = 28V, R_L = 82 Ω		0.26		μs
T _{off}	$V_{CC} = 28V, R_L = 82\Omega$	-	2.2		μς

Note 1: Unless otherwise specified, limits shown apply from -55°C to 125°C for DH0006 and 0°C to 70°C for DH0006C.


Note 2: Typical values are for 25°C ambient.

Note 3: Power ratings for the TO-5 based on a maximum junction temperature of +175°C and a ϕ_{JA} of 210°C/W.


Note 4: Power rating for the DH0006CN Molded DIP based on a maximum junction temperature of +150°C and a thermal resistance of 175°C/W when mounted in a standard DIP socket.

Note 5: Power rating for the DH0006CN Molded DIP based on a maximum junction temperature of $\pm 150^{\circ}$ C and a thermal resistance of 150° C/W when mounted on a 1/16 inch thick, epoxy-glass board with ten 0.03 inch wide 2 ounce copper conductors.

Switching Time Waveforms



Typical Performance Characteristics



DH0008/DH0008C High Voltage, High Current **Driver**

General Description

The DH0008/DH0008C is an integrated high voltage, high current driver, designed to accept standard DTL or TTL input levels and provide a pulsed load of up to 3A from a continuous supply voltage up to 45V. AND inputs are provided with an EX-PANDER connection, should additional gating be required.

Since one side of the load is normally grounded, there is less likelihood of false turn-on due to an inadvertent short in the drive line.

The high pulse current capability makes the DH0008/DH0008C ideal for driving nonlinear resistive loads such as incandescent lamps. The *Previously called NH0008/NH0008C

circuit also requires only one power supply for circuit functional operation.


Digital Drivers

The DH0008 is available in a 10-pin TO-5 package; the DH0008C is also available in a 10-pin TO-5, in addition to a 10-lead molded dual-in-line package.

Features


- Operation from a Single +10V to +45V Power Supply.
- Low Standby Power Dissipation of only 35 mW for 28V Power Supply.
- 3.0A, 50 ms, Pulse Current Capability.


Schematic and Connection Diagrams




Typical Applications

Controller for Closed Loop Stepper Motor





Order Number DH0008H or DH0008CH See Package H10F



Switching Sequence

Step	Α	В	С	D
1	1	0	1	0
2	1	0	0	1
3	0	1	0	1
4	0	1	1	0
1	1	0	1	0

To reverse the direction use a 4, 3, 2, 1

Absolute Maximum Ratings

 Peak Power Supply Voltage (for 0.1s)
 60V

 Continuous Supply Voltage
 45V

 Input Voltage
 5.5V

 Input Extender Current
 5.0 mA

 Peak Output Current
 (50 ms On/1s Off)
 3.0 A

 Operating Temperature
 3.0 A

 DH0008
 -55°C to +125°C

 DH0008C
 0°C to +70°C

 Storage Temperature
 -65°C to +150°C

Electrical Characteristics (Note 1)

Parameter	Conditions	Min.	Typ. (Note 2)	Max.	Units
Logical "1" Input Voltage	V _{CC} = 45V to 10V	2.0			V
Logical "0" Input Voltage	V _{CC} = 45V to 10V			0.8	V
Logical "1" Output Voltage	V _{CC} = 45V, V _{IN} = 2.0V, I _{OUT} = 1.6 A 50 ms On/1s Off	43	43.5		. V
Logical "0" Output Voltage	$V_{CC} = 45V$, $V_{IN} = 0.8V$, $R_L = 1 k\Omega$		0.02	0.1	V
Logical "1" Output Voltage	V _{CC} = 28V, V _{IN} = 2.0V, I _{OUT} = 0.8 A 50 ms On/1s Off	26.5	27.1		٧
Logical "0" Input Current	$V_{CC} = 45V, V_{IN} = 0.4V$		-0.8	-1.0	mA
Logical "1" Input Current	V _{CC} = 45V, V _{IN} = 2.4V	ļ	0.5	5.0	μΑ
	$V_{CC} = 45V, V_{IN} = 5.5V$			100	μΑ
"Off" Power Supply Current	$V_{CC} = 45V, V_{IN} = 0V$		1.6	2.0	mA
"On" Power Supply Current	$V_{CC} = 45V$, $V_{IN} = 2.0V$, $I_{OUT} = 0 \text{ mA}$			8.0	mA
Rise Time	$V_{CC} = 28V$, $R_L = 39\Omega$, $V_{IN} = 5.0V$		0.2		μS
Fall Time	$V_{CC} = 28V$, $R_L = 39\Omega$, $V_{IN} = 5.0V$		3.0		μs
T _{ON}	$V_{CC} = 28V$, $R_L = 39\Omega$, $V_{IN} = 5.0V$		0.4		μs
Toff	$V_{CC} = 28V$, $R_L = 39\Omega$, $V_{IN} = 5.0V$		7.0		μS

Note 1: Unless otherwise specified limits shown apply from ~55°C to 125°C for DH0008 and 0°C to 70°C for DH0008C.


Note 2: Typical values are 25°C.

Note 3: Power ratings for the TO-5 based on a maximum junction temperature of +175°C and a θ_{JA} of 210°C/W.

Note 4: Power ratings for the DH0008CN Molded DIP based on a maximum junction temperature of 150°C and a thermal resistance of 150°C/W when mounted in a standard DIP socket.


Note 5: Power ratings for the DH0008CN Molded DIP based on a maximum junction temperature of 150°C and a thermal resistance of 115°C/W when mounted on a 1/16 inch thick, epoxy glass board with ten 0.03 inch wide 2 ounce copper conductors.

Switching Time Waveforms



10

Typical Performance Characteristics





Digital Drivers


DH0011/DH0011C/DH0011CN High Voltage High Current Drivers

General Description

The DH0011 high voltage, high current driver family consists of hybrid integrated circuits which provide a wide range of variations in temperature range, package, and output current drive capability. A summary of the variations is listed below.

Applications include driving lamps, relays, cores, and other devices requiring several hundred milliamp currents at voltages up to 40V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects the base of the output transistor.

Logic Diagram



Ordering Information

NSC DESIGNATION	PACKAGE	TEMPERATURE RANGE	OUTPUT CURRENT CAPABILITY
DH0011H	H10C	-55°C to +125°C	250 mA
DH0011CH	H10C	0°C to +70°C	150 mA
DH0011CN	N10B	0°C to +70°C	150 mA

Absolute Maximum Ratings

 VCC
 8V

 Collector Voltage (Output)
 40V

 Input Reverse Current
 1.0 mA

 Power Dissipation
 800 mW

 Operating Temperature Range
 DH0011
 -55°C to +125°C

 DH0011C/DH0011CN
 0°C to +70°C

 Storage Temperature
 -65°C to 150°C

Electrical Characteristics

TEST NO.	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	SENSE	MIN	MAX
1	VIH	V _{IH}	V _{IH}	ViH	GND		GND	I _{OL1}		V _{CCL}	V ₈		VoL
2	VIL	}			GND		GND	I _{OL1}	VIL	V _{CCL}	V ₈		VoL
3	VIL		İ		GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
4		VIL			GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
5			VIL		GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
6		l		VIL	GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
7		ļ		GND	GND	I _{OL2}			V _{IH}	V _{CCL}	V ₆		V _{OL2}
8	V _R	GND	GND	GND	GND	ĺ				V _{ссн}	11		I _R
. 9	GND	V _R	GND	GND	GND					V _{ссн}	12		I _R
10	GND	GND	V _R	GND	GND				ļ	V _{CCH}	13		I _R
11	GND	GND	GND	VR	GND					V _{CCH}	14		I _R
12		ļ			GND				VR	V _{ссн}	l ₉		I _R
13	VF	VR	VR	VR	GND					V _{CCH}	11		-1 _F
14	VR	V _F	VR	VR	GND	1			}	V _{CCH}	l ₂		-16
15	VR	V _R	VF	VR	GND					V _{ссн}	l ₃		-l _F
16	VR	VR	VR	VF	GND					V _{CCH}	14		-l _F
17			ļ	GND	GND				VF	V _{ссн}	l ₉		-1 _F
18					GND		GND			V _{CCL}	V ₆	V _{ОН}	
19	GND		'		GND		GND	Vox		V _{CCL}	l ₈		lox
20					GND		GND			V _{PD}	I ₁₀		I _{PDH}
21	GND				GND					V _{MAX}	110		I _{MAX}
22*					GND					V_{PD}			ton
23*					GND				<u> </u>	V_{PD}	<u> </u>		toff

^{*}See Test Circuits and Waveforms on Page 4.

Forcing Functions (Note 1) DH0011

PARAMETER	−55°C	+25°C	+125°C	UNITS
V _{CCL}	4.5	4.5	4.5	V
V _{CCH}	5.5	5.5	5.5	V
V_{PD}		5.0		V ~
VMAX		8.0		. V
V _{IL}	1.4	1.1	0.8	V
V _{IH}	2.1	1.9	1.7	V
V _R	4.0	4.0	4.0	. V
V _F	0.0	0.0	0.0	, V
I _{OL1}	250 .	250	250	mA
lo _{L2}	8.0	8.0	7.5	mA
Vox	40.0	40.0	40.0	· v

Note 1: Temperature Range -55°C to +125°C

PARAMETER	0°C	+25°C	+70°C	UNITS
V _{CCL}	5.00	5.0	5.0	V
V _{CCH}	5.00	5.0	5.0	V
V_{PD}		5.0		V
V_{MAX}		8.0		V
V_{IL}	1.20	1.1	.95	V
V_{IH}	2.00	1.9	1.8	V
V _R	4.00	4.0	4.0	V
V _F	0.45	0.45	0.5	V
I _{OL1}	150	150	150	mA
I _{OL2}	8.0	8.0	7.5	mA

40.0

40.0

Test Limits (Note 1) DH0011

Vox

40.00

	-5	5°C	+2	5°C	+1:	25°C	LINUTO
PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
V _{OL1}	,	0.45		0.4		0.45	V
V _{OL2}		0.45		0.4		0.45	V
V_{OH}	2.20		2.00	,	1.80		V ·
I _R				2.0	1.0	5.0	μΑ
-1 _F		1.60		1.6		1.5	mA
Iox]	ļ		5.0		200	μΑ
1 _{PDH}				30.6			mA
IMAX				29.6			· mA
ton				160			ns
toff				220			ns


Test Limits (Note 2) DH0011C, DH0011CH

DADAMETED	0	°C	+2!	5°C	+7	0°C	
PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
V _{OL1}		0.45		0.45		0.5	V
V_{OL2}		0.45		0.45		0.5	V
VoH	2.05		1.95		1.85		V
I _R				5.0		10.0	μΑ
-1 _F		1.40		1.4		1.35	mA
lox				5.0		200	μΑ
I _{PDH}				30.6			mA
IMAX	1			34.0		1	mA


Note 1: Temperature Range -55°C to +125°C

Note 2: Temperature Range 0°C to +70°C

Switching Time Test Circuit



INPUT AV 12V AV 12V AV 12V AV 12V AV





DH0011A High Voltage High Current Driver


General Description

The DH0011A High Voltage, High Current Driver family consists of hybrid integrated circuits which provide a wide range of variations in temperature range, package, and output current drive capability.

Applications include driving lamps, relays, cores, and

other devices requiring several hundred milliamp currents at voltages up to 50V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects to the base of the output transistor.

Logic Diagram



Ordering Information

NSC Designation	Package	Temperature Range	Output Capability
DH0011AH	H10C	-55°C to +125°C	500 mA

Absolute Maximum Ratings

V_{CC}
Collector Voltage (Output)
Input Reverse Current
Power Dissipation
Operating Temperature Range
Storage Temperature

50V 1.0 mA 800 mW -55°C to +125°C -65°C to +150°C

8V

Electrical Characteristics

Test No.	Pin 1	Pin 2	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	Pin 9	Pin 10	Sense	Min.	Max.
. 1	V _{IH}	ViH	V _{IH}	V _{IH}	GND		GND	I _{OL1}		V _{CC}	V ₈		V _{OL1}
2	VIL		ļ		GND		GND	I _{OL1}	VIL	Vcc	V ₈		V _{OL1}
3	V _{IL}		ĺ		GND	lol2			1	V _{CC}	V ₆	}	V _{OL2}
4	ļ	VIL			GND	I _{OL2}				Vcc	V ₆		V _{OL2}
5			VIL		GND	I _{OL2}				V _{CC}	V ₆		V _{OL2}
6			'-	VIL	GND	l _{OL2}				Vcc	V ₆		V _{OL2}
5 6 7				GND	GND	I _{OL2}			V _{IH}	Vcc	. V ₆		V _{OL2}
8	V _R	GND	GND	GND	GND	"				V _{CC}	1		I _R
9	GND	V _R	GND	GND	GND					V _{CC}	l ₂		I _R
10	GND	GND	V _R	GND	GND	'				V _{CC}	l ₃		l _R
11	GND	GND	GND	٧R	GND					Vcc	14		I _R
12					GND				VR	V _{CC}	وا		I _R —I _F
13	V _F	V _R	V _R	VR .	GND					V _{CC}	11	ł	-IF
14	V _R	VF	V _R	VR	GND					V _{CC}	l ₂		-I _F
15	V _R	V _R	V _F	٧R	GND		'			V _{CC}	l ₃		-IF
16 17	V _R	V _R	V _R	VF	GND					V _{CC}	14		IF
17				GND	GND			ļ	V _F	Vcc	l ₉		IF
18					GND		GND	Ì		V _{CC}	V ₆	V _{OH}	
19	GND]		GND		GND	Vox		V _{CC}	l ₈		lox
20	,				GND					V _{PD}	I ₁₀		PD
21	GND				GND					V _{MAX}	I ₁₀		MAX
22*			ļ		GND					V _{PD}			ton
23*					GND					V _{PD}			toff

^{*}See Test Circuits and Waveforms on Page 3.


Forcing Functions DH0011A

Parameter	−55°C	+25°C	+125℃	Units
				V
V _{CC}	5.0	5.0	5.0	V
V_{PD}		5.0		V
V _{MA} X		8.0		V
V _{IL}	0.85	0.85 .	0.85	V
V _{IH}	1.9	1.8	1.6	V *
V _R	4.5	4.5	4.5	V
V _F	0.45	0.45	0.45	V .
l _{OL1}	500	500	500	mA
l _{OL2}	16	16	16	mA .
V _{ox}	50.0	50.0	50.0	V


Limits DH0011A


Parameter	-5	55°C	+2	25°C	+1	25°C	Units
Latailiafai	Min.	Max.	Min.	Max.	Min.	Max.	Ollits
V _{OL1}		0.6		0.6		0.6	V
V _{OL2}		0.45		0.45		0.45	V
V _{OH}	1.95		1.85	į .	1.65	}	V
† _R				60		60	μΑ
-1 _F		1.6		1.6	1	1.6	mA
lox	Ì		ĺ	5.0		200	μΑ
I _{PD}	ŀ	ł		12.2			mA
I _{MAX}	l l	i	}	10	1	. 1	mA
ton	-	l	ĺ	160	ļ		ns
toff		Į	1	220	(ns

Switching Time Test Circuit



Switching Time Waveforms







Digital Drivers


DH0016CN, DH0017CN, DH0018CN High Voltage High Current Drivers

General Description

This high-voltage, high-current driver family consists of hybrid integrated circuits which provide a wide range of output currents and output voltages. Applications include driving lamps, relays, cores, and other devices requiring up to 500 mA and

withstanding voltages up to 100V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects to the base of the output transistor.

Logic Diagram



Ordering Information

NSC DESIGNATION	PACKAGE	OUTPUT CHARACTERISTICS				
		Maximum Standoff Voltage	Current			
DH0016CN	N10B	70V	250 mA			
DH0017CN	N10B	50 ∨	500 mA			
DH0018CN	N10B	100V	500 mA			

Absolute Maximum Ratings

V_{CC} Input Voltage 8V 8V Collector Voltage DH0016CN 70V DH0017CN 50V **DH0018CN** 100V Output Surge Current DH0016CN 1.0A DH0017CN & DH0018CN 2.0A Power Dissipation 455mW

Operating Temperature Range Storage Temperature

0°C to +70°C -65°C to +150°C

Electrical Characteristics

				 -									
TEST	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	SENSE	LIN	IITS
NO.											OLIVOL	MIN	MAX
2	V _{IH}	ViH	VIH	V _{IH}	GND		GND	I _{OL1}		V _{cc}	V ₈		V _{OL1}
3	VIL				GND		GND	I _{OL1}	VIL	Vcc	V ₈		V _{OL1}
4		VIL			GND		GND	I _{OL1}	VIL	V _{cc}	V ₈		V _{OL1}
5			VIL		GND		GND	I _{OL1}	VIL	Vcc	V ₈		V_{OL1}
6				VIL	GND		GND	I _{OL1}	VIL	V_{CC}	V ₈		V _{OL1}
.7	VIL				GND	I _{OL2}				V _{cc}	V ₆		V _{OL2}
8		VIL			GND	I _{OL2}				V _{cc}	V ₆		V _{OL2}
9			VIL		GND	I _{OL2}				V_{CC}	V ₆		VOL2
10				VIL	GND	I _{OL2}		. [. [V _{cc}	V ₆		V _{OL2}
11				GND	GND	I _{OL2}			ViH	V _{cc}	V ₆		V_{OL2}
12	V _R	GND	GND	GND	GND					V _{cc}	11		I _R
13	GND	VR	GND	GND	GND					V _{cc}	l ₂		l _B
14	GND	GND	V _R	GND	GND			ı		Vcc	l ₃ .		I _R
15	GND	GND	GND	V _R	GND					V_{CC}	14		I _R
16					GND				VR	Vcc	l ₉		I _R
17	V _F	V _R	VR	V _R	GND					V _{cc}	l ₁		-1 _F
18	V _R	V_{F}	VR	V _R	GND					V_{CC}	l ₂		-1 <u>-</u>
19	V _R	V _R	V _F	V _R	GND	'				Vcc	l ₃		-1 _F
20	V _R	VR	VR	V _F	GND					V _{cc}	14		-I _F
21				GND	GND				VF	Vcc	l ₉		-l _F
22					GND		GND			V_{CC}	V ₆	V _{OH1}	,
23	GND				GND	I _{OL3}	GND	Vox		V _{CC} .	l ₈		lox
24					GND	,				V_{PD}	110		l _{PD}
25	GND				GND				GND	V _{MAX}	I ₁₀		IMAX


Forcing Functions

SYMBOL	_0°C	+25°C	+70°C	UNITS
V _{cc}	5.0	5.0	5.0	V
V_{PD}		5.0		V
V _{MAX}		8.0		· V
V _{IL} .	0.85	0.85	0.85	V
V _{IH}	1.9	1.8	1.6	٧.
V _R	4.5	4.5	4.5	V
V _F	0.45	0.45	0.45	V
V _{OX} (DH0016CN)		70	70	V
Vox (DH0017CN)		50	50	V
V _{OX} (DH0018CN)		100	100	V
I _{OL1} (DH0017CN, DH0018CN)	500	500	500	mA
I _{OL1} (DH0016CN)	250	250	250	mA
lors.	16	16	16	mA
lol3	ł	8.0		mA


Test Limits

SYMBOL	0°C	+25°C	+70°C	UNITS
V _{OL1}	0.6	0.6	0.6	V
V _{OL2}	0.45	0.45	0.45	V
V _{OHI}	1.95	1.85	1.65	[. v
I _B		60	60	μΑ
-1 _F	1.6	1.6	.1.6	mA
lox		5.0	200	μΑ
I _{PD}		12.2		mA
IMAX		10		mA


Typical Output Voltages vs Temperature




Typical Switching Times I_C = 250 mA DH0016CN




Typical Switching Times I_C = 500 mA DH0017CN, DH0018CN



Switching Time Test Circuit



Switching Time Waveform



DH0028C/DH0028CN Hammer Driver

General Description


The DH0028C/DH0028CN is a high current hammer driver designed for utilization in a wide variety of printer applications. The device is capable of driving 6 amp pulsed loads at duty cycles up to 10% (1 ms ON/10 ms OFF). The input is DTL/TTL compatible and requires only a single voltage supply in the range of 10V to 45V.

*Previously called NH0028C/NH0028CN

Features


- Low standby power: 45 mW at V_{CC} = 36V, 35 mW at V_{CC} = 28V.
- AND input with expander affords logic flexibility.
- Fast turn-on, typically 200 ns.

Molded Dual-In-Line Package




Connection Diagrams

Metal Can Package



Order Number DH0028CH See Package H10F

Typical Applications



^{*}Use one decoupling capacitor per six hammer drivers for improved AC noise immunity.

10

^{**}Zener is used to control the dynamics of the hammer.

Absolute Maximum Ratings

Continuous Supply Voltage	· 45V
Instantaneous Peak Supply Voltage	
(Pin 1 to Ground for 0.1 sec)	60V
Input Voltage	5.5V
Expander Input Current	5.0 mA
Peak Output Current (1 ms ON/10 ms OFF)	6.5A
Continuous Output Current DH0028C at 25°C	750 mA
DH0028CN at 25°C	1000 mA
Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to +175°C
Lead Soldering Temperature (10 sec)	300°C

Electrical Characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 10V to 45V	2.0			٧
Logical "0" Input Voltage	V _{CC} = 10V to 45V			0.8	v
Logical "0" Input Current	V _{CC} = 45V, V _{IN} = 0.4V		0.8	1.0	mA
Logical "1" Input Current	V _{CC} = 45V, V _{IN} = 2.4V V _{CC} = 45V, V _{IN} = 5.5V		0.5	5.0 100.0	μΑ μΑ
Logical "1" Output Voltage	V _{CC} = 45V, V _{IN} = 2.0V, l _{OUT} = 1.6A V _{CC} = 36V, V _{IN} = 2.0V,	43.0	43.5		V
	Ι _{Ουτ} = 5Α (Note 2)	33.5	34.0		v
Logical "0" Output Voltage	V _{CC} = 45V, R _L = 1k, V _{IN} = 0.8V		.020	100	V
OFF Power Supply Current	V _{CC} = 45V, V _{IN} = 0.0V		1.6	2.0	mA.
Rise Time (10% to 90%)	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		0.2		μs
Fall Time (90% to 10%)	V _{CC} - 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		3.0		μς
Ton	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		0.4		μς
Toff	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		7.0		μς


Note 1: These specifications apply for ambient temperatures from 0°C to 70°C unless otherwise specified. All typical values are for 25°C ambient.

Note 2: Measurement made at 1 ms ON and 10 ms OFF.

Note 3: Power ratings for the DH0028C are based on a maximum junction temperature of 175°C and a thermal resistance of 210°C/W.

Note 4: Power ratings for the DH0028CN are based on a maximum junction temperature of 175° C and a thermal resistance of 150° C/W.

Typical Performance Characteristics



DH0034/DH0034C High Speed Dual Level Translator


General Description


The DH0034/DH0034C is a high speed level translator suitable for interfacing to MOS or junction FET analog switches. It may also be used as a universal logic level shifter capable of accepting TTL/DTL input levels and shifting to CML, MOS, or SLT levels.

Features

- Fast switching, t_{pd0}: typically 15 ns; t_{pd1}: typically 35 ns
- Large output voltage range: 25V
- Input is TTL/DTL compatible
- Low output leakage: typically 0.1 μA


Schematic and Connection Diagrams





Metal Can Package

Order Number DH0034H or DH0034CH See Package H10F




Dual-in-Line Package


Order Number DH0034 or DH0034CD See Package D14D

Typical Applications

5 MHz Analog Switch



TTL to IBM (SLT) Logic Levels



Absolute Maximum Ratings

V _{CC} Supply Voltage	7.0V
Negative Supply Voltage	-30V
Positive Supply Voltage	+25 V
Differential Supply Voltage	25 V
Maximum Output Current	100 mA
Input Voltage	+5.5 V
Operating Temperature Range	
DH0034	-55°C to +125°C
DH0034C	0°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

Electrical Characteristics (See Notes 1 and 2)

D	O an dialon a		DH0034			DH0034C		Hm2t-
Parameter	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Logical "1" Input Voltage	V _{CC} = 4.5 V V _{CC} = 4.75 V	2.0			2.0		,	٧
	$V_{CC} = 5.5 V$ $V_{CC} = 5.25 V$			0.8			0.8	V
0	$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.4 \text{ V}$ $V_{CC} = 5.25 \text{ V}, V_{IN} = 2.4 \text{ V}$			40			40	μΑ
	$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$ $V_{CC} = 5.25 \text{ V}, V_{IN} = 5.5 \text{ V}$			1.0			1.0	mA
	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$ $V_{CC} = 5.25 \text{ V}, V_{IN} = 0.4 \text{ V}$			-1.6			-1.6	mA
Power Supply Current Logic "0"	(Note 3) $V_{CC} = 5.5 V$, $V_{IN} = 4.5 V$ $V_{CC} = 5.25 V$, $V_{IN} = 4.5 V$,	30	38		30	38	mA
Power Supply Current Logic "1"	(Note 3) $V_{CC} = 5.5V$, $V_{IN} = 0V$ $V_{CC} = 5.25V$, $V_{IN} = 0V$		37	48		37	48	mA
	$V_{CC} = 4.5 \text{ V}, I_{OUT} = 100 \text{ mA}$ $V_{CC} = 4.5 \text{ V}, I_{OUT} = 50 \text{ mA}$		V ⁻ + 0.50 V ⁻ + 0.3	V- + 0.50		V ⁻ + 0.50 V ⁻ + 0.3		V
Output Leakage Current	$V_{CC} = 5.5 \text{ V}, V_{1N} = 0.8 \text{ V}$ V+-V-=25 V		0.1	5.0		0.1	5.0	μΑ
	$V_{CC} = 5.0 \text{ V}, V_3 = 0 \text{ V}, T_A = 25^{\circ}\text{C}$ $V^- = 25 \text{ V}, R_L = 510 \Omega$		15	25		15	35	ns
	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$ $V^- = -25 \text{ V}, R_L = 510 \Omega$		35	75		35	75	ns

Note 1: The specifications apply over the temperature range -55° C to $+125^{\circ}$ C for the DH0034 and 0°C to $+85^{\circ}$ C for the DH0034C with a 510Ω resistor connected between output and ground, and V⁻ connected to -25V, unless otherwise specified.

Note 2: All typical values are for $T_A = 25$ °C.

Note 3: Current measured is total drawn from V_{CC} supply.

Note 4: Power rating for the TO-5 metal can based on a maximum junction temperature of 175°C and $\theta_{JA} = 210$ °C/W.

Note 5: Power rating for the Cavity DIP based on a maximum junction temperature of 175°C and θ_{JA} = 180°C/W.

When both inputs of the DH0034 are raised to logic "1", the input AND gate is turned "on" allowing Q1's emitter to become forward biased. Q1 provides a level shift and constant output current. The collector current is essentially the same as the emitter which is given by $\frac{V_{C\,C}-V_{B\,E}}{R1}$ Approximately 7.0 mA flows out of Q1's collector.

Applications Information

1. Paralleling the Outputs


The outputs of the DH0034 may be paralleled to increase output drive capability or to accomplish the "wire OR". In order to prevent current hogging by one output transistor or the other, resistors of 2 ohms/100 mA value should be inserted between the emitters of the output transistors and the minus supply.

2. Recommended Output Voltage Swing

The graph shows boundary conditions which govern proper operation of the DH0034. The range of operation for the negative supply is shown on the X axis and must be between -3V and -25V. The allowable range for the positive supply is governed by the value chosen for V⁻. V⁺ may be selected by drawing a vertical line through the selected value for V⁻ and terminated by the


About 2 mA of Q1's collector current is drawn off by pull down resistor, R2. The balance, 5 mA, is available as base drive to Q2 and to charge its associated Miller capacitance. The output is pulled to within a $\rm V_{SAT}$ of $\rm V^-$. When either (or both) input to the DH0034 is lowered to logic "0," the AND gate output drops to 0.2V turning Q1 off. Deprived of base drive Q2 rapidly turns off causing the output to rise to the $\rm V_3$ supply voltage. Since Q2's emitter operates between 0.6V and 0.2V, the speed of the DH0034 is greatly enhanced.

boundaries of the operating region. For example, a value of V⁻ equal to -6V would dictate values of



 V^{+} between -5V and +19V. In general, it is desirable to maintain at least 5V difference between the supplies.

Switching Time Waveforms





Digital Drivers

DH0035/DH0035C PIN Diode Driver

General Description

The DH0035/DH0035C is a high speed digital driver designed to drive PIN diodes in RF modulators and switches. The device is used in conjunction with an input buffer such as the DM7830/DM8830 or DM5440/DM7440.

Features


- Large output voltage swing 30V
- Peak output current in excess of 1 Amp
- Inputs TTL/DTL compatible

- Short propogation delay 10 ns
- High repetition rate 5 MHz


The DH0035/DH0035C is capable of driving a variety of PIN diode types including parallel, serial, anode grounded and cathode grounded. For additional information, see AN-49 PIN Diode Drivers.

The DH0035 is guaranteed over the temperature range -55° C to $+125^{\circ}$ C whereas the DH0035C is guaranteed from 0° C to 85° C.

Schematic and Connection Diagrams




Metal Can Package



Order Number DH0035G or DH0035CG See Package H12B

Typical Applications



Absolute Maximum Ratings

V⁻ Supply Voltage Differential (Pin 5 to Pin 1 or 2) 40V V' Supply Voltage Differential (Pin 1 or 2 to Pin 8 or 9) 30V Input Current (Pin 3 or 7) ±75,mA Peak Output Current ±1.0 Amps Power Dissipation (Note 3) 1.5W Storage Temperature Range Operating Temperature Range DH0035 DH0035C

Lead Temperature (Soldering, 10 sec)

-65°C to +150°C -55°C to +125°C 0°C to +85°C 300°C

Electrical Characteristics (Notes 1 and 2)


PARAMETER	CONDITIONS		LIMITS		LINUTE	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Input Logic "1" Threshold	V _{OUT} = -8V, R _L = 100Ω		1.0	2.0	V	
Input Logic "O" Threshold	V _{OUT} = +8V, R _L = 100Ω	0.4	0.6		v	
Positive Output Swing	I _{OUT} = 100 mA	7.0	+8.0		V	
Negative Output Swing	I _{OUT} = ·100 mA		-8.0	-7.0	V ·	
Positive Short Circuit Current	$V_{IN} = 0V$, $R_L = 0\Omega$ (Pulse Test; Duty Cycle $\leq 3\%$)	400	800		mA	
Negative Short Circuit Current	V_{IN} = 1.5V, I_{IN} = 50 mA, R_L = 0 Ω (Pulse Test, Duty Cycle $\leq 3\%$)	800	1000		mA	
Turn-On Delay	V _{IN} = 1.5V, V _{OUT} = -3V		· 10	15	ns	
Turn-Off Delay	V _{IN} = 1.5V, V _{OUT} = +3V		15	30	ns	
On Supply Current	V _{IN} = 1.5V		45	60	mA .	

Note 1: Unless otherwise specified, these specifications apply for $V^+ = 10.0V$, $V^- = -10.0V$, pin 5 grounded, over the temperature range -55°C to +125°C for the DH0035, and 0°C to 85°C for the DH0035C.

Note 2: All typical values are for $T_A = 25^{\circ}C$.


Note 3: Derate linearly at 10 mW/°C for ambient temperatures above 25°C.

Typical Applications (Cont'd)



Note: Anode Grounded PIN diode: R_M = 56 Ω limits diode forward current to 100 mA. Typical switching for HP33622A, RF turn-on 5 ns; turn-off 4 ns. C1 = 470 pF, C2 = 0.1 μ F, R_M = 0 Ω .

Alternate Current Limiting



10-25



DH0069 High Voltage Octal Driver for Electrostatic Printers


General Description


The DH0069 is an eight-channel, high-voltage driver capable of switching over 400V into capacitive loads such as stylus and segment drivers in electrostatic printers. Encased in a 32-pin dual-in-line package, the driver's inputs are TTL compatible and the output transistors are diode protected.

Features

- 8 µs matched switching time
- 425 V supply capability
- 8 drivers per package

Schematic and Connection Diagram





Order Number DH0069 See NS Package HY32A

Absolute Maximum Ratings (Note 1)

Supply Voltage

DH0069

425 V

Input Voltage (Ref. V-) V_{IN}

-6 to +18 V 3.66 W

Power Dissipation

T_A ≤ 25°C

Derate linearly at 35°C/W to 2.33W at 70°C

T_C ≤ 25°C

6.25 W

Derate linearly at 20°C/W to 4.0W at 70°C

IOPK Peak Output Current

20 mA

Short Circuit Duration

 $(R_{EXT} = 470 \text{ k}\Omega, V^{+} = 425 \text{ V}, T_{C} = 25 ^{\circ}\text{C})$

Any Single Output

10 Sec.

All Outputs Simultaneously (1% Duty Cycle)

50 mS 0°C to 70°C

Operating Temperature Range T_{STG} Storage Temperature Range

-65°C to +150°C

Lead Temperature (Soldering, 10 Sec.)

300°C

Electrical Characteristics $R_{EXT} = 470 \text{ k}\Omega$, $T_A = 0^{\circ}\text{C}$ to 70°C , $V^+ = 400 \text{ V}$

DC Characteristics


	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{IH}	High Level Input Voltage		2.0			
VIL	Low Level Input Voltage				0.4	1
V _{OH}	High Level Output Voltage	$V_{IN} = 0.4 \text{ V}, R_L = 10 \text{ M}\Omega$	380			V
V _{XSAT}	Saturation Voltage (All EXT Pins)	V _{IN} = 2.0 V, I _{EXT} = 2.0 mA (See Fig. 3)			2.0	
	R ₁		1.98	2.20	2.42	
	R ₂		7.38	8.20	9.02	kΩ
	R ₃		19.8	22.0	24.2	1

AC Characteristics TA = 25°C

	Parameter	Conditio	ns (Note 2)	Min.	Тур.	Max.	Units
t _{PHL}	Propagation Delay	$V_{IN} = 0.4 V$	$C_L = 50 pF$		4.0	10	μS
	High to Low Output	to 2.0 V	$C_L = 15 pF$ $R_L = 1 M\Omega$		1.8		μS
t _{PLH}	Propagation Delay		$C_L = 50 pF$		14	24	μS
	Low to High Output	to 0.4 V	$C_L = 15 pF$ $R_L = 1 M\Omega$		12		μS
Δt _{PLH}	Differential Propagation Delay (Matching Between Sections)	C _L = 50 pF				8.0	μS

Note 1: Absolute maximum ratings are those values beyond which reliable operation cannot be guaranteed.

Note 2: C_L includes oscilloscope probe capacitance.





Section 11

A/D Converters

11



Section 11. Analog-to-Digital Converters

Resolution	Supplies	Maximum	Conversion	Part N	umber	Page	
(Bits)	(V)	Non-Linearity	Time	-55°C to +125°C	-25°C to +85°C	Number	
12	+5 to ±15	±½LSB	100μs	ADC1210	ADC1210C	11-14	
12	+5 to ±15	±2LSB	100 μs	ADC1211	ADC1211C	11-14	
12	+5, ±15	±½LSB	25μs	- .	ADC1280	11-4	
12	+5, ±15	±2LSB	21μs	_	ADC1080	11-4	

Note: See the Data Acquisition Handbook for National Semiconductor's complete line of converter products.

ADC1080, ADC1280 12-Bit Successive Approximation A/D Converter

General Description

The ADC1080 and ADC1280 are complete successive approximation analog-to-digital converters that include an internal clock, reference and comparator.

The design of the ADC1080 and ADC1280 includes scaling resistors that provide analog signal ranges of $\pm 2.5 \text{V}, \pm 5.0 \text{V}, \pm 10 \text{V}, 0 \text{V}$ to 5V, or 0V to 10V. The 6.2V precision reference may be used for external applications. All digital signals are fully TTL compatible; output data may be read in both serial and parallel form.

The ADC1280 has a maximum linearity of 0.012% of FSR and the ADC1080 has a maximum linearity of 0.048% of FSR. Both grades are specified for use over the -25° C to $+85^{\circ}$ C temperature range and both are available in a 32-pin DIP.

Features

- Completely self-contained with internal reference, clock, and comparator
- High reliability exact replacement for ADC80
- ± 1/2 LSB linearity for ADC1280
- Input voltage ranges of ±2.5V, ±5V, ±10V, 0V to 5V, and 0V to 10V
- 6.2V reference available for external use at 1.5 mA
- Conversion speed 22 µs
- Short cycle and external clock options for faster conversion time

Block Diagram Connection Diagram SHORT CLOCK EXTERNAL CLOCK STATUS CYCLE INHIBIT CLOCKIN **Dual-In-Line Package** vcc <u>"</u> 32 BIT 7 BIT 6 1 CLOCK 31 BIT 8 2 AND CONTROL BIT 5 O 18 CONVERT START COMPARATOR 30 BIT 9 **BIT 4** O 8 MSB 29 BIT 10 BIT 3 O 6 MSB 12-BIT SAF BIT 2 28 BJT 11 **-O** 5 -04 27 BIT 12 LSB MSB BIT 1 -O 3 26 SERIAL OUT -O 2 NÇ -O 1 MS8 BIT 1 25 -15V OR -12V O 32 24 REF OUT -0 31 Vcc **-O** 30 23 CLOCK OUT DIGITAL GND 10 -0 29 COMPARATOR IN 22 STATUS **-**O 28 -O 27 BIPOLAR 12 21 SHORT CYCLE O 16 GAIN ADJUST CLOCK 20 O 12 BIPOLAR OFFSET 10V SPAN IN 13 EXTERNAL CLOCK IN 10V RANGE 19 20V SPAN IN 14 п CONVERT START ANALOG GND 15 6.2V REFERENCE 17 GAIN ADJUST 16 15V OR 12V 25 TOP VIEW REFERENCE OUT NC -Vs

Absolute Maximum Ratings Supply Voltage (V + and V -)

± 18V

Logic Supply Voltage 7۷

Operating Temperature Range Storage Temperature Range

-55°C to +100°C -65°C to +150°C

Reference Input Voltage (V_{REF})

0V, 18V

Lead Temperature (Soldering, 10 seconds)

300°C

Electrical Characteristics

 $T_A = -25$ °C to +85 °C, $V_S = \pm 11.4$ V to ± 16.00 V, $V_{CC} = 4.75$ V to 5.25V unless otherwise noted.

				ADC1280			ADC1080		
Parameter	Coi	nditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
CONVERTER CHARACTE	RISTICS								
Resolution		·	12			10			Bits
Linearity Error	T _A = 25°C				±0.012			±0.048	% FSR (Note 3)
Linearity Error Tempco					±3			±3	ppm of FSR/°C
Differential Linearity Error				± 1/2			± 1/2		LSB
No Missing Codes	(Note 2)	,	12			10			Bits
Full-Scale (Gain) Error	T _A = 25°C	(Note 4)		± 0.1			± 0.1		% FSR
Zero-Scale (Offset) Error	T _A = 25°C (Note 4)			± 0.05 ± 0.1			± 0.05 ± 0.1		%FSR
Full-Scale (Gain) Tempco					± 30			± 30	ppm/°C
Zero-Scale (Offset) Tempco	Unipolar Bipolar				±3 ±15			±3 ±15	ppm of FSR/°C
Analog Input Voltage Range	Unipolar Bipolar		-		0V to 5V, 0 ± 2.5V, ± 5		·•		٧
Input Impedance (Direct Input)	0V to 5V, 0V to 10V, ± 10V			2.5k 5k 10k			2.5k 5k 10k		Ω
REFERENCE CHARACTE	RISTICS								
Reference Voltage	. 18		6.07	6.2	6.33	6.07	6.2	6.33	٧
Tempco of Drift	÷	-		10	20		10	20	ppm/°C
External Use Current					1.5			1.5	mA
Output Impedance				0.05	1.0		0.05	1.0	Ω
DIGITAL AND DC CHARA	CTERISTICS	3							
Logic 1 Input Voltage (Bit Off)	Incl		2.0			2.0			V
Logic 0 Input Voltage (Bit On)	Ext Clock				0.8			0.8	
Logic 1 Input Current	Input	$V_{IN} = 2.5V$		0.05	1		0.05	1	
Logic 0 Input Current	1	V _{IN} = 0V			- 100			-100	μΑ
Logic 0 Output Voltage	I _{OUT} = 3.2	mA			0.4			0.4	V
Logic 1 Output Voltage	$I_{O} = 360 \mu$	A	2.4			2.4] , , ,
Short Circuit Output Current	V _{CC} = Max	(18		- 57	-18		57	mA
Power Supply Current		1+		16			16		mA
,	$T_A = 25$ °C			12			12		mA
	1	Icc		92		ļ	92	 	mA
Power Supply Sensitivity	Vs			0.003		 	0.003		FSR/% V _S FSR/% V _{CC}
	V _{CC}		L	-5	l	1	1 0.0013	<u> </u>	1. 0111/0 VCC

Electrical Characteristics (Continued)

 $T_A = -25$ °C to +85°C, $V_S = \pm 11.4$ V to ± 16.00 V, $V_{CC} = 4.75$ V to 5.25V unless otherwise noted.

				ADC1280		ADC1080			
Parameter	Co	enditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
AC CHARACTERISTI	cs			-					
Conversion Time	T 0580	Internal Clock		22	25			21	
	T _A = 25°C	External Clock		16	18	-		12	μS
Clock Frequency	Internal			. 575			575		kHz
Convert Command			100			100			ns

Note 1: All typical values are for TA = 25°C.


Note 2: Guarantees that for increasing analog voltage, the digital code increases. This specification guarantees monotonicity.

Note 3: FSR means "full-scale range" and is 20V for \pm 10V range, 10V for \pm 5V range.


Note 4: Externally adjustable to zero.

Typical Performance Curves


Linearity Error vs Conversion Time (Normalized)




Maximum Gain Drift Error—% of FSR vs Temperature



Differential Linearity Error vs Conversion Time (Normalized)



Reference Drift — % Error vs Temperature



1.0 Definition of Terms and Applications

The accuracy of an A/D converter is described by the transfer function shown in *Figure 1*. There is an inherent quantization uncertainty of \pm 1/2 LSB associated with the resolution.




FIGURE 1. Transfer Characteristics for an Ideal Bipolar A/D

The remaining errors in the A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error, and power supply rejection. The matching and tracking errors in the ADC1080 and ADC1280 have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors are specified at $\pm\,0.1\%$ FSR for gain and $\pm\,0.05\%$ FSR for offset. These errors may be trimmed to zero by the use of the external trim circuits as shown in Figures 2 and 3. Linearity error is defined as the deviation

from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full-scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in staircase step width between codes from the ideal least significant bit step size (Figure 1).


Monotonic behavior requires that the differential linearity error be less than 1 LSB; however, a monotonic converter can have missing codes.

There are three types of drift error over temperature: offset, gain, and linearity. Offset drift causes a shift of the transfer characteristics left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full-scale point.

1.1 Gain and Offset Error

Initial gain and offset errors are factory trimmed to $\pm 0.1\%$ of FSR ($\pm 0.05\%$ for unipolar offset) at 25°C.

Gain and offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC 1080 and ADC 1280 as shown in *Figures 2 and 3*. Multiturn potentiometers with 100 ppm/ $^{\circ}$ C or better TCRs are recommended for minimum drift over temperature and time. These pots may be any value from 10 k Ω to 100 k Ω . All resistors should be 20% or better. Pin 16 (gain adjust) may be left open if no external adjustment is required.







FIGURE 2. Two Methods of Connecting Optional Offset Adjust with a 0.4% of FSR Range of Adjustment






FIGURE 3. Two Methods of Connecting Optional Gain Adjust with a 0.6% Range of Adjustment

Adjustment Procedure

Offset—Connect the offset potentiometer as shown in Figure 2. Sweep the input through the end point transition voltage that should cause an output transition to all ones.

Adjust the offset potentiometer until the actual end point transition voltage occurs at EINF. The ideal transition voltage values of the input are given in Table I.

Gain—Connect the gain adjust potentiometer as shown in Figure 3. Sweep the input through the end point transition voltage that should cause an output transition to all zeros.

Adjust the gain potentiometer until the actual end point transition voltage occurs E_{IN}^{ON}. Table I details the transition voltage levels required.

1.2 Accuracy Drift vs Temperature

Three major drift parameters degrade A/D converter accuracy over temperature: they are gain, offset and linearity drift. The worst case accuracy drift is the summation of all three drift errors over temperature. Statistically, these errors do not add algebraically, but are random variables which behave as root-sum-squared (RSS) or 1σ errors as follows:

RSS =
$$\sqrt{\in g^2 + \in o^2 + \in e^2}$$

where $\in g$ = gain drift error (ppm/°C)
 $\in o$ = offset drift error (ppm of FSR/°C)
 $\in e$ = linearity error (ppm of FSR/°C)

For unipolar operation, the total RSS drift is ± 30.3 ppm/°C and for bipolar operation, the total RSS drift is ± 33.7 ppm/°C.

1.3 Accuracy vs Speed

In successive approximation A/D converters, the conversion speed affects linearity and differential linearity errors. Conversion speed and its effect on linearity and differential linearity errors for the ADC1080 and ADC1280 are shown in *Figures 3 and 4*.




FIGURE 4. Input Scaling Circuit

The ADC1080 and ADC1280 conversion speeds are specified for a maximum linearity error of \pm 1/2 LSB and a differential linearity error of \pm 1/2 LSB with the internal clock. Faster conversion speeds up to 23 μs for 12 bits, 12 μs for 10 bits, and 6 μs for 8 bits are possible with an external clock.

1.4 Power Supply Sensitivity

Changes in the DC power supplies will affect the accuracy of the ADC1080 and ADC1280. Normally, regulated power supplies with 1% or less ripple are recommended.

1.5 Layout Precautions

Analog and digital commons are not connected internally in the ADC1080 and ADC1280, but should be connected together as close to the unit as possible, preferably to a large ground plane under the A/D. If these grounds must be run separately, use a wide conductor pattern between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout.

1.6 Input Scaling

The ADC1080 and ADC1280 input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table I. See *Figure 4* for circuit details.

TABLE I. INPUT SCALING CONNECTIONS

Input Signal Range	Output Code	Connect Pin 12 To Pin	Pin 12 Pin 14	
± 10V	COB or CTC	11	Input Signal	14
± 5V	COB or CTC	, 11	Open	, 13
± 2.5V	COB or CTC	- 11	Pin 11	13
0V to 5V	CSB	15	Pin 11	13
0V to 10V	CSB	15	Open	13

2.0 Functional Description


On receipt of a CONVERT START command, the ADC1080 and ADC1280 convert the voltage at its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: the 12-bit successive approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

2.1 Timing

The Timing Diagram is shown in *Figure 5*. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All SAR parallel bit and STATUS flip-flops are initialized on the leading edge, and the gated clock inhibit signal is removed on the trailing edge of the CONVERT START signal. At time t0, B1 is reset and B2-B12 are set unconditionally. At 11 the bit 1 decision is made (keep) and bit 2 is unconditionally reset. At t2, the bit 2 decision is made (keep) and bit 3 is reset unconditionally. This se-

quence continues until the bit 12 (LSB) decision (keep) is made at t12. After a 40 ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the Logic 0 state.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see *Figure 5*).



Note 1: The convert start pulse width is 100 ns min and must remain low during a conversion. The conversion is initiated by the rising edge of the convert command.

Note 2: $25 \mu s$ for 12 bits and 21 μs for 10 bits (max).

Note 3: MSB decision

Note 4: LSB decision 40 ns prior to the status going low.

*Bit decisions

FIGURE 5. Timing Diagram (Binary Code 011001110110)

Incorporation of this 40 ns delay guarantees that the parallel (and serial) data are valid at the Logic 1 to Logic 0 transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.

2.2 Digital Output Data

Both parallel and serial data from TTL storage registers are in negative true form. Parallel data output coding is complementary binary for unipolar ranges and either complementary offset binary or complementary two's complement binary, depending on whether bit 1 (pin 6) or its logical inverse bit 1 (pin 8) is used as the MSB. Parallel data becomes valid approximately 40 ns before the STATUS flag returns to Logic 0, permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Serial data coding is complementary binary for unipolar input ranges and complementary offset binary for bipolar input ranges. Serial output is by bit (MSB first, LSB last) in NRZ (non-return-to-zero) format. Serial and parallel data outputs change state on positive-going clock edges. Serial data is guaranteed valid 200 ns after the rising clock edges, permitting serial data to be clocked directly into a receiving register on these edges as shown in *Figure 5*. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in *Figure 5*. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge. All serial data bits will have been correctly transferred and be in the receiving shift register locations shown at the completion of the conversion period.

2.3 Short Cycle Input

A short cycle input, pin 21, permits the timing cycle shown in *Figure 5* to be terminated after any number of desired

bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, pin 21 is connected to 5V (pin 9). When 10-bit resolution is desired, pin 21 is connected to bit 11 output pin 28. The conversion cycle then terminates, and the STATUS flag resets after the bit 10 decision (t10 + 40 ns in the Timing Diagram of *Figure 5*). Short cycle pin connections and associated maximum 12-bit, 10-bit and 8-bit conversion times are summarized in Table II.

TABLE II. SHORT CYCLE CONNECTIONS

Connect Short Cycle Pin 21 To Pin	Bits	Resolution (% FSR)	Maximum Conversion Time (μs)	Status Flag Reset
9	12	0.024	25	t12 + 40 ns
. 28	10	0.100	21	t10 +40 ns
30	8	0.390	17	t8 + 40 ns

2.4 Control Modes

The timing sequence of the ADC1080 and ADC1280 allows the device to be easily operated in a variety of systems with different control modes. The most common control modes are illustrated in *Figures 6-9*.

2.5 Calibration

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in *Figures 10 and 11*, are used for device calibration. To prevent interaction of these two adjustments, zero is always adjusted first and then gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and – FS for bipolar input ranges). Gain is adjusted with the analog input near the most postive end of the analog range.




FIGURE 6. Internal Clock—Normal Operating Mode. Conversion Initiated by the Rising Edge of the Convert Command. The Internal Clock Runs Only During Conversion.




FIGURE 7. Continuous Conversion with External Clock. Conversion is Initiated by 14th Clock Pulse. Clock Runs Continuously.




FIGURE 8. Continuous External Clock. Conversion Initiated by Rising Edge of Convert Command. The Convert Command Must be Synchronized with Clock.




FIGURE 9. Continuous Conversion with Internal Clock. Conversion is Initiated by the 14th Clock Pulse. Clock Runs Continuously. The Oscillator Formed by Gates 2 and 3 Insures that the Conversion Process will Start When Logic Power is First Turned On.




FIGURE 10. Analog and Power Connections for Unipolar 0V-10V Input Range




FIGURE 11. Analog and Power Connections for Bipolar ± 10V Input Range

-10V to +10V Range: Set analog input to -9.9951V; adjust zero for 111111111110 digital output (complementary offset binary) code. Set analog input to +9.9902V; adjust gain for 0 0 0 0 0 0 0 0 0 0 1 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.0000V; digital output (complementary offset binary) code should be 0 1 1 1 1 1 1 1 1 1 1 1 1.

Other Ranges: Representative digital coding for 0V to 10V and – 10V to +10V ranges is given above. Coding relationships and calibration points for 0V to 5V, – 2.5V to +2.5V and –5V to +5V ranges can be found by halving the corresponding code equivalents listed for the 0V to 10V and –10V to +10V ranges, respectively.

Zero and full-scale calibration can be accomplished to a precision of approximately \pm 1/4 LSB using the static adjustment procedure described in paragraph 1.1. By summing a small sine or triangular wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level.

TABLE III. INPUT VOLTAGES AND CODE DEFINITIONS

Binary (BIN) Output	INPUT VOLTAGE RANGE AND LSB VALUES								
Analog Input Voltage Range	Defined As:	± 10V	±5V	± 2.5V	0V to 20V	0V to 10V	0V to 5V		
Code Designation		COB* or CTC**	COB* or CTC**	COB* or CTC**	CSB***	CSB***	CSB***		
One Least Significant Bit (LSB)	FSR 2 ⁿ n = 8 n = 10 n = 12	20 V 2 ⁿ 78.13 mV 19.53 mV 4.88 mV	10V 2 ⁿ 39.06 mV 9.77 mV 2.44 mV	5V 2 ⁿ 19.53 mV 4.88 mV 1.22 mV	20 V 2 ⁿ 78.13 mV 19.53 mV 4.88 mV	10V 2 ⁿ 39.06 mV 9.77 mV 2.44 mV	5V 2 ⁿ 19.53 mV 4.88 mV 1.22 mV		
Transition Values MSB LSB									
0 0 00 0 0**** 0 1 11 1 1	+ Full-Scale Mid-Scale	10V - 3/2 LSB 0	5V - 3/2 LSB	2.5V - 3/2 LSB 0	20V - 3/2 LSB 10V	10V - 3/2 LSB 5V	5V - 3/2 LSE 2.5V		
111110	- Full-Scale	-10V +1/2 LSB	-5V +1/2 LSB	- 2.5V + 1/2 LSB	0 +1/2 LSB	0 +1/2 LSB	0 +1/2 LSB		

^{*}COB = Complementary Offset Binary.

Ordering Information

Temperatu	re Range	- 25°C to +85°C
Linearity	0.012%	*ADC1280HCD ADC80AG-12 ADC80AGZ-12
(Accuracy)	0.048%	*ADC1080HCD ADC80AG-10 ADC80AGZ-10
Package		D32B

^{*}Devices may be ordered by either part number

Contact National Semiconductor Corp., Product Marketing Group for Package and Ordering Information

^{**}CTC = Complementary Two's complement — obtained by using the complement of the most significant bit (MSB). MSB is available on pin 8.

^{***}CSB = Complementary Straight Binary.

^{****}Voltages given are the nominal value for transition to the code specified.



Analog-to-Digital Converters

ADC1210, ADC1211 12-Bit CMOS A/D Converters

General Description

The ADC1210, ADC1211 are low power, medium speed, 12-bit successive approximation, analog-to-digital converters. The devices are complete converters requiring only the application of a reference voltage and a clock for operation. Included within the device are the successive approximation logic, CMOS analog switches, precision laser trimmed thin film R-2R ladder network and FET input comparator.

The ADC1210 offers 12-bit resolution and 12-bit accuracy, and the ADC1211 offers 12-bit resolution with 10-bit accuracy. The inverted binary outputs are directly compatible with CMOS logic. The ADC1210, ADC1211 will operate over a wide supply range, convert both bipolar and unipolar analog inputs, and operate in either a continuous conversion mode or logic-controlled


START-STOP conversion mode. The devices are capable of making a 12-bit conversion in $100 \, \mu s$ typ, and can be connected to convert 10 bits in $30 \, \mu s$.

Both devices are available in military and industrial temperature ranges.


Features

- 12-bit resolution
- ±1/2 LSB linearity
- Single +5V to ±15V supply range
- 100 μs 12-bit, 30 μs 10-bit conversion rate
- CMOS compatible outputs
- Bipolar or unipolar analog inputs
- = 200 kΩ analog input impedance
- Low cost

Block Diagram



Connection Diagram



Order Number ADC1210HCD, ADC1211HCD, ADC1210HD or ADC1211HD See NS Package D24D

Absolute Maximum Ratings

 Maximum Reference Supply Voltage (V*)
 16V

 Maximum Negative Supply Voltage (V*)
 -20V

 Voltage At Any Logic Pin
 V*+ 0.3V

 Analog Input Voltage
 ±15V

 Maximum Digital Output Current
 ±10 mA

 Maximum Comparator Output Current
 50 mA

 Comparator Output Short-Circuit Duration
 5 Seconds

 Power Dissipation
 See Curves

 Operating Temperature Range
 -55°C to +125°C

 ADC1210HD, ADC1211HDD
 -25°C to +85°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 seconds)
 300°C

DC Electrical Characteristics (Notes 1 and 2)

PARAMETER	CONDITIONS	L	ADC121	0	ADC1211			UNITS	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONITS	
Resolution /		12			12			Bits	
Linearity Error	(Note 3)								
	f _{CLK} = 65 kHz, T _A = 25°C			±0.0122			±0.0488	% FS	
	fCLK = 65 kHz			±0.0244				% FS	
Full Scale Error	T _A = 25°C, Unadjusted			0.1			0.25	% FS	
Zero Scale Error	T _A = 25°C, Unadjusted			0.1			0.25	% FS	
Quantization Error			ļ	±1/2			±1/2	LSB	
Input Resistor Values	R27, R28		20			20		$k\Omega$	
Input Resistor Values	R25, R26		200			200]	$k\Omega$	
Input Resistor Ratios	R25/R26, R27/R28			0.1			0.1	%	
Logic "1" Input Voltage		8			8			V	
Logic "0" Input Voltage		1 .		2			2	V	
Logic "1" Input Current	V _{IN} = 10.24V			1			1	μΑ	
Logic "0" Input Current	V _{IN} = 0V			-1			-1	μΑ	
Logic "1" Output Voltage	I _{OUT} ≤ −1 μA	9.2			9.2			V	
Logic "0" Output Voltage	I _{OUT} ≤ 1 μA		-	0.5			0.5	V	
Positive Supply Current	$V^{+} = 15V$, $f_{CLK} = 65 \text{ kHz}$, $T_{A} = 25^{\circ}\text{C}$		5	8		5	8	mA	
Negative Supply Current	V ⁻ = -15V, T _A = 25°C		4	6		4	6	mA	

AC Electrical Characteristics TA = 25°C, (Notes 1 and 2)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Conversion Time			100	200	μs
Maximum Clock Frequency			130	65	kHz
Clock Pulse Width		100	50		, ns
Propagation Delay From Clock to Data Output (Q0 to Q11)	$t_r \le t_f \le 10 \text{ ns}$		60	150	ns
Propagation Delay From Clock to Conversion Complete	$t_r \le t_f \le 10 \text{ ns}$		60	150	ns
Clock Rise and Fall Time				5	μs
Input Capacitance			10		pF
Start Conversion Set-Up Time		30			ns

Note 1: Unless otherwise noted, these specifications apply for V⁺ = 10.240V, V⁻ = -15V, over the temperature range -55°C to +125°C for the ADC1210HD,ADC1211HD, and -25°C to +85°C for the ADC1210HCD, ADC1211HCD.


Note 2: All typical values are for $T_A = 25^{\circ}C$.


Note 3: Unless otherwise noted, this specification applies over the temperature range -25°C to +85°C. Provision is made to adjust zero scale error to 0V and full-scale to 10.2375V during testing. Standard linearity test circuit is shown in Figure 5a.

Schematic Diagram



Note: 3 bits shown for clarity





1.0 THEORY OF OPERATION

The ADC1210; ADC1211 are successive approximation analog-to-digital converters, i.e., the conversion takes place 1 bit at a time by comparing the output of the internal D/A to the (unknown) input voltage. The START input (pin 13), when taken low, causes the register to reset synchronously on the next CLOCK low-to-high transition. The MSB, Q11 is set to the low state, and the remaining bits, Q0 through Q10, will be set to the high state. The register will remain in this state until the SC input is taken high. When START goes high, the conversion will begin on the low-to-high transition of the CLOCK pulse. Q11 will then assume the state of pin 23. If pin 23 is high, Q11 will be high; if pin 23 is low, Q11 will remain low. At the same time, the next bit, Q10 is set low. All remaining bits, Q0—Q9

will remain unchanged (high). This process will continue until the LSB (Q0) is found. When the conversion process is completed, it is indicated by CONVERSION COMPLETE (CC) (pin 14) going low. The logic levels at the data output pins (pins 1–12) are the complemented-binary representation of the converted analog signal with Q11 being the MSB and Q0 being the LSB. The register will remain in the above state until the \overline{SC} is again taken low.

An application example is shown in *Figure 1*. In this case, a 0 to -10.2375V input is being converted using the ADC1210 with $V^+ = 10.240V$, $V^- = -15V$. *Figure 1b* is the timing diagram for full scale input. *Figure 1c* is the timing diagram for zero scale input, *Figure 1d* is the timing diagram for -3.4125V input (010101010101 = output).




FIGURE 1a. ADC1210 Connected for 0V to -10.2375V (Natural Binary Output)




FIGURE 1b. Timing Diagram for VIN = Full Scale Input




FIGURE 1c. Timing Diagram for VIN = Zero Scale




FIGURE 1d. Timing Diagram for $V_{1N} = -3.4125V$ (010101010101)

TABLE I. Pin Assignments and Explanations PIN NUMBER MNEMONIC **FUNCTION** 1-12 Q11-Q0 Digital (data) output pins. This information is a parallel 12-bit complemented binary representation of the converted analog signal. All data is valid when "Conversion Complete" goes low. Logic levels are ground and V^+ . SC Start Conversion is a logic input which causes synchronous reset of the successive approx-13 imation register and initiates conversion. Logic levels are ground and V⁺. \overline{cc} "Conversion Complete" is a digital output signal which indicates the status of the con-14 verter. When CC is high, conversion is taking place, when low conversion is completed. Logic levels are ground and V⁺. 15, 16 R27, R28 R27 and R28 are two application resistors connected to the comparator non-inverting input. The resistors may be used in various modes of operation. Their nominal values are 20 k Ω each. See Applications section. 17 +IN Non-inverting input of the analog comparator. This node is used in various configurations and for compensation of the loop. See Applications section. 18, 19 R25, R26 R25 and R26 are two application resistors that are tied internally to the inverting input of the comparator. Their nominal values are 200 k Ω each. See Applications section. The R-2R ladder network will have the same temperature coefficient as these 20 v-Negative supply voltage for bias of the analog comparator. Optionally may be grounded or operated with voltages to -20V. 21 GND Ground for both digital and analog signals. V⁺ sets both maximum full scale and input and output logic levels. 22 V⁺(VREF) 23 CO Comparator output. 24 СР Clock is an input which causes the successive approximation (shift) register to advance through the conversion sequence. Logic levels are ground and V⁺.

2.0 APPLICATIONS

2.1 Power Supply Considerations and Decoupling

Pin 22 is both the positive supply and voltage reference input to the ADC1210, ADC1211. The magnitude of V⁺ determines the input logic "1" threshold and the output voltage from the CMOS SAR. The device will operate over a range of V⁺ from 5V to 15V. However, in order to preserve 12-bit accuracy, V⁺ should be well regulated (0.01%) and isolated from external switching transients. It is therefore recommended that pin 22 be decoupled with a 4.7 μ F tantalum capacitor in parallel with a 0.1 μ F ceramic disc capacitor.

The V $^-$ supply (pin 20) provides negative bias for the FET comparator. Although pin 20 may be grounded in some applications, it must be at least 2V more negative than the most negative analog input signal. When a negative supply is used, pin 20 should also be bypassed with 4.7 μ F in parallel with 0.1 μ F.

Grounding and circuit layout are extremely important in preserving 12-bit accuracy. The user is advised to employ separate digital and analog returns, and to make these PC board traces as "heavy" as practical.

2.2 Short Cycle for Improved Conversion Time (Figure 2)

The ADC1210, ADC1211 counting sequence may be truncated to decrease conversion time. For example, when using the ADC1211, 2 clock intervals may be

"saved" if 10-bit conversion accuracy is taking place. The Q2 output should be "OR'd" with CONVERSION COMPLETE (CC) in order to ensure that the register does not lock-up upon power turn-on.




FIGURE 2. Short Cycling the ADC1211 to Improve 10-Bit Conversion Time (Continuous Conversion)

2.3 Logic Compatibility

The ADC1210, ADC1211 is intended to interface with CMOS logic levels: i.e., the logic inputs and outputs are directly compatible with series 54C/74C and CD4000 family of logic components. The outputs of the ADC1210, ADC1211 will not drive LPTTL, TTL or PMOS logic directly without degrading accuracy. Various recommended interface techniques are shown in *Figures 3 and 4*.

2.4 Operating Configurations

Several recommended operating configurations are shown in *Figure 5*.




FIGURE 3. Interfacing an ADC1210, ADC1211 Running on V⁺ > V_{CC}. Example: V⁺ = 10.24V, System V_{CC} = 5V





FIGURE 4. Interfacing an ADC1210, ADC1211 Running on V⁺ < V_{CC}. Example: V⁺ = 5V, V_{CC} = 15V

2.5 Offset and Full Scale Adjust

A variety of techniques may be employed to adjust Offset and Full Scale on the ADC1210, ADC1211. A straight-forward Full Scale Adjust is to incrementally vary V⁺ (VREF) to match the analog input voltage. A recommended technique is shown in Figure 6. An LM199 and low drift op amp (e.g., the LH0044) are used to provide the precision reference. The ADC1210, ADC1211 is put in the continuous convert mode by shorting pins 13 and 14. An analog voltage equal to VREF minus 1 1/2 LSB (10.23625V) is applied to pins 18 and 19, and R1 is adjusted until the LSB flickers equally between logic "1" and logic "0" (all other out-

puts must be stable logic "0"). Offset Null is accomplished by then applying an analog input voltage equal to 1/2 LSB at pins 18 and 19. R2 is adjusted until the LSB output flickers equally between logic "1" and logic "0" (all other bits are stable). In the circuit of Figure 6, the ADC1210, ADC1211 is configured for Complementary Binary logic and the values shown are for V⁺ = 10.240V, VFS = 10.2375V, LSB = 2.5 mV.

An alternate technique is shown in *Figure 7*. In this instance, an LH0071 is used to provide the reference voltage. An analog input voltage equal to V_{REF} minus 1 1/2 LSB (10.23625V) is applied to pins 18 and 19.



Applications Information (Continued)




FIGURE 6. Offset and Full Scale Adjustment for Complementary Binary

R1 is adjusted until the LSB output flickers equally between logic "1" and logic "0" (all other outputs must be a stable logic "0"). For Offset Null, an analog voltage equal to 1/2 LSB (1.25 mV) is then applied to pins 18 and 19, and R2, is adjusted until the LSB output flickers equally between logic "1" and "0".




FIGURE 7. Offset and Full-Scale Adjustment Technique Using LH0071

In both techniques shown, adjusting the Full-Scale first and then Offset minimizes adjustment interaction. At least one iteration is recommended as a self-check.

2.6 Start Pulse Considerations

To assure reliable conversion accuracy, the START (SC) pulse applied to pin 13 of the ADC1210 should be synchronized to the conversion clock. One simple way to do that is the circuit shown in *Figure 8*. Note that once a conversion cycle is initiated, the START signal cannot effect the conversion operation until it is completed.




FIGURE 8. Synchronizing the START Pulse

The circuit insures that in no case can the ADC1210 make an error in the Most Significant Bit (MSB) decision. Without the circuit, it is possible for energy from the trailing edge of an asynchronous START pulse to be coupled into the ADC1210's comparator. If the analog input is near half-scale, the charge injected can force an error in the MSB decision. The circuit allows one clock period for this energy to dissipate before the decision is recorded.

2.7 ADC1210 Conversion at 26 μ s

The ADC1210 can run at 500 kHz clock frequency, or 12-bit conversion time of 26 μs (Figure 9). The comparator output is clamped low until the successive approximation register (SAR) is ready to strobe in the data at the rising edge of the conversion clock. Comparator oscillation is suppressed and kept from influencing the conversion decisions, eliminating the need for the AC hysteresis circuit above clock frequency of 65 kHz that is recommended.




FIGURE 9. Conversion at 26 µs

A complementary phased clock is required. The positive phase is used to clock the converter SAR as is normally the case. The same signal is buffered and inverted by the transistor. The open collector is wire-ORed to the output of the comparator. During the first half of the clock cycle (50% duty cycle), the comparator output is clamped and disabled, though its internal operation is still in normal working order. The last half cycle of the clock unclamps the comparator output. Thus, the output is permitted to slew to the final logic state just before the decision is logged into the SAR. The MM74C906 buffer (or with two inverting buffers) provides adequate propogation delay such that the comparator output data is held long enough to resolve any internal logic setup time requirements.

The 500 kHz clock implies that the absolute minimum amount of time for the comparator output is *unclamped* is 1 μ s. Therefore, if the clock is not 50% duty cycle, this 1 μ s requirement must be observed.

3.0 DEFINITION OF TERMS

Resolution: The Resolution of an A/D is an expression of the smallest change in input which will increment (or decrement) the output from one code to the next adjacent code. It is defined in number of bits, or 1 part in 2ⁿ. The ADC1210 and ADC1211 have a resolution of 12 bits or 1 part in 4,096 (0.0244%).

Quantization Uncertainty: Quantization Uncertainty is a direct consequence of the resolution of the converter. All analog voltages within a given range are represented by a single digital output code. There is, therefore, an inherent conversion error even for a perfect A/D. As an example, the transfer characteristic of a perfect 3-bit A/D is shown in Figure 10.




FIGURE 10. Quantization Uncertainty of a Perfect 3-Bit A/D

As can be seen, all input voltages between 0V and 1V are represented by an output code of 000. All input voltages between 1V and 2V are represented by an output code of 001, etc. If the midpoint of the range is assumed to be the nominal value (e.g., 0.5V), there is an Uncertainty of $\pm 1/2$ LSB. It is common practice to offset the converter 1/2 LSB in order to reduce the Uncertainty to $\pm 1/2$ LSB is shown in *Figure 11*, rather than $\pm 1/2$ LSB or shown in *Figure 10*. Quantization Uncertainty can only be reduced by increasing Resolution. It is expressed as $\pm 1/2$ LSB or as an error percentage of full scale ($\pm 0.0122\%$ FS for the ADC1210).




FIGURE 11. Transfer Characteristic Offset 1/2 LSB to Minimize Quantizing Uncertainty

Linearity Error: Linearity Error is the maximum deviation from a straight line passing through the end points of the A/D transfer characteristic. It is measured after calibrating Zero and Full Scale Error. The Linearity Error of the ADC1210 is guaranteed to be less than $\pm 1/2$ LSB or $\pm 0.0122\%$ of FS and $\pm 0.0488\%$ of FS for the AD1211. Linearity is a performance characteristic intrinsic to the device and cannot be externally adjusted.

Zero Scale Error (or Offset): Zero Scale Error is a measure of the difference between the output of an ideal and the actual A/D for zero input voltage. As shown in Figure 12, the effect of Zero Scale Error is to shift the transfer characteristic to the right or left along the abscissa. Any voltage more negative than the LSB transition gives an output code of 000. In practice, therefore, the voltage at which the 000 to 001 transition takes place is ascertained, this input voltage's departure from the ideal value is defined as the Zero Scale Error (Offset) and is expressed as a percentage of FS. In the example of Figure 12, the offset is 2 LSB's or 0.286% of FS.




FIGURE 12. A/D Transfer Characteristic with Offset

The Zero Scale Error of the ADC1210, ADC1211 is caused primarily by offset voltage in the comparator. Because it is common practice to offset the A/D 1/2 LSB to minimize Quantization Error, the offsetting techniques described in the Applications Section may be used to null Zero Scale Error and accomplish the 1/2 LSB offset at the same time.

Full Scale Error (or Gain Error): Full Scale Error is a measure of the difference between the output of an ideal A/D converter and the actual A/D for an input voltage equal to full scale. As shown in Figure 13, the Full Scale Error effect is to rotate the transfer characteristic angularly about the origin. Any voltage more positive than the Full Scale transition gives an output code of 111. In practice, therefore, the voltage at which the transition from 111 to 110 occurs is ascertained. The input voltage's departure from the ideal value is defined as Full Scale Error and is expressed as a percentage of FS. In the example of Figure 13, Full Scale Error is 1 1/2 LSB's, or 0.214% of FS.




FIGURE 13. Full Scale (Gain Error)

Full Scale Error of the ADC1210, ADC1211 is due primarily to mismatch in the R-2R ladder equivalent output impedance and input resistors R25, R26, R27, and R28. The gain error may be adjusted to zero as outlined in section 2.5.

Monotonicity and Missing Codes: Monotonicity is a property of a D/A which requires an increasing or constant output voltage for an increasing digital input code. Monotonicity of a D/A converter does not, in itself, guarantee that an A/D built with that D/A will not have missing codes. However, the ADC1210 and ADC1211 are guaranteed to have no missing codes.

Conversion Time: The ADC1210, ADC1211 are successive approximation A/D converters requiring 13 clock intervals for a conversion to specified accuracy for the ADC1210 and 11 clocks for the ADC1211. There is a trade-off between accuracy and clock frequency due

to settling time of the ladder and propagation delay through the comparator. By modifying the hysteresis network around the comparator, conversions with 10-bit accuracy can be made in 30 μ s. Replace RA, RB and CA in Figure 5 with a 10 M Ω resistor between pin 23 (Comparator Output) and pin 17 (+ IN), and increase the clock rate to 366 kHz.

In order to prevent errors during conversion, the analog input voltage should not be allowed to charge by more than $\pm 1/2$ LSB. This places a maximum slew rate of 12.5 $\mu V/\mu s$ on the analog input voltage. The usual solution to this restriction is to place a Sample and Hold in front of the A/D. For additional application information, refer to application note AN245.

A/D Converter Products

DM2502, DM2503, DM2504 Successive **Approximation Registers**

General Description

The DM2502, DM2503 and DM2504 are 8-bit and 12-bit TTL registers designed for use in successive approximation A/D converters. These devices contain all the logic and control circuits necessary in combination with a D/A converter to perform successive approximation analog-to-digital conversions.

The DM2502 has 8 bits with serial capability and is not expandable.

The DM2503 has 8 bits and is expandable without serial capability.


The DM2504 has 12 bits with serial capability and expandability.

All three devices are available in ceramic DIP, ceramic flatpak, and molded Epoxy-B DIPs. The DM2502,


DM2503 and DM2504 operate over -55°C to +125°C; the DM2502C, DM2503C and DM2504C operate over 0°C to +70°C.

Features

- Complete logic for successive approximation A/D converters
- 8-bit and 12-bit registers
- Capable of short cycle or expanded operation
- Continuous or start-stop operation
- Compatible with D/A converters using any logic code
- Active low or active high logic outputs
- Use as general purpose serial to parallel converter or ring counter




Connection Diagrams (Dual-In-Line and Flat Packages)



Order Number DM2502J, DM2502CJ, DM2503J, or DM2503CJ See NS Package J16A

Order Number DM2502CN or DM2503CN See NS Package N16A

Order Number DM2502W, DM2502CW, DM2503W, or DM2503CW See NS Package W16A



Order Number DM2504F or DM2504CF See NS Package F24A

Order Number DM2504J or DM2504CJ See NS Package J24A

> Order Number DM2504CN See NS Package N24A

Absolute Maximum Ratings (Note 1)		Operating Conditions					
			MIN	MAX	UNITS		
Supply Voltage Input Voltage Output Voltage	7V 5.5V 5.5V	Supply Voltage, V _{CC} DM2502C, DM2503C, DM2504C	4.75	5.25	V .		
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	-65°C to +150°C 300°C	DM2502, DM2503, DM2504	4.5	5.5	٧		
		Temperature, T _A DM2502C, DM2503C, DM2504C	0	+70	°c		
		DM2502, DM2503, DM2504	– 55	+125	°C		

Electrical Characteristics (Notes 2 and 3) $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $C_L = 15 \, pF$, unless otherwise noted

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage (V _{IH})	V _{CC} = Min	2.0			V
Logical "1" Input Current (I _{IH}) CP Input D, E, S Inputs All Inputs	$V_{CC} = Max$ $V_{IH} = 2.4V$ $V_{IH} = 2.4V$ $V_{IH} = 5.5V$		6 6	40 80 1.0	μΑ
Logical "0" Input Voltage (V _{II})	V _{IH} = 5.5V V _{CC} = Min	1		0.8	. mA.
Logical "O" Input Current (I _{IL}) CP, \$\overline{S}\$ Inputs D, \$\overline{E}\$ Inputs	$V_{CC} = Max$ $V_{IL} = 0.4V$ $V_{IL} = 0.4V$		-1.0 -1.0	-1.6 -3.2	mA mA
Logical "1" Output Voltage (V _{OH})	V_{CC} = Min, t_{OH} = -0.48 mA	2.4	3.6		V
Output Short Circuit Current (Note 4) (I _{OS})	V_{CC} = Max; V_{OUT} = 0.0V; Output High; CP, D, \overline{S} , High; \overline{E} Low	-10	- 20	− 45	mA
Logical "O" Output Voltage (V _{OL})	V_{CC} = Min, I_{OL} = 9.6 mA		0.2	0.4	V
Supply Current (I _{CC}) DM2502C DM2502 DM2503C DM2503C	V _{CC} = Max, All Outputs Low		65 65 60	95 85 90 80	mA mA mA
DM2504C DM2504			90	124 110	mA mA
Propagation Delay to a Logical "0" From CP to Any Output (t _{pd0})		10	18	28	ns
Propagation Delay to a Logical "0" From E to Q7 (Q11) Output (t _{pd0})	CP High, \$\overline{S}\$ Low DM2503, DM2503C, DM2504, DM2504C Only		16	24	ns
Propagation Delay to a Logical "1" From CP to Any Output (t _{pd1})		10	26	38	ns
Propagation Delay to a Logical "1" From E to Q7 (Q11) Output (t _{pd1})	CP High, \$\overline{S}\$ Low DM2503, DM2503C, DM2504, DM2504C Only		13	19	ns
Set-Up Time Data Input (t _{s(D)})		-10	.4	8	ns
Set-Up Time Start Input $(t_{s(\overline{S})})$		0	9	16	ns
Minimum Low CP Width (t _{PWL})			30	42	ns
Minimum High CP Width (t _{PWH})			17	24	ns
Maximum Clock Frequency (f _{MAX})		15	21		MHz

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM2502, DM2503 and DM2504, and across the 0°C to +70°C range for the DM2502C, DM2503C and DM2504C. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Application Information

OPERATION

The registers consist of a set of master latches that act as the control elements in the device and change state on the input clock high-to-low transition and a set of slave latches that hold the register data and change on the input clock low-to-high transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the DM2502 and DM2504 when the clock goes from low-to-high. There are no restrictions on the data input; it can change state at any time except during a short interval centered about the clock low-to-high transition. At the same time that data enters the register bit the next less significant bit register is set to a low ready for the next iteration.

The register is reset by holding the \overline{S} (Start) signal low during the clock low-to-high transition. The register synchronously resets to the state Q7 (11) low, and all the remaining register outputs high. The Q_{CC} (Conversion Complete) signal is also set high at this time. The S signal should not be brought back high until after the clock low-to-high transition in order to guarantee correct resetting. After the clock has gone high resetting the register, the S signal must be removed. On the next clock low-to-high transition the data on the D input is set into the Q7 (11) register bit and the Q6 (10) register bit is set to a low ready for the next clock cycle. On the next clock low-to-high transition data enters the Q6 (10) register bit and Q5 (9) is set to a low. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into Q0, the QCC signal goes low, and the register is inhibited from further change until reset by a Start signal.

The DM2502, DM2503 and DM2504 have a specially tailored two-phase clock generator to provide non-overlapping two-phase clock pulses (i.e., the clock waveforms intersect below the thresholds of the gates

they drive). Thus, even at very slow dV/dt rates at the clock input (such as from relatively weak comparator outputs), improper logic operation will not result.

LOGIC CODES

All three registers can be operated with various logic codes. Two's complement code is used by offsetting the comparator 1/2 full range + 1/2 LSB and using the complement of the MSB ($\overline{Q7}$ or $\overline{Q11}$) with a binary D/A converter. Offset binary is used in the same manner but with the MSB ($\overline{Q7}$ or $\overline{Q11}$). BCD D/A converters can be used with the addition of illegal code suppression logic.


ACTIVE HIGH OR ACTIVE LOW LOGIC

The register can be used with either D/A converters that require a low voltage level to turn on, or D/A converters that require a high voltage level to turn the switch on. If D/A converters are used which turn on with a low logic level, the resulting digital output from the register is active low. That is, a logic "1" is represented as a low voltage level. If D/A converters are used that turn on with a high logic level then the digital output is active high; a logic "1" is represented as a high voltage level.

EXPANDED OPERATION

An active low enable input, \overline{E} , on the DM2503 and DM2504 allows registers to be connected together to form a longer register by connecting the clock, D, and \overline{S} inputs in parallel and connecting the Q_{CC} output of one register to the \overline{E} input of the next less significant register. When the start signal resets the register, the \overline{E} signal goes high, forcing the Q7 (11) bit high and inhibiting the register from accepting data until the previous register is full and its Q_{CC} goes low. If only one register is used the \overline{E} input should be held at a low logic level.

Timing Diagram



Application Information (Cont'd)

SHORT CYCLE

If all bits are not required, the register may be truncated and conversion time saved by using a register output going low rather than the Q_{CC} signal to indicate the end of conversion. If the register is truncated and operated in the continuous conversion mode, a lock-up condition may occur on power turn-on. This condition can be avoided by making the start input the OR function of Q_{CC} and the appropriate register output.

COMPARATOR BIAS

To minimize the digital error below $\pm 1/2$ LSB, the comparator must be biased. If a D/A converter is used which requires a low voltage level to turn on, the comparator should be biased +1/2 LSB. If the D/A converter requires a high logic level to turn on, the comparator must be biased -1/2 LSB.

Definition of Terms

CP: The clock input of the register,

D: The serial data input of the register.

DO: The serial data out. (The D input delayed one bit).

E: The register enable. This input is used to expand the length of the register and when high forces the Q7 (11) register output high and inhibits conversion. When not used for expansion the enable is held at a low logic level (ground).

 $Q_i i = 7$ (11) to 0: The outputs of the register.

Q_{CC}: The conversion complete output. This output remains high during a conversion and goes low when a conversion is complete.

Q7 (11): The true output of the MSB of the register.

 $\overline{\mathbf{Q7}}$ (11): The complement output of the MSB of the register.

 \overline{S} : The start input. If the start input is held low for at least a clock period the register will be reset to Q7 (11) low and all the remaining outputs high. A start pulse that is low for a shorter period of time can be used if it meets the set-up time requirements of the \overline{S} input.

Truth Table

DM2502, DM2503

TIME		INPUTS			OUTPUTS ¹										
t _n	D	s	Ē ²	D03	Ω7	Q6	Q5	Ω4	Q3	Q2	Q1	Q0	QCC		
0	х	L	L	×	Х	Х	Х	Х	X	Х	Х	Х	Х		
1 .	D7	Н	L	x	L	Н	Н	Н	νН .	Н	H	н	Н		
2	. D6	н	L	D7	D7	L	н	н	н	Н	Н	н	Н		
3	· D5	Н	L	D6	D7	D6	L	н -	Н	н	н	н	Н		
4	D4	Н	L ·	D5	D7	D6	D5	L	н	Н	н	Н	Н		
5	D3 :	н	. L	D4	D7	D6	D5	D4	L	н	н	Н	Н		
6 .	D2	Н	L	D3	D7	D6	D5	D4	D3	· L	Н	н	Н		
7	D1	H	L	D2	D7	D6	D5	D4	D3	D2	L	Н	, н		
8	D0	H,	L	- D1	D7	D6	D5	D4	D3	D2	D1	L	Н		
9	×	н	L	D0	D7	D6	D5	D4	D3	D2	D1	D0	L		
10	. X	X	L	×	D7	D6	D5	D4	D3	D2	D1	D0	L		
	х	×	Н	×	Н	NC	NC	NC	NC ·	NC	NC	NC	NC		

Note 1: Truth table for DM2504 is extended to include 12 outputs.

Note 2: Truth table for DM2502 does not include \widetilde{E} column or last line in truth table shown.


Note 3: Truth table for DM2503 does not include D0 column.

H = High Voltage Level

L = Low Voltage Level

X = Don't Care NC = No Change

Typical Applications




n

BCD Illegal Code Suppression

Active Low

Switching Time Waveforms



National Semiconductor

A/D Converter Products

MM54C905/MM74C905 12-Bit Successive Approximation Register

General Description

The MM54C905/MM74C905 CMOS 12-bit successive approximation register contains all the digit control and storage necessary for successive approximation analog-to-digital conversion. Because of the unique capability of CMOS to switch to each supply rail without any offset voltage, it can also be used in digital systems as the control and storage element in repetitive routines.

Features

■ Wide supply voltage range

3.0V to 15V

Guaranteed noise margin

1.0V

High noise immunity

 $0.45~V_{CC}~typ$


Low power TTL compatibility

fan out of 2 driving 74L

- Provision for register extension or truncation
- Operates in START/STOP or continuous conversion mode
- Drive ladder switches directly. For 10 bits or less with 50k/100k R/2R ladder network

Connection Diagram





Order Numbers MM54C905D MM74C905D See Package D24A

Order Number MM74C905N See Package N24A

Truth Table

TIME		INPUTS						(OUTPUT	s							
tn	D	š	Ē	D0	Q11	Q10	Q9	Q8	Ω7	Q6	Ω5	Q4	Q3	Q2	Q1	Q0	CC
0	х	L	L.	×	Х	Х	×	х	Х	Х	Х	Х	Х	X	Х	х	х
1	D11	н	L	×	L	Н	н	н	н	н	н	н	н	н	н	· . H	Н
2	D10	н	L	D11	D11	L	н	н	н	H.	н	Н	н	н	Н	н	Н
3	D9	н	L	D10	D11	D10	L	н -	Н	н	Н	Н	н	н	Н	. н	н
4	D8	н	L	D9	D11	D10	D9	L	Н	н	н	H	н	Н	Н	н	н
5	D7	н	L	D8	D11	D10	D9	D8	L	Н	н	Н	н	н	н	н	н
6	D6	н	L	ָלַם 7	D11	D10	D9	D8	D7	L	н `	н	н	н	Н	н	Н
7	D5	н	L	D6	D11	D10	D9	D8	D7	D6	L	Н	н	н	' н	н	Н
8	D4	Н	L	D5	D11	D10	D9	D8	D7	D6	D5	L	н	Н	Н	н	H
9	D3	н	L	D4	D11	D10	D9	D8	D7	D6	D5	D4	L	н	н	н	Н
10	D2	н	L	D3	D11	D10	D9	D8	D7	D6	D5	D4	D3	L	н	н	Н
11	D1	н	L	D2	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	L	н	н
12	DO	н	L	D1	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	L	н
13	×	н	L	DO	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	L
14	×	×	L	×	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	L
	×	X	н	×	н	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

H = High level L = Low level X = Don't care NC = No change

Absolute Maximum Ratings (Note 1)

Voltage at Any Pin Operating Temperature Range MM54C905

MM74C905

Storage Temperature Range Package Dissipation Operating V_{CC} Range Absolute Maximum V_{CC} Lead Temperature (Soldering, 10 seconds) -0.3V to V_{CC} +0.3V

-55°C to +125°C -40°C to +85°C

-65°C to +150°C · 500 mW 3.0V to 15V

> 16V 300°C

DC Electrical Characteristics Min/max limits apply across temperature range, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	смоѕ то смоѕ					
	Logical "1" Input Voltage (V _{IN(1)})	V _{CC} = 5.0V V _{CC} = 10V	3.5 8.0			V V
	Logical "0" Input Voltage (V _{IN(0)})	V _{CC} = 5.0V V _{CC} = 10V			1.5 2.0	V V
	Logical "1" Output Voltage (V _{OUT(1)})	$V_{CC} = 5.0 \text{V}, I_{O} = -10 \mu \text{A}$ $V_{CC} = 10 \text{V}, I_{O} = -10 \mu \text{A}$	4.5 9.0			V V
	Logical "0" Output Voltage (V _{OUT(0)})	$V_{CC} = 5.0V, I_{O} = 10\mu A$ $V_{CC} = 10V, I_{O} = 10\mu A$			0.5 1.0	. V
	Logical "1" Input Current (I _{IN(1)})	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
	Logical "0" Input Current (IIN(0))	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
	Supply Current (I _{CC})	V _{CC} = 15V		0.05	300	μА
	CMOS/LPTTL INTERFACE					
•	Logical "1" Input Voltage (V _{IN(1)}) MM54C905 MM74C905	V _{CC} = 4.5V V _{CC} = 4.75V	V _{cc} -1.5 V _{cc} -1.5			V V
	Logical "0" Input Voltage (V _{IN(0)}) MM54C905 MM74C905	V _{CC} = 4.5V V _{CC} = 4.75V			0.8 0.8	V V
	Logical "1" Output Voltage (V _{OUT(1)}) MM54C905 MM74C905	$V_{CC} = 4.5V$, $I_{O} = -360\mu A$ $V_{CC} = 4.75V$, $I_{O} = -360\mu A$	2.4 2.4			v v
	Logical "0" Output Voltage (V _{OUT(0)}) MM54C905 MM74C905	$V_{CC} = 4.5V$, $I_{O} = 360\mu A$ $V_{CC} = 4.75V$, $I_{O} = 360\mu A$			0.4 0.4	v v
	OUTPUT DRIVE (See 54C/74C Family (Characteristics Data Sheet)		-	l	
	Output Source Current (I _{SOURCE}) (P-Channel)	$V_{CC} = 5.0V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-1.75	-3.3		mA
	Output Source Current (I _{SOURCE}) (P-Channel)	$V_{CC}^{-} = 10V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-8.0	-15	İ	mA .
	Output Sink Current (I _{SINK}) (N-Channel)	$V_{CC} = 5.0V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	1.75	3.6		mA
	Output Sink Current (I _{SINK}) (N-Channel)	$V_{CC} = 10V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	8.0	16		mA
	Q11-Q0 Outputs R _{SOURCE}	$V_{CC} = 10V \pm 5\%$ $V_{OUT} = V_{CC} - 0.3V$ $T_A = 25^{\circ}C$	150		350	Ω
	R _{SINK}	$V_{CC} = 10V \pm 5\%$ $V_{OUT} = 0.3V$ $T_A = 25^{\circ}C$	80		230	Ω

AC Electrical Characteristics T_A = 25°C, C_L = 50 pF, unless otherwise specified.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Time From Clock Input To Outputs (Q0-Q11) (t _{pd(Q)})	V _{CC} = 5.0V V _{CC} = 10V	-	200 80	350 150	ns ns
Propagation Delay Time From Clock Input To D_O ($t_{pd}(D_O)$)	$V_{CC} = 5.0V$ $V_{CC} = 10V$		180 70	325 125	ns ns
Propagation Delay Time From Register Enable (\overline{E}) To Output (Q11) $(t_{pd}(\overline{E}))$	V _{CC} = 5.0V V _{CC} = 10V		190 75	350 150	ns ns
Propagation Delay Time From Clock To CC (t _{pd(CC)})	V _{CC} = 5.0V V _{CC} = 10V		190 75	350 0.50	ns ns
Data Input Set-Up Time (t _{DS})	V _{CC} = 5.0V V _{CC} = 10V	80 30	,		ns ns
Start Input Set-Up Time (t _{SS})	$V_{CC} = 5.0V$ $V_{CC} = 10V$	80 30			ns ns
Minimum Clock Pulse Width (t _{PWL} , t _{PWH})	V _{CC} = 5.0V V _{CC} = 10V	250 100	125 50		ns ns
Maximum Clock Rise and Fall Time (t _r , t _f)	$V_{CC} = 5.0V$ $V_{CC} = 10V$,	15 5	μs μs
Maximum Clock Frequency (f _{MAX})	$V_{CC} = 5.0V$ $V_{CC} = 10V$	2 5	4 10		MHz MHz
Clock Input Capacitance (C _{CLK})	Clock Input (Note 2)		10		pF
Input Capacitance (C _{IN})	Any Other Input (Note 2)		5		pF
Power Dissipation Capacitance (C _{PD})	(Note 3)		100		! pF


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: CpD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.


Typical Performance Characteristics






TA - AMBIENT TEMPERATURE (°C)

These points are guaranteed by automatic testing.



Switching Time Waveforms



USER NOTES FOR A/D CONVERSION

The register can be used with either current switches that require a low voltage level to turn the switch ON or current switches that require a high voltage level to turn the switch ON. If current switches are used which turn ON with a low logic level, the resulting digit output from the register is active low. That is, a logic "1" is represented as a low voltage level. If current switches are used which turn ON with a high logic level, the resulting digit output is active high. A logic "1" is represented as a high voltage level.

For a maximum error of ±1/2 LSB, the comparator must be biased. If current switches that require a high voltage level to turn ON are used, the comparator should be biased +1/2 LSB and if the current switches require a low logic level to turn ON, then the comparator must be biased -1/2 LSB.

The register can be used to perform 2's complement conversion by offsetting the comparator one half full range +1/2 LSB and using the complement of the MSB Q11 as the sign bit.

If the register is truncated and operated in the continuous conversion mode, a lock-up condition may occur on power-ON. This situation can be overcome by making the START input the "OR" function of \overline{CC} and the appropriate register output.


The register, by suitable selection of register ladder network, can be used to perform either binary or BCD conversion.


The register outputs can drive the 10 bits or less with 50k/100k R/2R ladder network directly for V_{CC} = 10V or higher. In order to drive the 12-bit 50k/100k ladder network and have the $\pm 1/2$ LSB resolution, the MM54C902/MM74C902 or MM54C904/MM74C904 is used as buffers, three buffers for MSB (Q11), two buffers for Q10, and one buffer for Q9.

Typical Applications

12-Bit Successive Approximation A-to-D Converter, Operating in Continuous Mode, Drives the 50k/100k Ladder Network Directly

12-Bit Successive Approximation A-to-D Converter Operating in Continuous 8-Bit Truncated Mode





Definition of Terms

CP: Register clock input.

CC: Conversion complete—this output remains at V_{OUT(1)} during a conversion and goes to V_{OUT(0)} when conversion is complete.

D: Serial *data* input—connected to comparator output in A-to-D applications.

 \overline{E} : Register enable—this input is used to expand the length of the register. When \overline{E} is at $V_{IN(1)}$ Q11 is forced to $V_{OUT(1)}$ and inhibits conversion. When not used for expansion \overline{E} must be connected to $V_{IN(0)}$ (GND).

Q11: True register MSB output.

Q11: Complement of register MSB output.

Qi (i = 0 to 11): Register outputs.

 \overline{S} : Start input—holding start input at $V_{IN(0)}$ for at least one clock period will initiate a conversion by setting MSB (Q11) at $V_{OUT(0)}$ and all other output (Q10—Q0) at $V_{OUT(1)}$. If set-up time requirements are met, a conversion may be initiated by holding start input at $V_{IN(0)}$ for less than one clock period.

DO: Serial data output-D input delayed by one clock period.



Section 12

D/A Converters

12



Section 12. Digital-to-Analog Converters

Reso- lution (Bits)	NSC Part No.	Alternate Source Part No.	Non- Linearity @ 25°C (Max.) (%)	Internal Refer- ence	Output Op Amp	Supplies (V)	Temp. Ranges Available (°C)	Comments	Page
12	DAC1200	.—	±0.0122	•	•	+5, ±15	-25 to +85, -55 to +125		12-4
12	DAC1201	' <u></u>	±0.0488	•	•	+5, ±15			12-4
12	DAC1242	-	±0.0244	•	•	+5, +12		4-20 mA Current Sink	12-10
12	DAC1243	- ,	±0.0244	•	•	+5, +12		4-20 mA Current Source	12-10
12	DAC1280	-	±0.0244	•	•	+5, ±15	0 to 70		12-12
12	DAC1280A	DAC80-CBI-V	±0.0122	•	•	±12 to ±15	0 to 70		12-12
12	DAC1285	DAC85-CBI-V	±0.0122	•	•	+5, ±15	-25 to +85, -55 to +125		12-20
12	DAC1285A	DAC85LD-CBI-V, DAC87-CBI-V	±0.0122	•	•	±12 to ±15	-25 to +85 -55 to +125		12-20



Digital-to-Analog Converters

DAC1200, DAC1201 12-Bit Digital-to-Analog Converters

General Description

The DAC1200 series of D/A converters is a family of precision low-cost converter building blocks intended to fulfill a wide range of industrial and military D/A applications. These devices are complete functional blocks requiring only application of power for operation. The design combines a precision 12-bit weighted current source (12 current switches and 12-bit thin-film resistor network), a rapid-settling operational amplifier, and 10.24V buffered reference.


Input coding is complementary binary. In all instances, a logic "low" ($\leq 0.8V$) turns a given bit ON, and a logic "high" ($\geq 2.0V$) turns the bit OFF. Output format may be programmed for bipolar ($\pm 10V$) or unipolar (0 to 10V) operation using internally supplied thin-film resistor pin strap options. Current mode operation is also available from 0 to 2 mA.

The entire series is available in hermetically sealed 24-lead DIP.

Features

- Circuit completely self-contained
- Both current and voltage-mode outputs
- Standard power supplies: ±15V and +5V
- Internal buffered reference: 10.24V
- 0 to 2 mA, ±10V or 0 to 10V output by strapping internal resistors; other scales by external resistors
- ±1/2 LSB linearity
- Fast settling time: $1.5 \mu s$ in current mode
 - 2.5 μs in voltage mode
- High slew rate: 15 V/μs
- TTL and CMOS compatible complementary binary input logic
- 12 bit linearity
- Standard 0.6" 24-pin DIP package

Block and Connection Diagrams



Absolute Maximum Ratings

Supply Voltage (V⁺ & V⁻)

±18 V

Short Circuit Duration (pins 18, 19 & 21)

Continuous

Logic Supply Voltage (VCC)

+10 V -0.7 V to +18 V Operating Temperature Range DAC1200HD, DAC1201HD

-55°C to +125°C

300°C

Logic Input Voltage Reference Input Voltage

-0 V, +18 V

DAC1200HCD, DAC1201HCD

-25°C to +85°C

Storage Temperature Range Power Dissipation (see graphs)

-65°C to +150°C

Lead Temperature (soldering, 10 sec.) DC Electrical Characteristics DAC1200,1201 Binary D/A (Notes 1, 2)

		DAC	1200/12	00C	DA	C1201/1	201C	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution		12			12			Bits
Linearity Error (Note 3)	T _A = 25°C			±0.0122 ±0.0244			±0.0488 ±0.0976	% FS % FS
Offset Voltage	T _A = 25°C		1	5 10		1	10 15	mV mV
Voltage Mode Full-Scale Error (No	ote 3) VREF = 10.240 V		0.01	0.1		0.02	0.2	% FS
Voltage Mode Full-Scale Error	Pin 21 connected to Pin 14, T _A = 25°C		0.1	0.6		0.1	0.7	% FS
Monotonicity (Notes 3, 4)		Gu	ı ıaranteed	। l over the	tempera	, ture rang	e e	
Voltage Mode Power Supply Sensitivity	$\Delta V^{+} = {}^{t}2V$ $T_{A} = 25^{\circ}C$ $\Delta V_{CC} = {}^{t}2V$ $V_{REF} = 10.240V$	-	0.002 0.002 0.002	0.02 0.02 0.02		0.002 0.002 0.002	0.02 0.02 0.02	% FS/V % FS/V % FS/V
Output Voltage Range	R _L = 5k	±10.5	±12		±10.5	±12		V
Voltage Mode Output Short Circu Current Limit	TA = 25"C		20	50		20	50	mA
Current Mode Voltage Compliand	e (Note 5)	±2.5		[±2.5			_ v
Current Mode Output Impedance			15			15		kΩ
Reference Voltage	0mA ≤ IREF ≤ 2mA, TA = 25°C	10.190	10.240	10.290	10.190	10.240	10.290	V
Logic "1" Input Voltage (Bit OF	F)	2.0			2.0		·	V
Logic "0" Input Voltage (Bit ON				0.8	;		0.8	V
Logic "1" Input Current (Bit OF	$V_{1N} = 2.5V$		1	10		1	10	μΑ
Logic "O" Input Current (Bit ON	VIN = 0 V		-10	- 100		-10	-100	μА
	+ V+ = 15.0 V		10	15		10	15	mA
Power Supply Current	- V ⁻ = -15.0 V T _A = 25 C C V _{CC} = 5.0 V		25 20	30 25		25 20	30 25	mA mA

AC Electrical Characteristics DAC1200,1201

PARAMETER	CONDITIONS (TA = 25°C)	MIN	TYP	MAX	UNITS
Voltage Mode ±1 LSB Settling Time (Note 5)	DAC1200, $V_{\epsilon} \le 1.25 \mathrm{mV}$ DAC1201, $V_{\epsilon} \le 5.0 \mathrm{mV}$		1.5 1	3.0 3.0	μs μs
Voltage Mode Full-Scale Change Settling Time (Note 5)	DAC1200, $V_{\epsilon} \le 1.25 \text{ mV}$ DAC1201, $V_{\epsilon} \le 5.0 \text{ mV}$,	2.5 2.0	5.0 5.0	μs μs
Current Mode Full-Scale Settling Time	R _L = 1k Ω , C _L \leq 20pF 0 \leq Δ I _{OUT} \leq 2mA		1.5		μs
Voltage Mode Slew Rate	-10 V ≤ ΔV _{OUT} ≤ +10 V		15		V/μs

Note 1: Unless otherwise noted, these specifications apply for V⁺ = 15.0V, V⁻ = -15.0V, and V_{CC} = 5.0V over the temperature range -55°C to +125°C for the DAC1200HD/1201HD and -25°C to +85°C for the DAC1200HCD/1201HCD.

Note 2: All typical values are for $T_A = 25^{\circ}C$.


Note 3: Unless otherwise noted, this specification applies for V_{REF} = 10.24V, and over the temperature range -25°C to +85°C. Testing conditions include adjustment of offset to 0V and full-scale to 10.2375V.


Note 4: The DAC1200 is tested for monotonicity by stimulating all bits; the DAC1201 is tested for monotonicity by stimulating only the 10 MSBs and holding the 2 LSBs at 2.0V (i.e., 2 LSBs are OFF).


Note 5: Not tested - guaranteed by design.


Typical Performance Characteristics


Maximum Power Dissipation











1 LSB Transition 1011 ... 1 \rightarrow 1100 ... 0 $V_{O} = 0$, 10V $C_{F} = 30 pF$

10 V T un ocale dettining Tin

10V Full Scale Pulse Response

Applications Information

TA = 25°C

1. Introduction

The DAC1200 series D/A converters are designed to minimize adjustments and user-supplied external components. For example, included in the package are a buffered reference, offset nulled output amplifier, and application resistors as well as the basic 12-bit current mode D/A.

However, the DAC1200 series is a sophisticated building block. Its principles of operation and the following applications information should be read before applying power to the device.

The user is referred to National Semiconductor Application Notes AN-156 and AN-157 for additional information.

2. Power Supply Selection & Decoupling


Selection of power supplies is important in applications requiring 0.01% accuracy. The $\pm 15V$ supplies should be well regulated ($\pm 15V \pm 0.1\%$) with less than 0.5mVrms of output noise and hum.

To realize the full speed capability of the device, all three power supply leads should be bypassed with $1\mu F$ tantalum electrolytic capacitors in shunt with $0.01\mu F$ ceramic disc capacitors no farther than ½ inch from the device package.

3. Unipolar and Bipolar Operation

The DAC1200 series D/A's may be configured for either unipolar or bipolar operation using resistors provided with the device. Figure 1A illustrates the proper connection for unipolar operation.

Bipolar operation is accomplished by offsetting the output amplifier A3 as shown in Figure 2A.



*VOUT = (IZERO to IFULLSCALE)(\frac{R21 \cdot R22}{R21 + R22})

= (0mA to 2.0475mA)(5kΩ)

= 0V to +10.2375V

*Values shown are for VREF = 10.240V.

1 LSB Voltage Step = $\frac{10.240 \text{ V}}{4096}$ = 2.5 mV.

1 LSB Current Step = $\frac{2.5 \text{ mV}}{5.0 \text{ k}\Omega} = 0.5 \mu \text{A}$

FIGURE 1A, DAC1200/DAC1201 Unipolar Operation

$$V_{OUT} = (0 \text{ to } 2.0475 \text{ mA})R22 - \frac{V_{REF}}{R22}R21$$

= (0 to 2.0475mA)R22 – V_{REF} , R21 \equiv R22


= -10.240 to + 10.235V

*Values shown are for VREF = 10.240V

1 LSB = 5mV.

FIGURE 2A. DAC1200/DAC1201 Bipolar Operation

External resistors may be used to achieve alternate zero and full-scale voltages. It is advantageous to utilize R21 and R22 even in these applications since they are closely matched in TCR and temperature to the internal array. Figure 3 illustrates the recommended circuit for zero to 5V operation. REXT should be of metal film or wirewound construction with a TCR of less than 10ppm/°C.



 $R_{TOTAL} = (R21) \parallel (R22) \parallel (R_{EXT}) = \frac{V_{FULLSCALE}}{2.0475 \text{mA}} = 2.5 \text{k}\Omega$

FIGURE 3. DAC1200 0 to 5.120V Operation

4. Offset and Full-Scale Adjust

If higher precision is required in the zero and full-scale, external adjustments may be made. The circuit of figure 4 illustrates the recommended circuit to adjust offset and full-scale of the DAC1200 series. The circuit will work equally well for unipolar or bipolar operation.

In bipolar operation, the offset is adjusted at minus fullscale; in the unipolar case at zero scale.




FIGURE 4. Offset & Full-Scale Adjust

For the values shown in figure 4, R1 will allow a ±7mV offset adjustment for the unipolar case and ±15mV for the bipolar case. R2 will allow a ±50mV adjustment of full scale.

5. Current Mode Operation

Access to the summing junction of A3 affords current mode operation either with a resistive load or to drive a fast-settling external operational amplifier. The loop around A3 should not be closed in current mode operation. There is a $\pm 2.5 \text{V}$ maximum compliance voltage at A2's output (pin 18) which restricts the maximum size of the load resistor; i.e., RL x IFULLSCALE $\leq 2.5 \text{V}$.

Note: IFULLSCALE ≈ 2 mA.

6. Settling Time & Glitch Minimization

The settling time of the DAC1200 series and the glitch which occurs between major input code changes may be improved by placing a 10 to 30 pF capacitor between pins 18 (current-mode output) and 19 (voltage mode output). The capacitor is used to cancel output capacitance of the current mode D/A and stray capacitance at pin 18.

7. Current Output Boosting

The DAC1200 series may be operated as a "power D/A" by including a current buffer such as the LH0002 or LH0063 in the loop with A3 as shown in figure 5.




FIGURE 5. Current Boosted Output

8. Logic Input Coding

The sense of the logic inputs to the DAC1200 series is complementary; i.e., a given bit is turned ON by an active "low" input. Table I summarizes input status for the unipolar and bipolar complementary binary and BCD codes.

Other input codes may also be used. For example, the twos complement code, which is used extensively in computer and microprocessor applications, may be converted to the DAC1200 complementary bipolar format by inverting all bits except the MSB. The inversion may be accomplished in the microprocessor by software control, or by hardware using standard hex-inverters.

9. Reference Voltage

External reference voltages may be used with the DAC1200 series. Voltages other than 10.240 or 10.000V in the range of +5.0V to 11V will work satisfactorily for voltage mode operation, Full-scale voltage is always $V_{REF} = 1$ LSB where 1 LSB = $V_{REF}/4096$. Full-scale current may be predicted by:

IFULLSCALE = (VREF)(0.19995117) mA

12

CODE TYPE	(Note 8) INPUT CODE MSB LSB		OUTPUT STATE	OUTPUT VOLTAGE V _{REF} = 10.240V	OUTPUT CURRENT
	0000 0000	0000	Full-Scale	+10.2375V	2.0475mA
Unipolar Complementary Binary	1111 1111	1110	1 LSB ON	+2.500 mV	0.500 μΑ
	1111 1111	1111	Zero Scale	Zero	Zero
	0000 0000	0000	Full-Scale	+10.235V	+1.0235mA
Disabar Canada ana antany Bisany	0111 1111	1111	Half Full-Scale	-0.000V	0.000 mA
Bipolar Complementary Binary	1111 1111	1110	1 LSB ON	-10.235V	-1.0235mA
	1111 1111	1111	Zero Scale	-10.240V	-1.0240mA

Note 8: Logic input sense is such that an active low (V_{IN} < 0.8V) turns a given bit ON and is represented as a logic "0" in the table.

Definition of Terms

Resolution

Resolution is defined as the reciprocal of the number of discrete steps in the D/A output (as designed). It is directly related to the number of switches or bits within the D/A. For example, the DAC1200 has 2^{12} or 4096 steps. Resolution may therefore be expressed variously as 12 bits, as 1 part in 2^{12} , as 1 part in 4096, or as a percentage ($1/4096 \times 100 = 0.0244\%$).

Linearity Error

Linearity error is the maximum deviation from a straight line passing through the endpoints of the D/A transfer characteristic. It is measured after calibrating for zero and full-scale. The linearity error of the DAC1200 series is guaranteed to be less than ±½ LSB or 0.0122% of F.S. for the DAC1200/1200C and ±0.0488% of F.S. for the DAC1201/DAC1201C. Linearity error is a design parameter intrinsic to the device and cannot be externally adjusted.

Offset Voltage

Offset voltage is an output voltage other than zero volts for unipolar operation (and other than minus full-scale for bipolar operation) with all bits turned OFF. In the DAC1200 series this error resides primarily in the output amplifier, A3. Offset voltage is adjustable to zero as discussed in the applications section.

Power Supply Sensitivity

Power supply sensitivity is a measure of the effect of power supply changes on the D/A full-scale output.

Settling Time

Two settling time parameters are specified for the DAC1200 series. Full-scale settling time requires a zero to full-scale or full-scale to zero output change. One LSB settling time requires one LSB output change. In both instances, settling time is the time required from a code transition until the D/A output reaches within $\pm\%$ LSB of final output value.


Monotonicity

Monotonicity is a characteristic of the D/A which requires a non-negative output step for an increasing input digital code. Monotonicity, therefore, demands no back steps or changes in sign of the slope of the D/A transfer characteristic.

Full-Scale Error


Full-scale error is a measure of the output error between an ideal D/A and the actual device output. Ideally, for the DAC1200 full-scale is VREF – 1 LSB. For VREF = 10.240V and unipolar operation, VFULLSCALE = 10.240V – 2.5mV = 10.2375V. Departures from this value include internal gain, scaling, and reference errors. Full-scale error is adjustable to zero as discussed in the Applications section.

Typical Application



20 Volt Full-Scale Complementary D/A

DC Test Circuit



C1 = C2 = C3 = $4.7\mu\text{F}$ (solid tantalum) in parallel with a $0.01\mu\text{F}$ ceramic disc

Ordering Information

PART NUMBER	PACKAGE	25°C LINEARITY ERROR	OPERATING TEMPERATURE RANGE
DAC1200HD	Ceramic DIP	0.01%	−55°C to +125°C
DAC1201HD	Ceramic DIP	0.05%	−55°C to +125°C
DAC1200HCD	Ceramic DIP	0.01%	−25°C to +85°C
DAC1201HCD	Ceramic DIP	0.05%	−25°C to +85°C

DAC1242/DAC1243 Process Control DACs

General Description


The DAC1242/1243 are 12-bit digital-to-analog converters with 4-20 mA current loop output. The DAC1242 is a current-sinking device, while the DAC1243 provides true current sourcing into a ground referenced load. The digital input registers are similar to an INS8255, allowing direct TTL interfacing to a variety of 8-bit microprocessors (8080, 8085, 8048, 8070, 8073, NSC800, Z80, et al). Interfacing to other microprocessor families or larger computers requires only 1 or 2 TTL packages. The device occupies 4 contiguous bytes of I/O or address space.


The devices are fully self-contained except for one external current sense resistor (some applications will utilize an external transistor for improved power dissipation). The package is a standard 24-pin ceramic DIP.

Features


- 4-20mA current-loop output
- 12-bit resolution
- Monotonicity guaranteed
- Open loop alarm
- Data readback capability
- Initialize to zero or full-scale
- Internal reference
- Simple microprocessor interface
- Internal calibration
- No negative supply needed
- Standard 24-pin DIP
- Current sinking output (DAC1242)
- 12 to 60V loop supply (DAC1242)
- Open loop alarm available at pin (DAC1242)
- Simple 1-5V voltage output (DAC1243)
- Current sourcing output (DAC1243)
- 12 to 44V loop supply (DAC1243)


Connection Diagrams—Top Views





Equivalent Circuits





Command/Data Information

							1			DA	TA*			
	INIT	cs	RD	WR	A 1	A0	MSB D7	D6	D5	D4	D3	D2	D1	LSB D0
Initialize	1	Х	X	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х
Write Control Word	0	0	1	0	1	1	1	0	0	0	1	0	0	1
Write Low Data Byte	0	0	1	0	0	0	D	D	D	D,	Х	Х	Х	Х
Write High Data Byte	0	0	1	0	0	1	D	D	D	D	. D	D	D	D
Read Low Data Byte	0	0	0	1	0	0	F	F	F	F.	Х	Χ	X	Χ
Read High Data Byte	0	- 0	0	1	0	1	F	F	F	F	F	F	F	F
Read Loop-Open Alarm	0	0	0	1	1	0 ,	F	X	Х	X	X	Х	Х	Х
Chip De-Select	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X
	0	Х	1	1	Х	Х	X	Х	Х	Х	Х	Х	Х	X

^{*}Positive Logic, e.g., 0 = Low, 1 = High; X = Don't Care; D = Data to DAC; F = Data from DAC




DAC1280A, DAC1280 12-Bit Digital-to-Analog Converters

General Description

The DAC1280 series is a family of precision, low cost, fully self-contained digital-to-analog converters. The devices include 12 precision current switches, a 12-bit thin film resistor network, output amplifier, buffered internal reference, and several precision resistors, which allow the user to tailor his system needs to accommodate a variety of bipolar and unipolar output voltage and current ranges. Logic inputs are TTL, DTL and CMOS compatible, and are complementary binary (CBI) format. In all instances, a logic low (\leq 0.8V) turns a given bit ON, and a logic high (\geq 2V) turns a given bit OFF. Internally supplied resistor options provide low drift bipolar output voltage ranges of \pm 2.5V, \pm 5V, \pm 10V, and unipolar ranges of 0V to 5V or 0V to 10V. Current mode output is 0 mA to 2 mA.

Features

- Completely self-contained with internal reference and output amplifier
- High reliability exact replacement for DAC80-CBI-V or DAC80Z-CBI-V
- ±1/2 LSB linearity max over 0°C to 70°C temperature range for DAC1280A
- \pm 2.5V, \pm 5V, \pm 10V, 0V to 5V, 0V to 10V voltage outputs
- 0 mA to 2 mA current output
- Fast settling time: 300 ns current mode; 2.5 μs voltage mode
- Standard 24-pin IC package
- Low cost
- TTL CMOS compatible binary input logic over temperature



Absolute Maximum Ratings

Supply Voltage (V + and V -)
Current Output (Pin 20) Voltage Compliance

± 10V - 0.7V, 10V

± 18V

Short-Circuit Duration (Pins 15, 20 and 24)
Operating Temperature Range

Continuous 0°C to +70°C

Logic Input Voltage Reference Input Voltage (V_{REF})

- 0.7V, 10V 0V, 18V Storage Temperature Range

-65°C to +150°C

 $Lead\,Temperature\,(Soldering,\,10\,seconds)$

300°C

Electrical Characteristics

 $T_A = 0$ °C to 70 °C, $V_S = \pm 11.4$ V to ± 15.75 V for DAC1280A, $V_S = \pm 15$ V for DAC1280 unless otherwise noted.

			DAC1280	A		DAC1280	Ì	
Parameter	Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
CONVERTER CHARACTERIS	TICS							
Resolution		12			12			Bits
Linearity Error	T _A = 25°C		± 1/4	± 1/2		± 1/4	±1	
				± 1/2			± 2	LSB
Differential Non-Linearity			± 1/2	± 3/4		± 1/2		
Monotonicity		12			11	12		Bits
Full-Scale (Gain) Error	T _A = 25°C (Note 2)		±0.1	±0.3		± 0.1		% FSR
Zero-Scale (Offset) Error	T _A = 25°C (Note 2)		±0.02	± 0.15		±0.02		(Note 3
Full-Scale (Gain) Tempco	Internal Reference		± 15	± 30		± 15		
, ,	External Constant Reference		±5	±7		±5°		ppm/°C
Zero-Scale (Offset) Tempco	Unipolar		±1	±3		±1		
	Bipolar		±3	± 10		±3		ppm
Total Bipolar Tempco (Note 4)	Includes Gain, Offset, and Linearity		± 10	± 20		± 10	*	FSR/°C
Total Error (Note 5)	Unipolar		± 0.08	± 0.15		± 0.08		% FSF
	Bipolar		± 0.06	± 0.10		± 0.06		70 F3H
Output Voltage Range	Using Internally Supplied Resistors (Note 6)		± 2.5V, ± 5	5V, ± 10V	, 0V to 5	V, 0V to 10	v	٧
Output Voltage Swing	R _L ≥5 kΩ, Pin 15	± 10			± 10			
Output Short Circuit Current	Pin 15	±5	± 25	± 50	±5	± 25	± 50	mA
Output Resistance	Pin 15, Closed Loop	,	0.05			0.05		. Ω
Current Mode Output Range	Unipolar, Pin 20		0 to -2			0 to -2		A
	Bipolar, Pin 20		± 1.0			± 1.0		mA
Current Mode Compliance				± 2.5			± 2.5	. V
Current Mode Output	Unipolar		2			2		kΩ
Impedance	Bipolar		1.5			1.5		V75
REFERENCE CHARACTERIS	TICS							
Reference Voltage	I _{REF} ≤2 mA, T _A = 25°C	6.07	6.2	6.33		6.2		٧
Tempco of Drift			± 10	± 20		± 10		ppm/°C
External Use Current				2.5			2.5	mA
Output Resistance			0.05	1.0		0.05	1.0	Ω

Electrical Characteristics (Continued)

 $T_A = 0$ °C to 70°C, $V_S = \pm 11.4$ V to ± 15.75 V for DAC1280A, $V_S = \pm 15$ V for DAC1280 unless otherwise noted.

				DAC1280	١		DAC1280		
Parameter	Condi	tions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
DIGITAL AND DC CHARACTI	ERISTICS			<u></u>					
Logic "1" Input Voltage (Bit OFF)			2.0			2.0			V
Logic "0" Input Voltage (Bit ON)					0.8			0.8	. •
Logic "1" Input Current	$V_{1N} = 2.5V$			0.05	1		0.05	1	μΑ
Logic "0" Input Current	V _{IN} = 0V				– 100			- 100	μ
Power Supply Current	$I^{+}, T_{A} = 25^{\circ}C$			10	18		· 10		mA
	$1^{-}, T_A = 25^{\circ}C$			25	30		25		111/2
Power Supply Sensitivity				0.001	0.002		0.001		%·FSR/%V
AC CHARACTERISTICS		,							-
Voltage Mode Settling Time	1 LSB Change)		400			400		ns
	FSR Change	10V		2.5			2.5		μS
		20V		4 .			4		
Voltage Mode Slew Rate	T _A = 25°C		10	15		٠	15		V/μs
Current Mode Settling Time	10Ω to 100Ω Lo	oad		300			300		ns

Note 1: All typical values are for TA = 25°C.

Note 2: Externally adjustable to zero.

Note 3: FSR means "full-scale range" and is 20V for ± 10V range, 10V for ± 5V, etc.

Note 4: See paragraph 2.0 for definition.

Note 5: With gain and offset errors adjusted to zero at 25°C

Note 6: ± V_S must have absolute value 2V greater than V_{OUT}. Output voltage ranges - 10V to + 10V and 0V to + 10V are not recommended with V_S less than 12V.

1.0 Definition of Terms

1.1 Accuracy

Accuracy of a D/A converter is the difference between the actual analog output that is measured when a given digital code is applied and the analog output that is expected with that code applied to the converter. Accuracy errors can be specified by the three parameters of gain or full-scale error, zero-scale or offset error, and linearity error.

1.2 Linearity Error

Linearity error is the maximum deviation from a straight line passing through the endpoints of the DAC transfer characteristic. It is measured after adjusting for zero and full-scale. Linearity error is a parameter intrinsic to the device and cannot be externally adjusted.

1.3 Differential Linearity Error and Monotonicity

Differential linearity error of a D/A converter is the deviation from an ideal 1 LSB voltage change from one adjacent output state to the next. A differential linearity error specification of \pm 1/2 LSB means that the output voltage

step sizes can range from 1/2 LSB to 3/2 LSB when the input changes from one adjacent input state to the next. Monotonicity is guaranteed in the DAC1280A and DAC1280 to ensure that the analog output will not decrease with increasing input digital codes.

1.4 Gain Tempco

Gain tempco is a measure of the change in the full-scale range output over temperature expressed in parts per million per °C (ppm/°C).

1.5 Offset Tempco

Offset tempco is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at 0°C, 25°C and 70°C. The maximum change in offset is referenced to the offset at 25°C and is divided by the temperature range. This offset change is expressed in parts per million of full-scale range per °C (ppm of FSR/°C).

.

1.6 Settling Time

Settling time for each DAC1280A or DAC1280 is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (Figures 1 and 2).




FIGURE 1. Voltage Mode Settling Time-FSR Change




FIGURE 2. Voltage Mode Settling Time-1 LSB Change

Voltage Output. Three settling times are specified to $\pm 0.01\%$ of full-scale range (FSR); two for maximum full-scale range changes of 20V, 10V and one for a 1 LSB change. The 1 LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

Current Output. Settling time is specified to $\pm 0.01\%$ of FSR. This is given with a range of resistive loads: 10Ω to 100Ω .

1.7 Compliance

Compliance voltage is the maximum voltage swing allowed on the current output pin (pin 20). Note that the absolute current offset error with any DAC will be increased by an amount given by V_{OUT}/R_{OUT}. In many situations this will be a significant error term if the voltage on the current output pin is allowed to exceed a few millivolts.

1.8 Power Supply Sensitivity

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is

defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages.

1.9 Reference Supply

The DAC1280A and DAC1280 are supplied with an internal 6.2V reference voltage supply. This voltage (pin 24) is accurate to $\pm 2\%$ and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5 mA. All gain adjustments should be made under constant load conditions.

2.0 Analyzing Device Accuracy Over the Temperature Range

For the purposes of temperature drift analysis, the major device components are shown in Figure 3. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient, which is specified as ±20 ppm/°C maximum for the DAC1280A. The input reference current to the DAC, IREF, is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current, IDAC, which is a function of the digital input code, is designed to track IREF; if there is a slight mismatch in these currents over temperature, it will contribute to the gain TC. The bipolar offset resistor, R_{BP}, and gain setting resistor, R_{GAIN}, also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.




FIGURE 3. Bipolar Configuration

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full-scale. A specification for total error over temperature assumes that both the zero and full-scale points have been trimmed for zero error at 25°C. Total error is normally expressed as a percentage of the full-scale range. In the bipolar situation, this means the total range from $-\,V_{FS}$ to $+\,V_{FS}$.

2.1 Monotonicity and Linearity

The initial linearity error and the differential linearity error guarantee monotonic performance over the range of 0°C to 70°C. It can therefore be assumed that linearity errors are insignificant in computation of total temperature errors.

2.2 Unipolar Errors


Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift, which comes from leakage currents and drift in the output amplifier, causes a linear shift in the transfer curve as shown in *Figure 4*. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in R_{GAIN} relative to the DAC resistors.

2.3 Bipolar Range Errors

The analysis is slightly more complex in the bipolar mode. In this mode R_{BP} is connected to the summing node of the

output amplifier (see *Figure 3*) to generate a current which exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in IREF and thus IDAC, so that IDAC will always be exactly balanced by IBP with the MSB turned on. This effect is shown in Figure 6. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of R_{BP} to the DAC resistors is usually the largest component of bipolar drift. Gain drift in the DAC also contributes to bipolar offset drift, as well as fullscale drift. In the bipolar ranges, full-scale is defined as the total range from - V_{FS} to + V_{FS}.






FIGURE 4. Unipolar and Bipolar Drifts




FIGURE 5. ± 10V Bipolar Operation




FIGURE 6. ±5V Bipolar Operation

3.0 Applications and Functional Description

3.1 Voltage Mode Operation

The DAC1280A and DAC1280 D/As provide internal scaling resistors which permit a wide range of bipolar and unipolar output configurations. Bipolar output formats of $\pm 2.5 \text{V}, \, \pm 5 \text{V}, \, \pm 10 \text{V}$ and unipolar formats of 0V to 5V and 0V to 10V are possible using resistor strap options included within the device. Table I and Figures 5, 6 and 7 summarize the proper pin connections required for these formats.

3.2 Current Mode Operation

Current mode applications which make use of an external op amp, comparator, or a resistive load are possible with


the DAC1280 series using pin 20. When an external op amp is used, the internal scaling resistors should be utilized to minimize full-scale drift. Configurations shown in Table I apply directly. Figure 8 shows one application using an external fast operational amplifier.

Current mode operation into a resistive load or open circuit must account for the DACs nominal output resistance of 2k at pin 20. With this in mind, the output will swing 0V to -4V open circuit and about -1.5V to +1.5V with the bipolar offset resistor connected. An external load resistor may be used as part of the load, but there will be an error due to temperature coefficients mistracking.

TABLE I. Output Voltage/Current Ranges for DAC1280 Series

Output Voltage Range	Digital Input Code	Connect Pin 15 to	Connect Pin 16 to	Connect Pin 17 to	Connect Pin 19 to
± 10V	Complementary Offset Binary	19	24	20	15
± 5V	Complementary Offset Binary	18	24	20	NC
± 2.5V	Complementary Offset Binary	18	24	20	20
10V	Complementary Binary	18	24	21*	NC
5V	Complementary Binary	18	24	21*	20
±1 mA	Complementary Offset Binary	NC	24	20	NC
2 mA	Complementary Binary	NC	24	21*	NC

^{*}Optional, no connection necessary



V_{OUT} = (0 mA to 1.9995 mA) (R20) = (0 mA to 1.9995 mA) (5k) = 0V to 9.9976V

= UV to 9.997 1 LSB = 2.44 mV

FIGURE 7. 10V Unipolar Operation

FIGURE 8. ± 10V Bipolar Operation with External Operational Amplifier

3.3 Offset and Full-Scale Adjust

The DAC1280 series may be offset and full-scale adjusted using the circuit shown in Figure 9. Offset voltage should be adjusted first. A logic "1" (\geq 2V) should be applied to all logic inputs. In bipolar mode, the offset is adjusted to equal minus full-scale. In unipolar mode, the offset is adjusted to read 0V at the output. Full-scale is then adjusted by applying a logic "0" (\leq 0.8V) to all inputs for operation. The range of R1 and R2 shown in Figure 9 is approximately \pm 0.2% of full-scale for the values shown.

A 30 second "warm-up" period should be allowed (after power turn-on) before making the above adjustments.

3.4 Logic Input Coding

The logic inputs to the DAC1280 series are complementary; i.e., a given bit is turned ON by an active low input. Table II summarizes input status for unipolar and bipolar codes.

3.5 Reference Supply

The DAC1280 series is supplied with an internal 6.2V reference regulator (pin 24). In order to obtain the specified unadjusted performance, the reference output (pin 24) should be connected to the reference input (pin 16). An external reference voltage may be used with the DAC1280 series if provision is made to calibrate full-scale as shown in Figure 9. Since the reference is buffered, it may be used externally at currents up to 2.5 mA.




FIGURE 9. External Adjustment and Voltage Supply Connection Diagram

TABLE II

<u> </u>	Innut Code	(Note 7)	Outnut		Unipolar Output Ranges						
Code Type	Input Code MSB	LSB	Output State	0V to	10V	٥٧	to 5V	0 mA-2 mA 0 mA-1.25 mA			
Unipolar	000000	00000	Full-Scale	9.997	6V	4.9	9988V	– 1.9995 mA			
Complementary	111111	111110	1 LSB ON	0.0024V (0.0	0012V	-0.0005 mA			
Binary	111111	11111	Zero-Scale	0.0000V 0.0000V		0000V	0.0000 mA				
Code Type	Input Code	ut Code (Note 7) Output			Bipolar Output Voltage Ranges						
Code Type	MSB	LSB	State	± 10V	± 5'	٧	± 2.5V	±1 mA			
Bipolar	000000	00000	Full-Scale	9.9951V	4.99	76V	2.4988V	- 0.9995 mA			
Complementary	011111	11111	Half-Scale	0.0000V	0.00	00V	0.0000V	0.0000 mA			
Binary	111111	111110	1 LSB ON	- 9.9951V	- 4.99	76V	- 2.4988V	0.9995 mA			
	1111111	11111	Zero-Scale	- 10.0000V	5.00	00V	- 2.5000V	1.0000 mA			

Note 7: Logic input sense is such that an active low ($V_{IN} \le 0.8V$) turns a given bit ON and is represented as a logic "0" in the table.

3.6 Logic Input Compatibility

The design of the current mode switches in the DAC1280 series gives the device true TTL compatibility. It is TTL compatible over the entire operating temperature range and is independent of the reference voltage and $V_{\rm CC}$. Furthermore, since the input breakdown ratings are in excess of 10V, the DAC1280 series may be driven directly from high (or low) voltage CMOS.

3.7 ± 12 Volt Supply Operation

The DAC1280A will operate with supply voltages as low as \pm 11.4V. It is recommended that output voltage ranges -10V to +10V and 0V to 10V not be used with the

DAC1280A if the supply voltages are ever less than the recommended \pm 12V. The output amplifier may saturate if $|V_{SUPPLY}| - |V_{OUT}$ maximum| < 2.0V.

3.8 Power Supply Connections

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams (Figure 5). These capacitors (1 $\mu\mathrm{F}$ electrolytic recommended) should be located close to the DAC1280A or DAC1280. Electrolytic capacitors, if used, should be paralleled with 0.01 $\mu\mathrm{F}$ ceramic capacitors for optimum high frequency performance.

12




DAC1285A, DAC1285 (DAC85, DAC87) 12-Bit Digital-to-Analog Converters

General Description

The DAC1285 series is a family of precision, low cost, fully self-contained digital-to-analog converters. The devices include 12 precision current switches, a 12-bit thin film resistor network, output amplifier, buffered internal reference, and several precision resistors, which allow the user to tailor his system needs to accommodate a variety of bipolar and unipolar output voltage and current ranges. Logic inputs are TTL, DTL and CMOS compatible, and are complementary binary (CBI) format. In all instances, a logic low (≤0.8V) turns a given bit ON, and a logic high (≥ 2V) turns a given bit OFF. Internally supplied resistor options provide low drift bipolar output voltage ranges of \pm 2.5V, \pm 5V, \pm 10V, and unipolar ranges of 0V to 5V or 0V to 10V. Current mode output is 0 mA to 2 mA.

Features

- Completely self-contained with internal reference and output amplifier
- High reliability exact replacement for DAC85-CBI-V, DAC85LD-CBI-V, and DAC87-CBI-V
- ± 1/2 LSB linearity max over temperature range
- \pm 2.5V, \pm 5V, \pm 10V, 0V to 5V, 0V to 10V voltage outputs
- 0 mA to 2 mA current output
- Fast settling time: 300 ns current mode; 2.5 µs voltage
- Hermetic 24-pin IC package
- Low cost
- TTL CMOS compatible binary input logic over temperature
- Parameters guaranteed over operating temperature range - 25°C to +85°C or -55°C to +125°C



Absolute Maximum Ratings

Supply Voltage (V + and V -)± 18V Current Output (Pin 20) Compliance ± 10V Logic Input Voltage -0.7V, 10V Reference Input Voltage (V_{REF}) 0V, 18V Short-Circuit Duration (Pins 15, 20 and 24) Continuous Operating Temperature Range DAC1285A

DAC1285AC DAC1285HC -55°C to +125°C -25°C to +85°C -25°C to +85°C

-65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 seconds)

300°C

Electrical Characteristics

 $T_A = -55$ °C to +125°C for DAC1285A and -25°C to +85°C for DAC1285AC and DAC1285HC, $V_S = \pm 11.4$ V to ± 15.75 V for DAC1285A and DAC1285AC and $V_S = \pm 15V$ for DAC1285HC unless otherwise noted.

			DAC1285A	i	DAC1285AC			DAC1285HC				
Parameter	Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units	
CONVERTER CHARACTERIS	STICS											
Resolution		12			12			12			Bits	
Linearity Error	T _A = 25°C		± 1/4	± 1/2		± 1/4	± 1/2		± 1/4	± 1/2		
				± 3/4			± 1/2			± 1/2		
Differential Non-Linearity	T _A = 25°C		± 1/2	± 3/4		± 1/2			± 1/2		200	
Monotonicity		12		±1	12			12		.	Bits	
Full-Scale (Gain) Error	T _A = 25°C (Note 2)		±0.1	±0.2		±0.1	· .		± 0.1			
											% FSR (Note 3)	
Zero-Scale (Offset) Error	T _A = 25°C (Note 2)		±0.02	±0.1		±0.02			± 0.02			
Full-Scale (Gain) Tempco	With Internal Reference		± 10	± 20_		± 10			± 15	± 30		
	Without Internal Reference		±5	±10		±5	± 10		±5	± 20	± 20 ppm/°C	
Zero-Scale (Offset) Tempco	Unipolar		±1	±3		±1			±1			
	Bipolar		±3	± 10		±3	±5		±3	±10 ppm		
Total Bipolar Tempco (Note 4)	Includes Gain, Offset, and Linearity		± 10	±30		± 10			±10	FSR/°C		
Total Error (Note 5)	Unipolar		±0.08	± 0.3		± 0.08			± 0.08		% FSR	
	Bipolar		± 0.06	± 0.24		±0.06			± 0.06		70 FSH	
Output Voltage Range	Using Internally Supplied Resistors (Note 6)	:	± 2.5V, ± 5	V, ±10V	, 0V to 5	V, 0V to 10	/				v	
Output Voltage Swing	R _L ≥5 kΩ, Pin 15	± 10			± 10			± 10				
Output Short Circuit Current	Pin 15	± 5	± 25	± 50	· ±5	± 25	± 50	±5	± 25	±50	mA	
Output Impedance	Pin 15, Closed Loop		0.05			0.05			0.05		Ω	
Current Mode Output Range	Unipolar, Pin 20		0 to -2			0 to -2			0 to -2		- A	
	Bipolar, Pin 20		± 1.0			±1.0			± 1.0		- mA	
Current Mode Compliance				± 2.5			± 2.5			± 2.5	٧.	
Current Mode Output	Unipolar		2			2			2		kΩ	
Impedance	Bipolar 1.5 1.5 1.5 Ki											
REFERENCE CHARACTERIS	TICS											
Reference Voltage	$I_{REF} \le 2 \text{ mA, } T_A = 25^{\circ}\text{C}$	6.07	6.2	6.33	6.07	6.2	6.33		6.2		V	
Tempco of Drift			±5	± 10		± 10	± 20		± 10	± 20	ppm/°C	
External Use Current				2.5			2.5			2.5	mA	
Output Impedance			0.05	1.0		0.05	1.0		0.05	1.0	Ω	

Electrical Characteristics (Continued)

 $T_A = -55^{\circ}$ C to $\pm 125^{\circ}$ C for DAC1285AC and DAC1285AC and DAC1285AC, $V_S = \pm 11.4V$ to $\pm 15.75V$ for DAC1285A and DAC1285AC and $V_S = \pm 15V$ for DAC1285HC unless otherwise noted.

		DAC12	285A, DAC	1285AC					
Parameter	Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units	
DIGITAL AND DC CHARACTI	ERISTICS								
Logic "1" Input Voltage (Bit OFF)		2.0			2.0			V	
Logic "0" Input Voltage (Bit ON)		·		0.8			0.8	v	
Logic "1" Input Current	V _{IN} = 2.5V		0.05	1		0.05	1	μΑ	
Logic "0" Input Current	V _{IN} = 0V			- 100			- 100	μΑ	
Power Supply Current	I +, T _A = 25°C I -, T _A = 25°C		10 25	18 30		10 25		mA	
Power Supply Sensitivity			0.001	0.002		0.001		% FSR/%	
AC CHARACTERISTICS									
Voltage Mode Settling Time	1 LSB Change		400			400		ns	
	FSR Change 10V		2.5			2.5		μS	
	20V		4			4			
Voltage Mode Slew Rate	T _A = 25°C	10	30			30		V/μS .	
Current Mode Settling Time	10Ω to 100Ω Load		300			300		ns	

Note 1: All typical values are for $T_A = 25$ °C.

Note 2: Externally adjustable to zero.

Note 3: FSR means "full-scale range" and is 20V for ± 10V range, 10V for ± 5V, etc.

Note 4: See paragraph 2.0 for definition.

Note 5: With gain and offset errors adjusted to zero at 25°C

Note 6: ± V_S must have absolute value 2V greater than V_{OUT}. Output voltage ranges – 10V to + 10V and 0V to + 10V are not recommended with V_S less than ± 12V.

1.0 Definition of Terms

1.1 Accuracy

Accuracy of a D/A converter is the difference between the actual analog output that is measured when a given digital code is applied and the analog output that is expected with that code applied to the converter. Accuracy errors can be specified by the three parameters of gain or full-scale error, zero-scale or offset error, and linearity error.

1.2 Linearity Error

Linearity error is the maximum deviation from a straight line passing through the endpoints of the DAC transfer characteristic. It is measured after adjusting for zero and full-scale. Linearity error is a parameter intrinsic to the device and cannot be externally adjusted.

1.3 Differential Linearity Error and Monotonicity

Differential linearity error of a D/A converter is the deviation from an ideal 1 LSB voltage change from one adjacent output state to the next. A differential linearity error specification of \pm 1/2 LSB means that the output voltage

step sizes can range from 1/2 LSB to 3/2 LSB when the input changes from one adjacent input state to the next. 12-bit monotonicity is guaranteed to ensure that the analog output will not decrease with increasing input digital codes.

1.4 Gain Tempco

Gain tempco is a measure of the change in the full-scale range output over temperature expressed in parts per million per °C (ppm/°C).

1.5 Offset Tempco

Offset tempco is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at low and high temperature. The maximum change in offset is referenced to the offset at 25°C and is divided by the temperature range. This offset change is expressed in parts per million of full-scale range per °C (ppm of FSR/°C).

1.6 Settling Time

Settling time for each DAC1285 series part is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (Figures 1 and 2).




FIGURE 1. Voltage Mode Settling Time-FSR Change




FIGURE 2. Voltage Mode Settling Time-1 LSB Change

Voltage Output. Three settling times are specified to $\pm 0.01\%$ of full-scale range (FSR); two for maximum full-scale range changes of 20V, 10V and one for a 1 LSB change. The 1 LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

Current Output. Settling time is specified to $\pm 0.01\%$ of FSR. This is given with a range of resistive loads: 10Ω to 100Ω .

1.7 Compliance

Compliance voltage is the maximum voltage swing allowed on the current output pin (pin 20). Note that the absolute current offset error with any DAC will be increased by an amount given by V_{OUT}/R_{OUT}. In many situations this will be a significant error term if the voltage on the current output pin is allowed to exceed a few millivolts.

1.8 Power Supply Sensitivity

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is

defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages.

1.9 Reference Supply

The DAC1285 series are supplied with an internal 6.2V reference voltage supply. This voltage (pin 24) is accurate to \pm 2% and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5 mA. All gain adjustments should be made under constant load conditions.

2.0 Analyzing Device Accuracy Over the Temperature Range

For the purposes of temperature drift analysis, the major device components are shown in Figure 3. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient, which is specified as a maximum. The input reference current to the DAC, $I_{\rm REF}$, is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current, $I_{\rm DAC}$, which is a function of the digital input code, is designed to track $I_{\rm REF}$; if there is a slight mismatch in these currents over temperature, it will contribute to the gain TC. The bipolar offset resistor, $R_{\rm BP}$, and gain setting resistor, $R_{\rm GAIN}$, also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.




FIGURE 3. Bipolar Configuration

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full-scale. A specification for total error over temperature assumes that both the zero and full-scale points have been trimmed for zero error at 25°C. Total error is normally expressed as a percentage of the full-scale range. In the bipolar situation, this means the total range from $-V_{\rm FS}$ to $+V_{\rm FS}$.

2.1 Monotonicity and Linearity

The initial linearity error and the differential linearity error guarantee monotonic performance over the operating temperature range. It can therefore be assumed that linearity errors are insignificant in computation of total temperature errors.

2.2 Unipolar Errors


Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift, which comes from leakage currents and drift in the output amplifier, causes a linear shift in the transfer curve as shown in *Figure 4*. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in R_{GAIN} relative to the DAC resistors.

2.3 Bipolar Range Errors

The analysis is slightly more complex in the bipolar mode. In this mode R_{BP} is connected to the summing node of the

output amplifier (see *Figure 3*) to generate a current which exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in IREF and thus IDAC, so that IDAC will always be exactly balanced by IBP with the MSB turned on. This effect is shown in Figure 6. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of RBP to the DAC resistors is usually the largest component of bipolar drift. Gain drift in the DAC also contributes to bipolar offset drift, as well as fullscale drift. In the bipolar ranges, full-scale is defined as the total range from $-V_{FS}$ to $+V_{FS}$.






FIGURE 4. Unipolar and Bipolar Drifts




FIGURE 5. ± 10V Bipolar Operation




FIGURE 6. ± 5V Bipolar Operation

3.0 Applications and Functional Description

3.1 Voltage Mode Operation

These D/As provide internal scaling resistors which permit a wide range of bipolar and unipolar output configurations. Bipolar output formats of $\pm 2.5 V, \pm 5 V, \pm 10 V$ and unipolar formats of 0V to 5V and 0V to 10V are possible using resistor strap options included within the device. Table I and Figures 5, 6 and 7 summarize the proper pin connections required for these formats.

3.2 Current Mode Operation

Current mode applications which make use of an external op amp, comparator, or a resistive load are possible with


the DAC1285 series using pin 20. When an external op amp is used, the internal scaling resistors should be utilized to minimize full-scale drift. Configurations shown in Table I apply directly. Figure 8 shows one application using an external fast operational amplifier.

Current mode operation into a resistive load or open circuit must account for the DACs nominal output resistance of 2k at pin 20. With this in mind, the output will swing 0V to -4V open circuit and about -1.5V to +1.5V with the bipolar offset resistor connected. An external load resistor may be used as part of the load, but there will be an error due to temperature coefficients mistracking.

TABLE I. Output Voltage/Current Ranges for DAC1285 Series

Output Range	Digital Input Code	Connect Pin 15 to	Connect Pin 16 to	Connect Pin 17 to	Connect Pin 19 to
± 10V	Complementary Offset Binary	19	24	20	15
± 5V	Complementary Offset Binary	18	24	20	NC
± 2.5V	Complementary Offset Binary	18	24	20	20
10V	Complementary Binary	18	24	21*	NC
5V	Complementary Binary	18	24	21*	20
±1 mA	Complementary Offset Binary	NC	24	20	NC
2 mA	Complementary Binary	NC	24	21*	NC

^{*}Optional, no connection necessary



V_{OUT} = (0 mA to 1.9995 mA) (R20) = (0 mA to 1.9995 mA) (5k) = 0V to 9.9976V

1 LSB = 2.44 mV

FIGURE 7. 10V Unipolar Operation

FIGURE 8. ± 10V Bipolar Operation with External Operational Amplifier

3.3 Offset and Full-Scale Adjust

The DAC1285 series may be offset and full-scale adjusted using the circuit shown in Figure 9. Offset voltage should be adjusted first. A logic "1" (\geq 2V) should be applied to all logic inputs. In bipolar mode, the offset is adjusted to equal minus full-scale. In unipolar mode, the offset is adjusted to read 0V at the output. Full-scale is then adjusted by applying a logic "0" (\leq 0.8V) to all inputs for operation. The range of R1 and R2 shown in Figure 9 is approximately \pm 0.2% of full-scale for the values shown.

A 30 second "warm-up" period should be allowed (after power turn-on) before making the above adjustments.

3.4 Logic Input Coding

The logic inputs to the DAC1285 series are complementary; i.e., a given bit is turned ON by an active low input. Table II summarizes input status for unipolar and bipolar codes.

3.5 Reference Supply

The DAC1285 series is supplied with an internal 6.2V reference regulator (pin 24). In order to obtain the specified unadjusted performance, the reference output (pin 24) should be connected to the reference input (pin 16). An external reference voltage may be used with the DAC1285 series if provision is made to calibrate full-scale as shown in *Figure* 9. Since the reference is buffered, it may be used externally at currents up to 2.5 mA.




FIGURE 9. External Adjustment and Voltage Supply Connection Diagram

TABLE II

4	Input Code	(Noto 7)	Output		Ur	nipolar (Output Range:	'S '		
Code Type	MSB	LSB	State	0V to 10V		C	V to 5V	0 mA-2 mA 0 mA-1.25 mA		
Unipolar	0000000	00000	Full-Scale	9.9976V		4.9988V		– 1.9995 mA		
Complementary	1111111	11110	1 LSB ON	0.0024V			0.0012V	– 0.0005 mA		
Binary	1111111	11111	Zero-Scale	0.0000V			0.0000V	0.0000 mA		
Code Type	Input Code (Note 7)		Output	Bipolar Output Voltage Ranges						
Code Type	MSB	LSB	State	± 10V	± 5	٧	± 2.5V	±1 mA		
Bipolar	0000000	00000	Full-Scale	9.9951V	4.99	76V	2.4988V	- 0.9995 mA		
Complementary	0 1 1 1 1 1 1	11111	Half-Scale	0.0000V	0.00	00V	0.0000V	0.0000 mA		
Binary	1111111	11110	1 LSB ON	- 9.9951V	- 4.99	76V	- 2.4988V	0.9995 mA		
	1111111	11111	Zero-Scale	- 10.0000V	- 5.00	00V	- 2.5000V	1.0000 mA		

Note 7: Logic input sense is such that an active low (V_{IN}≤0.8V) turns a given bit ON and is represented as a logic "0" in the table.

3.6 Logic Input Compatibility

The design of the current mode switches in the DAC1285 series gives the device true TTL compatibility. It is TTL compatible over the entire operating temperature range and is independent of the reference voltage and V_{CC} . Furthermore, since the input breakdown ratings are in excess of 10V, the DAC1285 series may be driven directly from high (or low) voltage CMOS.

3.7 ± 12 Volt Supply Operation

These DACs will operate with supply voltages as low as \pm 11.4V. It is recommended that output voltage ranges - 10V to +10V and 0V to 10V not be used if the supply

voltages are ever less than the recommended \pm 12V. The output amplifier may saturate if $|V_{SUPPLY}| - |V_{OUT}|$ maximum | < 2.0V.

3.8 Power Supply Connections

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams (Figure 9). These capacitors (1 $\mu\mathrm{F}$ electrolytic recommended) should be located close to the device. Electrolytic capacitors, if used, should be paralleled with 0.01 $\mu\mathrm{F}$ ceramic capacitors for optimum high frequency performance.

Ordering Information

Part Number	Part Number Temperature Range			
DAC1285ACD DAC85LD-CBI-V	-25°C to +85°C			
DAC1285HCD DAC85-CBI-V	-25 0 10 405 0	D24G		
DAC1285AD DAC87-CBI-V	-55°C to +125°C			


^{*}Devices may be ordered by either part number.





Section 13

Fiber-Optic Products



Fiber-Optic Product Selection Guide

Function	Feature		Features		1		
	Bandwidth*	Drive Current*	Coupled Power*	λ	-55°C to +125°C	25°C to +85°C	Page
Complete Transmitter with LED	DC to 20 Mbits	100mA (max.)	110µW	820nm		FOT180B	13-21

Function	1.	Feature	es				
	Bandwidth*	Sensitivity*	Power Required for Max. Bit Rate*	-55°C to +125°C	-25°C to +85°C	Page	
Receiver	DC to 10 Mbits	55 dBm		LH0082D	LH0082CD	13-4	
Complete Receiver with Photodiode	DC to 5 Mbits	-45 dBm	2μW		FOR100B	13-18	
Monolithic Receiver with Integral Photodiode	DC to 10 Mbits	−22 dBm	7 _μ W		FOR261F	13-26	

^{*}Consult data sheet for descriptions and conditions.



LH0082 Optical Communication Receiver

General Description

The LH0082 is a general purpose, low-noise, fiber optic receiver, which may also be used as a fast current to voltage converter, or as a high speed voltage amplifier. The circuit includes a 2GHz gain-bandwidth FET-input amplifier, a 2.4 volt reference, a comparator with hysteresis, and all the necessary resistors and capacitors for feedback and coupling, all integrated in a hermetic dual-in-line package. The large gain-bandwidth of the preamp enables fast response even with high capacitance photodiodes. A separate analog output permits the reception of analog signals to 20MHz via a fiber optic link. The internal comparator converts a low level analog signal to a CMOS/TTL/DTL compatible logic signal at data rates up to 15Mbits/s NRZ. The LH0082 can be used with an external comparator at data rates to 50Mbits/s.

Features

- Single 4.5 to 12 Volt Supply
- DC to 50 Mbits/s NRZ Data Bandwidth
- Low Noise
- < 10⁻⁹ Bit Error Rate
- Low Input Bias Current


- Pin Selectable Sensitivity: -45dBm/-35dBm*
- CMOS/TTL/DTL Compatibility
- Can be used with photodiodes, PIN photodiodes, phototransistors, avalanche photodiodes, and photomultipliers
- Hermetic Dual In Line Metal Package
- Highly Versatile Building Block
- > 45dB Dynamic Range
- *Assumes 0.5A/W PIN diode input

Applications

- Data Terminals
- Secure Communication
- Peripheral Control/Communication
- Video Transmission
- Wideband Amplifier
- High Speed Current to Voltage Converter
- Fiber-Optic Repeater
- Video Amplifier
- Industrial Machine Control

LH0082 Schematic Diagram

Connection Diagram



Absolute Maximum Ratings

Input Voltage

Supply Voltage +15 V
Power Dissipation, T_A = 25°C 0.5 W
Junction Temperature 150°C
Storage Temperature -65°C to +150°C
Operating Temperature Range
LH0082D -55°C to 125°C
LH0082CD -25°C to 85°C
Lead Temperature (Soldering, 20 Seconds) 300°C

Electrical Characteristics Preamplifier: Power supply voltage = +5VDC, TA = 25°C, see Figure 1

 $V_{CC} - 20 < V_{1N} < V_{Q}$

	Parameter	Min.	Тур.	Max.	Units
l _B	Input Bias Current		100		pA
CIN	Input Capacitance			5	pF
A_V	Voltage Gain		90		V/V
f _{3dB}	-3dB Frequency		18		MHz
V_{Q}	Output Quiescent Voltage	1.9	2.1	2.6	V
$\Delta V_Q/\Delta T$	Output Quiescent Voltage Drift with Temperature		-6		mV/°C
Zo	Open Loop Output Impedance at 1 MHz		30		Ω
	Output Noise (10 Hz to 10 MHz)		300		μV RMS
V_{O}	Output Swing (No Load)	3.5	4.0		V_{P-P}
	Transimpedance: Low Sensitivity High Sensitivity	90 0.9	100 1	110 1.1	kΩ MΩ
Is	Supply Current		22	30	mA

$\textbf{Electrical Characteristics} \quad \text{Comparator/Reference: Power supply voltage} = +5 \text{V}_{D,C}, \text{ T}_{A} = 25 ^{\circ}\text{C}, \text{ see Figure 2}$


	Parameter	Min.	Тур.	Max.	Units
R _{IN}	Comparator Input Resistance (to reference)	0.95	1	1.05	kΩ
V _{HYST}	Hysteresis Voltage Positive Negative	7 5	8.7 6.9	11.4 8.8	mV mV
Ro	Output Pullup Resistor	0.95	1	1.05	kΩ
V _R	Reference Voltage	2.2	2.4	2.6	٧
ΔV _R /ΔT	Reference Voltage Drift with Temperature		-2		mV/°C
R _O (V _{REF})	Reference Voltage Output Resistance		15		Ω
V _{OL}	$(I_{OL} = 3.2 \text{mA})$		0.3	0.5	V
V _{он}	(I _{OH} = -1mA)	3.8	4		Ų
T _{PD}	$(V_{IN} = 30 \text{mV}, \ V_{OD} = 15 \text{mV})$		160		ns
T _R	$(C_L = 3 pF)$		80		ns
T _F	$(C_L = 3pF)$		60		ns -
Is	Supply Current: Output High Output Low	4.5 9.5	8 13	17 22	mA mA

Electrical Characteristics Fiber Optic Receiver: Photodiode responsivity is assumed to be 0.5A/W, capacitance of 10 pF at 2.5 V reverse bias, $V_{CC} = 5V$, $T_A = 25$ °C, $C_L = 15$ pF

	Parameter	Min.	Тур.	Max.	Units
	High Sensitivity: $R_F = 1 M\Omega$, see Figure 3.				
	Input Power for 10^{-9} BER (bit rate = 500 Kbit NRZ)		30		nW
t _r , t _f	Analog Output Rise or Fall Time	•	1.5		μS
	Maximum Data Rate, NRZ, Digital Output		650		Kbit/s
P_N	Noise Equivalent Power		1		nW
i _N	Equivalent Input Noise Current (10Hz to 10MHz)		300		pA RMS
	Low Sensitivity: $R_F = 100 \text{ K}\Omega$, see Figure 4				
	Input Power for 10^{-9} BER (bit rate = 2 Mbit NRZ)		300		nW
t _r , t _f	Analog Output Rise or Fall Time		50		ns
	Maximum Data Rate, NRZ, Digital Output `		5		Mbit/s
P_N	Noise Equivalent Power		. 10		Wn
i _N	Equivalent Input Noise Current (10Hz to 10MHz)		3		nA RMS
Is	Total Supply Current (High or Low Sensitivity)		35		mA

Fiber optic receiver preamp response


 $R_F = 100 \text{ k}\Omega$ Photodiode capacitance = 10 pF, $V_{CC} = 5V$



Optical Input

Preamp output (20 mV/div) (Pin 3)

Time (10 ns/div)




Optical Input

Preamp output (20 mV/div)

Time (10 ns/div)


Preamp Voltage Mode Pulse Response



(10 mV/div) Output (200 mV/div) (Pin 3)

Input

Small Signal



Input (10 mV/div) Output (200 mV/div)

Large Signal

TA == +25 °C

T_A = +125°C


SUPPLY VOLTAGE (V)

Typical Performance Characteristics


 $T_A = +125$

TA = +55 °C

COMPARATOR SUPPLY VOLTAGE (V)



PREAMP SUPPLY VOLTAGE (V)



Applications Information

The gain-bandwidth of the LH0082 preamp is nearly 2GHz, thus good bypassing of the supply voltage is necessary; a 3.3µF tantalum capacitor in parallel with a 0.01µF ceramic disc is recommended, placed as close as possible to the device pins.

Careful shielding of pins 2, 13, and 14 is necessary if the LH0082 is used in a high noise environment. Minimize stray capacitance to pin 14 from ground, V_{CC} or pin 3 to avoid slowing overall circuit response. Choose the lowest capacitance photodiode possible for the application. When using phototransistors, only the collector-base junction should be used for fastest response. Additional sensitivity may be gained by using a phototransistor in the transistor mode, although this will result in slower circuit response, and poor DC stability due to beta multiplication of the dark current of

the phototransistor. Avoid capacitive loading at the output of the comparator to achieve maximum data rates.

Avalanche photodiodes can be used for improved sensitivity and speed. Overall speed is limited by the internal comparator. Use of an external comparator such as the LM160 will enable the full speed capability to be realized. This requires the use of an additional power supply, see Figure 8.

Increased speed of response may be realized in the high sensitivity mode by the addition of a resistor and a capacitor as shown in Figure 5. The resistor value may need to be adjusted to give a flat frequency response for differing circuit layouts. Figure 6 illustrates how very high sensitivity can be achieved by adding the desired feedback resistor.

The low sensitivity mode's speed of response may also be increased (as shown in Figure 7). A network must be added to the comparator to adjust for frequency dependent thresholds caused by the 0.01 coupling capacitor internal to the LH0082. Figure 8 shows the use of an external comparator to enable 50 Mbit data rates. Figures 9, 10, and 11 demonstrate interfacing techniques to avalanche photodiodes and phototransistors.

With a few additional components, the LH0082 can be used as a repeater as shown in Figure 12. Interfacing to a microcomputer-bus, (Figure 13), is also easy when the LH0082 is teamed with an INS8250 Asynchronous Communications Element. This provides a full duplex link capable of bit rates to 56Kbits/S.

Analog data can be sent along a fiber optic cable via digital means, (Figure 14), or by analog means and recovered as shown in Figure 7. Low temperature drift can be obtained in the analog mode, by using the circuit of Figure 15.




Figure 1. Preamp Test Circuit




Figure 2. Comparator Test Circuit




Figure 3. Fiber-Optic Receiver, Basic High Sensitivity: 30nW, 400kbps





Figure 4. Fiber-Optic Receiver, Basic Low Sensitivity: $2\mu W$, $5\,Mbit$








Figure 6. Fiber-Optic Receiver, Very High Sensitivity-Low Speed: 3nW



NOTE: FOR ANALOG OPERATION, USE THE CIRCUIT SHOWN IN FIGURE 7 WITH THE FOLLOWING MODIFICATIONS: DISCONNECT PIN 9 FROM V_{CC}. AND USE PIN 3 AS THE OUTPUT. BANDWIDTH FOR THIS CONFIGURATION IS APPROXIMATELY 20 MHz. ANALOG RESPONSIVITY IS 50 mV/_pw. Dynamic range is 80 db.

Figure 7. 300nW Sensitivity






Figure 8. High Speed — Low Sensitivity Receiver





Figure 9. Connection to Avalanche Photodiode








Figure 11. Connection to Phototransistor — Low Sensitivity, High Speed Receiver








Figure 15. Low Temperature Drift Analog Receiver,

ADVANCE INFORMATION




FOR100B Fiber-Optic Receiver

General Description

The FOR100B is a general purpose fiber-optic receiver. It contains a low-capacitance pin photodiode, FET-input transimpedance preamplifier and a comparator with hysteresis. An integral self-aligning bayonet-style connector simplifies and ensures reliable optical coupling. The low profile metal package is ideal for direct PC board mounting with 0.5" board-to-board spacing. When used with the FOT180B fiber-optic transmitter, the pair will provide a complete fiber-optic data link capable of 5 Mbits/s NRZ data rate with only $2\mu W$ peak optical power input at the receiver. Connectors are available from Amphenol TM .

Features


- Single 4.5V to 12V supply
- DC to 5 Mbits/s NRZ data bandwidth
- <10⁻⁹ bit error rate
- Low capacitance silicon pin photodiode
- Pin selectable sensitivity
- CMOS/TTL compatible logic output
- = >21 dB dynamic range (see Note 1, page 2)
- Quickly demountable bayonet-type Amphenol connector
- Separate analog and digital outputs
- 14-pin low-profile (0.3") package for direct PC board mounting




Applications

- Data communication networks
- Secure communications
- Peripheral control/communications
- Video transmission
- Optical modems
- Fiber-optic repeater
- Industrial machine control

Schematic and Connection Diagrams





TOP VIEW (The 3 mounting holes are tapped for 4—40 screws)

Order Number FOR100B See NS Package F014A

Amphenol is a trademark of Amphenol Division, Bunker Ramo Corp.

Absolute Maximum Ratings

V_{CC} Supply Voltage +15V T_{STG} Storage Temperature −25°C to +85°C

Operating Temperature Range -25°C to +85°C Lead Temperature (Soldering, 10 seconds) 300°C

Electrical and Optical Characteristics $V_{CC} = +5V$, $T_A = 25$ °C

Parameter		Conditions		Typ.	Units
		$R_F = 1 M\Omega$,	λ = 660 nm	430	
	Preamp Responsivity	$\lambda = 820 \text{nm}$		600	mV/μW
	\ \	$R_F = 100 k\Omega$	λ = 660 nm	43	ΠΙΝΉΨΑ
	· ·		λ = 820 nm	60	
BW	Data Rate (NRZ)	$R_F = 1 M\Omega$, See Fig. 1	P _{IN} = 350nW Peak	1.0	Mhitaía
		$R_F = 100 kΩ$, See Fig. 2	P _{IN} = 2 μW Peak	5.0	Mbits/s
	Optical Port Diameter			500	μm
NA	Numerical Aperture			0.5	
VQ	Preamp Quiescent Voltage	No Optical I	nput	2.1	
V _{OL}	Comparator Output Low Voltage	$I_{OL} = 3.2 \text{mA}$		0.3	\ \ \ \ \
V _{OH}	Comparator Output High Voltage	I _{OH} = −1 mA		4.0	
	Const. Const.	Comparator	Output High	30	mA
Icc	Supply Current	Comparator Output Low		35	
t _{pd}	Propagation Delay:		-		
	Optical Input to Analog Output	At Pin 3,	$R_F = 100 k\Omega$	40	ne
Į	Optical Input to TTL Output	At Pin 6		150	ns

Note 1: With the circuit configuration in Figure 2, the minimum detectable input and maximum allowable inputs are 300 nW and 41μ W peak respectively, this translates to >21 dB dynamic range. This is based on a photodlode responsivity of 0.60 A/W @ λ = 820 nm.

Applications Information

The front end of the FOR100B fiber-optic receiver is a wideband transimpedance amplifier, thus good supply bypassing is required. A 3.3 µF tantalum capacitor in parallel with a 0.1 µF ceramic disc placed as close as possible to device pins is recommended. Also, the metal case should be grounded. The mounting holes are tapped for 4—40 screws.

The FOR100B contains all the components required to function as an optical in/TTL out receiver. No external components are required if the basic receiver configurations are used.

Figure 1 shows the high sensitivity configuration capable of 1Mbit/s NRZ data rate with only 350nW of peak

optical power input. Figure 2 shows the low sensitivity circuit capable of $5\,\text{Mbits/s}$ NRZ operation with only $2\,\mu\text{W}$ of optical input.

In applications where external components are required, it is important that the following techniques be considered:

- Make overall layout compact.
- Keep all component lead lengths as short as possible.
- Route the comparator output away from the preamp and comparator inputs.
- Separate preamp input and comparator output lead by a ground or supply trace where possible.

Applications Circuits




Figure 1. Fiber-Optic Receiver—High Sensitivity: 30 nW




Figure 2. Fiber-Optic Receiver—Low Sensitivity: 300 nW


Ordering Information

Bayonet Connector	Part No.	Fiber Diameter
	905-143-5001	125 microns
	905-143-5002	140 microns
	905-143-5003	200 microns
	905-143-5004	230 microns
	905-143-5005	400 microns
Order from Amphenol Division, Bunker	905-143-5006	600 microns
Ramo Corp., Denbury, Connecticut	905-143-5007	1 millimeter

FOT180B Fiber-Optic Transmitter

General Description

The FOT180B is a high-speed general-purpose electrooptical transmitter. It is designed for digital data transmission via optical fibers with data rates up to 20 MBits/s NRZ. The package includes the driver circuitry, optical light source, and connector. The bayonet-type connector on the package simplifies and ensures reliable optical coupling with minimal source to fiber alignment losses. The low-profile metal package is ideal for direct PC board mounting with 0.5" board-to-board spacing. When used with the FOR100B fiber-optic receiver, the pair provides a complete optical data link with TTL compatible interfacing. Connectors are available from AmphenolTM.




Features


- Single +5V supply
- DC to 20 Mbits/s NRZ data rate
- Pin selectable optical output power
- LED built-in
- CMOS/TTL compatibility
- Data and enable inputs
- Quickly demountable bayonet-type Amphenol optical connector
- 14-pin low profile package (0.3") for direct PC board mounting
- Open collector output driver

Applications

- Data communication networks
- Secure communications
- Peripheral control/communication
- Industrial machine control
- T1 and T2 telecom digital links
- Optical modems
- Video transmission

Schematic and Connection Diagram





TOP VIEW
(The 3 mounting holes are tapped for 4-40 screws)

Order Number FOT180B See NS Package FO14A

Amphenol is a trademark of Amphenol Division, Bunker Ramo Corp. See Page 13.25 for part number.

Absolute Maximum Ratings

V_{CC} Supply Voltage

7V

V_{IN} Input Voltage

5.5V -30 mA to +5 mA

I_{IN} Input Current
I_F LED Forward Current, DC

100 mA

T_A Operating Temperature

-25°C to +85°C

T_{STG} Storage Temperature

-25°C to +85°C

Lead Temperature (Soldering, 10 seconds)

300°C

Electrical Characteristics $T_A = +25$ °C.

Driver Specifications

	Parameter		Conditions		Min.	Тур.	Max.	Units
V _{OL}	Output Low Voltage	V _{CC} = 4.5V		$I_{OL} = 40 \text{mA}$			0.5	
		V _{IN} = 0.8V (see Figure 1)		$I_{OL} = 70 \text{mA}$			0.7	
		(See Figure 1)		I _{OL} = 100 mA			0.8	V
V _{IH}	Input High Voltage	V _{CC} = 4.5V	Guaranteed input logic high for all inputs		2			
V _{IL}	Input Low Voltage	*CC = 4.0 *	Guaranteed input logic low for all inputs			1	0.8	
	Input High Current		V - 27V	Input 1			30	^
I _{IH}	Input High Current		$V_{IN} = 2.7V$	Input 2			20	μΑ
	Input Low Current	$V_{CC} = 5.5V$	V _{IN} = 0.4V	Input 1			-0.54	A
I _{IL}	Input Low Current		VIN = 0.4 V	Input 2			-0.36	mA
lcc	Supply Current			Input 2 = 0V			80	
R ₁	Resistance				47.5	50 .	52.5	Ω
R ₂	Resistance				133	140	147	, 75

DC LED Specifications

	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _F	Forward Voltage	I _F = 50 mA		1.3		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
BV _R	Reverse Breakdown Voltage	$I_R = 100 \mu\text{A}$		5] v
λ _{PK}	Peak Emission Wavelength	I _F = 50 mA		820		nmi

Electrical Characteristics (Continued)

Transmitter Specifications Conditions: $V_{CC} = 5V$, $T_A = 25$ °C.

Parameter		Con	Conditions Fibe		Min.	Тур.	Max.	Unit
			Current limiting	200μm, 0.4 NA		22		
	Ontinal Barrer Outrus	(Notes 1 & 2) 100% Duty	resistor = R1	400 μm, 0.5 NA		110		μW
Po	Optical Power Output	Cycle	Current limiting	200 μm, 0.4 NA		9		"
			resistor = R2	400 μm, 0.5 NA		45	-	
	LED Course	Current limiting	resistor = R1 (see I	igure 2)		70		
IF	LED Current	Current limiting resistor = R2 (see Figure 3)		2	26		mA	
	Data Rate (NRZ)				20		Mb/s	
	Optical Port (Fiber Core Diameter)					500		μm
NA	Exit Numerical Aperture					0.5		
t _r	Optical Rise Time	See Figure 2				15		
t _f	Optical Fall Time	See Figure 2			15			
t _{pd}	Propagation Delay: Electrical Input to Optical Output	See Figure 2				10		ns

Note 1: Optical power output (DC) is measured at the end of a one-meter long fiber using an EG & G Model 550 photometer that has been calibrated at 820 nm.

Note 2: The 200 µm fiber used is DuPont S120 Type 30; the 400 µm fiber used is DuPont PIFAX PIR140.

Applications Information

The FOT180B is a hybrid fiber-optic transmitter circuit. It includes the driver circuitry, LED, and two current-limiting resistors. The circuit layout allows the user to have access to the LED drive output pin, the two scaling resistors, and the LED. Access to both the anode and the cathode of the LED allows the user to implement various drive configurations to optimize system performance. Figure 4 shows the FOT180B set up in a series drive scheme using the internal $50\,\Omega$ resistor. The drive current can be calculated using the following equation:

$$I_D = \frac{V_{CC} - V_F - V_{OL}}{R}$$

where: ID = LED drive current

V_{CC} = Supply voltage

V_F = ON-voltage of the LED

V_{OL} = LO-voltage of the open collector output

R = Current-limiting resistor

When input 2 is at logic "0", the LED ON/OFF condition is entirely controlled by input 1 at pin 6. This configuration allows the driver to control the LED and at

the same time provide the necessary logic signal levels to interface with other TTL circuits. Also, series drive configurations tend to lower the power consumption in the LED driver. A characteristic of this method is a large current supply step when the LED turns ON and OFF (20 mA to 60 mA depending on the value of the current-limiting resistor). Figures 2 and 3 show the FOT180B set up in a different configuration. The LED is shunted across the drive output transistor instead of in series with it. In this shunt-driven mode the LED drive current is:

$$I_D = \frac{V_{CC} - V_F}{D}$$

where: ID = LED drive current

V_F = ON-voltage of the LED

R = Current-limiting resistor

The step in supply current due to output switching is much smaller with this method, so the shunt drive configuration has a relatively constant supply current drain and less power supply line modulation.

DC Test Circuit





Figure 1. V_{IL}, V_{OL}

Typical Applications



Input 1	Input 2	Optical
. 0	0	OFF
0	1	ON
1 1	0 .	OFF
1	1	OFF

Figure 2. High Current, Shunt Drive

Typical Applications continued





Figure 3. Low Current, Shunt Drive



Input 1	Input 2	Optical
0	0	ON
0	1	OFF
1	0	OFF
1	1	OFF

Figure 4. High Current, Series Drive

Ordering Information

Bayonet Connector	Part No.	Fiber Diameter	
	905-143-5001	125 microns	
	905-143-5002	140 microns	
	905-143-5003	200 microns 230 microns	
•	905-143-5004		
	905-143-5005	400 microns	
Order from Amphenol Division, Bunker	905-143-5006	600 microns	
Ramo Corp., Denbury, Connecticut	905-143-5007	1 millimeter	



FOR261F Monolithic TTL Fiber-Optic Receiver

General Description


The FOR261F is a high speed monolithic fiber-optic receiver accepting optical input and providing TTL outputs at NRZ data rates to 10 Mbits/s with only $7\,\mu\text{W}$ of optical power. It is available in a short ferrule package which is compatible with AmphenolTM and AMPTM standard receptacles.

Features


- Single +5V supply
- Optical input, TTL output
- 10 Mbits/s NRZ data rate with only 7 μW of peak optical power
- <10⁻⁹ bit error rate
- Short ferrule package with 250µm diameter optical port
- Compatible with AMP #227240-1 and Amphenol #905-135-5000 connectors
- Temperature compensated input

Applications

- Data communications
- Optical modem
- Industrial machine control
- Peripheral control/communications



Equivalent Circuit





Bottom View
Order Number FOR261F
See NS Package FO-03A

AMP is a trademark of AMP Corp.

Amphenol is a trademark of Bunker Ramo Corp

Absolute Maximum Ratings

 V_{CC} Supply Voltage +7V P_{IN} Optical Power Input 350 μW peak T_{STG} Storage Temperature -25°C to +85°C T_{A} Operating Temperature Range -25°C to +85°C Lead Temperature (Soldering, 10 seconds) 300°C


Electrical and Optical Characteristics $V_{CC} = +5V$, $T_A = 25$ °C, $\lambda = 820$ nm

	Parameter	Conditions	Тур.	Units
lcc	Supply Current Output High Output Low	V _{CC} = 5.5V	12 16	mA
VoL	Output Low Voltage	$P_{IN} = 7 \mu W$, $I_{OL} = 16 \text{ mA}$	0.5	V
VoH	Output High Voltage	$P_{IN} = 0 \mu W$, $I_{OH} = -400 \mu A$	2.7	V
BW	Data Rate (NRZ)	$P_{IN} = 7 \mu W$, BER<10 ⁻¹⁰	10	Mbits/s
NA	Numerical Aperture		0.5	
	Fiber Core Diameter		400	μm
NEP	Noise Equivalent Power	10 Hz to 10 MHz	14	nW
t _r	Output Rise Time	$P_{IN} = 7 \mu W$, pk	40	
t _f	Output Fall Time	$P_{IN} = 7 \mu W pk$	40	ns
t _{pd}	Propagation Delay: Optical Input to TTL Output	$P_{IN} = 7 \mu W pk$	80	

Applications Information

The FOR261F is a monolithic fiber-optic receiver. It accepts optical input and gives TTL output. Figure 1 shows a typical application using the FOT180B fiber-optic transmitter as the optical source, and the FOR261F as the receiver. With $7\mu W$ of input optical power, this configuration is capable of data rates to 10 Mbits/s NRZ.

Application Circuit







Section 14

Active Filters and Telecommunication Products

				1	
	•			1	1
					1
		•			1
					! ! !
		•			1
•					
		•		• .	
					,
					•

Section 14. Active Filters (Building Blocks) Selection Guide

					Part Number		
Function	Features	Frequency Accuracy	Q Accuracy	Q×Fc	−55°C to 125°C	-25°C to 85°	Page Number
Universal Active Filter	State Variable Building Block	±2.5% ±1.0%	±7.5% ±7.5%	50k 50k	AF100-1 AF100-2	AF100-1C AF100-2C	14-5 14-5
Universal Active Filter	State Variable Building Block Wide Bandwidth	±2.5% ±1.0%	±7.5% ±7.5%	200k 200k		AF150-1C AF150-2C	14-53 14-53
Dual Universal Active Filter	State Variable Building Block Two AF100 in one package	1	±7.5% ±7.5%	50k 50k		AF151-1C AF151-2C	14-73 14-73
Universal Wideband	FET-Input Amplifier Pin Compatible with AF100J	±2.5% ±1.0%	±7.5% ±7.5%	200k 200k	AF160-1 AF160-2	AF160-1C AF160-2C	14-81 14-81
Dual Universal Wideband	FET-Input Amplifier Pin Compatible with AF151J	±2.5% ±1.0%	±7.5% ±7.5%	200k 200k		AF161-1C AF161-2C	14-100 14-100
		Resistor Accuracy	Resistor Match	Resistor Tempco (ppm/°C)			
General Impedance Converter (GIC)	Matched Resistors 7.5k and Controlled TC	1.0%	±0.2%/ 0.1%	±110 ±30	AF120H		14 00
		2.0%	±0.4%/ 0.2%	±110 ±60		AF120CH	14-32

Section 14. Tuned Active Filters Selection Guide

Function	Features	Cutoff/ Band Edge Freq. (Hz)	Passband Ripple (dB)	Stopband Frequency (Hz)	Stopband Attenuation (dB)	Gain Tolerance (dB)	Part Number	Page Number
Touch Tone* Filters for	High Band Splitter Filter	1209	±0.5	941	25	±0.5 @ 1336 Hz	AF101CJ	14-82
Dual Tone Multifrequency Receivers	Dial Tone Reject Filter	697	±0.5	440	34	±0.5 @ 941 Hz	AF102CJ	14-84
(DTMF)	Low Band Splitter Filter	941	±0.5	1209	25	±0.5 @ 852 Hz	AF103CJ	14-86
Addition Tone Receiver Circuits	Automatic Gain Control (AGC)						AF104 AF105	14-108 14-108
Pulse Code Modulation (PCM) Filters	Transmit/Receive PCM Filter for 8kHz Sampling (sin x)/x Correction	3000 3000	±0.5 ±0.5	5300 4900	20 20	±0.5 ±0.5	AF132CJ	14-108
8 kHz Sampling Rate	5th Order Low Pass Filter Transmit PCM Filter	3000 3000	±0.3 ±0.125	4600 4600	30 32	External Resistor	AF133-1CJ AF133-2C	14-98 14-98
	5th Order Low Pass Filter	3000	±0.3	4600	30	±1.0 @1.0 kHz	AF134-1CJ	14-98
	Receive PCM Filter	3000	±0.125	4600	32	±0.5 @1.0 kHz	AF134-2CJ	14-98
		Center Freq. (Hz)						
Signalling Tone Filters	2000 Hz Band Reject Filter 2600 Hz Baud Pass Filter	2600 2600	±0.2/±0.5	2585/2615 (2400-2800) (2100-3100) >1600	30 30 50 70	@±0.5 -1.25/+1.75 @2600 Hz	AF138** AF139**	
Bandpass Filters for	Compatible with Rockwell CRC8030	697-950	±2dB	500/1200	30 40	±1.5 ±0.5	AF121-1CJ AF121-2CJ	14-40
DTMF Detectors	and Mostek MK5102	1209-1633	±2UD	2200/950	30 40	±1.5 ±0.5	AF122-1CJ AF122-2CJ	14-40

^{*}Registered trademark of Western Electric Co.

^{**}The AF138 and AF139 are not available at the time of this printing. Contact sales office for information.

AF100 Universal Active Filter

General Description

The AF100 state variable active filter is a general second order lumped RC network. Only four external resistors program the AF100 for specific second order functions. Lowpass, highpass, and bandpass functions are available simultaneously at separate outputs. Notch and allpass functions are available by summing the outputs in the uncommitted output summing amplifier. Higher order systems are realized by cascading AF100 active filters with appropriate programming resistors.

Any of the classical filter configurations, such as Butterworth, Bessel, Cauer, and Chebyshev can be formed.

Features

- Military or commercial specifications
- Independent Q, frequency, gain adjustments
- Low sensitivity to external component variation
- Separate lowpass, highpass, bandpass outputs
- Inputs may be differential, inverting, or non-inverting
- Allpass and notch outputs may be formed using uncommitted amplifier
 - Operates to 10 kHz
- Q range to 500
 - Power supply range

±5V to ±18V


■ Frequency accuracy

±1% unadjusted


■ Q frequency product ≤ 50,000

Connection Diagrams

Ceramic Dual-In-Line Package AF100-1CJ, AF100-2CJ NS Package Number HY13A




Plastic Dual-In-Line Package AF100-1CN, AF100-2CN NS Package Number N16A



*Note: Internally connected. Do not use.

Metal Can Package AF100-1CG, AF100-1G, AF100-2CG, AF100-2G NS Package Number H12B



Supply Voltage

Absolute Maximum Ratings

Power Dissipation 900 mW/P
Differential Input Voltage
Output Short Circuit Duration (Note 1)

Lead Temperature (Soldering, 10 seconds)

900 mW/Package (500 mW/Amp) ±36V 1) Infinite

±18V

300°C

Operating Temperature
AF100-1CJ, AF100-2CJ, AF100-1CG,
AF100-2CG, AF100-1CN, AF100-2CN
AF100-1G, AF100-2G

AF100-1G, AF100-2G Storage Temperature AF100-1G, AF100-2G AF100-1CG, AF100-2CG, AF100-1CJ, AF100-2CJ, AF100-1CN, AF100-2CN -25°C to +85°C -55°C to +125°C

-65°C to +125°C -25°C to +100°C

Electrical Characteristics (Complete Active Filter) (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Range	f _C x Q ≤ 50,000			10k	Hz
Q Range	f _C x Q ≤ 50,000			500	Hz/Hz
f _O Accuracy AF100-1, AF100-1C AF100-2, AF100-2C	$f_C \times Q \le 10,000, T_A = 25^{\circ}C$ $f_C \times Q \le 10,000, T_A = 25^{\circ}C$			±2.5 ±1.0	% %
f _O Temperature Coefficient		,	±50	±150	ppm/°C
Q Accuracy	$f_C \times Q \le 10,000, T_A = 25^{\circ}C$			±7.5	%
Q Temperature Coefficient		•	±300	±750	ppm/°C
Power Supply Current	$V_S = \pm 15V$		2.5	4.5	· mA

Electrical Characteristics (Internal Op Amp) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		1.0	6.0	mV
Input Offset Current		4,	4	50	nA
Input Bias Current		·	30	200	nA
Input Resistance			2.5		· MΩ
Large Signal Voltage Gain	$R_{L} \ge 2k$ $V_{OUT} = \pm 10V$	25	160		V/mV
Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	±12	±14		V
	$R_L = 2 k\Omega$	±10	±13		V
Input Voltage Range		±12	1		V
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	77	96		dB
Output Short Circuit Current			25		mA
Slew Rate (Unity Gain)			0.6		V/μs
Small Signal Bandwidth			1		MHz
Phase Margin			60		Degrees

Note 1: Any of the amplifiers can be shorted to ground indefinitely, however more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for $V_S = \pm 15V$, over $-25^{\circ}C$ to $+85^{\circ}C$ for the AF100-1C and AF100-2C and over $-55^{\circ}C$ to $\pm 125^{\circ}C$ for the AF100-1 and AF100-2, unless otherwise specified.

Note 3: Specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ}C$.

FIGURE 1. AF100 Schematic

CIRCUIT DESCRIPTION AND OPERATION

A schematic of the AF100 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0$$
 = $\sqrt{b_1}$ = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients ${\bf a_1}$ and ${\bf a_2}$ equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{O} s + {\omega_0}^2}$$
 (highpass)

I $^{\$}$ the output is taken from the output of A2, numerator coefficients a_1 and a_3 equal zero and the transfer function becomes:

$$T(s) = \frac{a_2 s}{s^2 + \frac{\omega_0}{0} s + \omega_0^2}$$
 (bandpass)

If the output is taken from the output of A3, numerator coefficients ${\bf a_3}$ and ${\bf a_2}$ equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{O}s + \omega_0^2}$$
 (lowpass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and allpass filter.

In the transfer function for a notch function a_2 becomes zero, a_1 equals 1, and a_3 equals ${\omega_z}^2$. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (notch)

In the allpass transfer function $a_1=1$, $a_2=-\omega_0/Q$ and $a_3=\omega_0^{-2}$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q}s + \omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
 (all pass)

COMMON CONFIGURATIONS

The specific transfer functions for some of the most useful circuit configurations using the AF100 are illustrated in *Figures 2 through 8*. Also included are the gain equations for each transfer function in the frequency band of interest, the Q equation, center frequency equation and the Q determining resistor equation.




FIGURE 2. Non-inverting Input ($Q > Q_{MIN}$, See Q Tuning Section)

Applications Information (Continued)

a) Non-inverting input (Figure 2) transfer equations are:

$$\frac{e_h}{e_{IN}} = \frac{s^2 \left[\frac{1.1}{1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}} \right]}{\Delta}$$
 (highpass)

$$\frac{e_{\text{IN}}}{e_{\text{IN}}} = \frac{-s \omega_1 \left[\frac{1.1}{1 + \frac{R_{\text{IN}}}{10^5} + \frac{R_{\text{IN}}}{RQ}} \right]}{\Delta}$$
 (bandpass)

$$\frac{e_{\hat{x}}}{e_{IN}} = \omega_1 \omega_2 \left[\frac{1.1}{1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}} \right]$$
 (lowpass)

$$\omega_1 = \frac{10^9}{R_{E1}}$$
 $\omega_2 = \frac{10^9}{R_{E2}}$

where

$$\Delta = s^2 + s \left[\frac{1.1}{1 + \frac{10^5}{RQ} + \frac{10^5}{R_{IN}}} \right] \omega_1 + 0.1 \omega_1 \omega_2$$

$$\frac{e_{\ell}}{e_{IN}}\Big|_{S \to 0} = \frac{11}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}\right)}$$

$$\frac{e_h}{e_{1N}}\bigg|_{S \to \infty} = \frac{1.1}{\left(1 + \frac{R_{1N}}{10^5} + \frac{R_{1N}}{RQ}\right)}$$

$$\begin{vmatrix} e_b \\ e_{IN} \end{vmatrix} \omega = \omega_0 = -\frac{\left(1 + \frac{10^5}{RQ} + \frac{10^5}{R_{IN}}\right)}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}\right)}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$$

$$\Omega = \left(\frac{1 + \frac{10^5}{R_{1N}} + \frac{10^5}{R\Omega}}{1.1}\right) \quad \sqrt{0.1 \quad \left(\frac{\omega_2}{\omega_1}\right)}$$

$$RQ = \frac{10^5}{\sqrt{0.1 \frac{\omega_2}{\omega_1}}} - 1 - \frac{10^5}{R_{1N}}$$




FIGURE 3. Non-Inverting Input (Q < Q_{MIN}, See Q Tuning Section)

b) Non-inverting input (Figure 3) transfer equations are:

$$\frac{e_{h}}{e_{lN}} = \frac{s^{2} \left[\frac{1.1 + \frac{10^{4}}{RQ}}{1 + \frac{R_{lN}}{10^{5}}} \right]}{\Delta}$$
 (highpass)

$$-s \omega_1 \left[\frac{1.1 + \frac{10^4}{RO}}{1 + \frac{R_{IN}}{10^5}} \right]$$

$$\frac{e_b}{e_{IN}} = \frac{\Delta}{\Delta}$$
 (bandpass)

$$\frac{e_{\varrho}}{e_{IN}} = \frac{\omega_{1} \omega_{2} \left[\frac{1.1 + \frac{10^{4}}{RQ}}{1 + \frac{R_{IN}}{10^{5}}} \right]}{\Delta}$$
 (lowpass)

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$

where

$$\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{10^4}{RQ}}{1 + \frac{10^5}{RW}} \right] + 0.1 \omega_1 \omega_2$$

$$\frac{e_{\varrho}}{e_{IN}}\bigg|_{s\to 0} = \frac{1.1 + \frac{10^4}{RQ}}{0.1 \left(1 + \frac{R_{IN}}{10^5}\right)}$$

$$\frac{e_h}{e_{IN}}\bigg|_{s\to\infty} = \frac{1.1 + \frac{10^4}{RQ}}{1 + \frac{R_{IN}}{10^5}}$$

$$\begin{vmatrix} e_{b} \\ e_{IN} \end{vmatrix} = -\frac{1 + \frac{10^{5}}{R_{IN}}}{1 + \frac{R_{IN}}{10^{5}}}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$$

$$Q = \begin{bmatrix} 1 + \frac{10^5}{R_{1N}} \\ \frac{1}{1.1 + \frac{10^4}{RO}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

RQ =
$$\frac{10^4}{\left(1 + \frac{10^5}{R_{1N}}\right) \left(\frac{\sqrt{0.1 \frac{\omega_2}{\omega_1}}}{Q}\right) - 1.1}$$

14

Applications Information (Continued)




FIGURE 4, Inverting Input

 c) Inverting input (Figure 4) transfer function equations are:

$$\frac{e_h}{e_{IN}} = \frac{-s^2}{\frac{10^4}{R_{IN}}}$$
 (highpass)

$$\frac{e_b}{e_{IN}} = \frac{10^4}{R_{IN}}$$

$$\frac{e_b}{\Delta}$$
 (bandpass)

$$\frac{e_{g}}{e_{IN}} = \frac{-\omega_{1} \ \omega_{2} \ \frac{10^{4}}{R_{IN}}}{\Delta}$$
 (lowpass)

$$\omega_1 = \frac{10^9}{R_{E1}}$$
 $\omega_2 = \frac{10^9}{R_{E2}}$

where

$$\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{10^4}{R_{1N}}}{1 + \frac{10^5}{R_0}} \right] + 0.1 \omega_1 \omega_2$$

$$\frac{e_{g}}{e_{IN}}\Big|_{c \to 0} = -\frac{10^5}{R_{IN}}$$
 (lowpass)

$$\frac{e_h}{e_{IN}}\Big|_{s \to \infty} = -\frac{10^4}{R_{IN}}$$
 (highpass)

$$\frac{e_b}{e_{IN}}\Big|_{\omega = \omega_0} = \frac{\frac{10^4}{R_{IN}} \left(1 + \frac{10^5}{RQ}\right)}{1.1 + \frac{10^4}{R_{IN}}}$$
 (bandpass)

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$Q = \begin{bmatrix} 1 + \frac{10^5}{RQ} \\ \frac{1}{1.1 + \frac{10^4}{R_{IN}}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$RQ = \frac{10^5}{\frac{Q}{\sqrt{0.1 \frac{\omega_2}{\omega_1}}} \left(1.1 + \frac{10^4}{R_{1N}}\right) - 1}$$




FIGURE 5. Differential Input

d) Differential input (Figure 5) transfer function equations are:

$$\frac{e_h}{e_{IN}} = \frac{s^2}{\frac{10^4}{R_{IN2}}}$$
 (highpass)

$$\frac{e_b}{e_{IN}} = \frac{-s \omega_1}{R_{IN2}} \frac{10^4}{R_{IN2}}$$
 (bandpass)

$$\frac{e_{\varrho}}{e_{\text{IN}}} = \frac{\omega_1 \omega_2 \frac{10^4}{R_{\text{IN}2}}}{\Delta} \qquad \text{(lowpass)}$$

$$\omega_1 = \frac{10^9}{R_{E1}} \qquad \omega_2 = \frac{10^9}{R_{E2}}$$

where
$$\Delta = s^2 + s \omega_1 \begin{bmatrix} 1.1 + \frac{10^4}{R_{IN2}} \\ \frac{1.0^5}{1 + \frac{10^5}{R_0} + \frac{10^5}{R_{IN2}}} \end{bmatrix} + 0.1 \omega_1 \omega_2$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$$

$$Q = \left[\begin{array}{c} 1 + \frac{10^5}{RQ} + \frac{10^5}{R_{1N1}} \\ \hline 1.1 + \frac{10^4}{R_{1N2}} \end{array} \right] \quad \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$RQ = \frac{10^5}{\sqrt{0.1 \frac{\omega_2}{\omega_1}} \left(1.1 + \frac{10^4}{R_{IN2}}\right) - 1 - \frac{10^5}{R_{IN1}}}$$




FIGURE 6. Output Notch Using All Four Amplifiers

e) Output notch (Figure 6) transfer function equations are:

$$\frac{e_{n}}{e_{1N}} = \frac{(s^{2} + \omega_{2}^{2})}{\left[\frac{1}{1 + \frac{R_{1N}}{10^{5}} + \frac{R_{1N}}{RQ}}\right]} \frac{R_{g}}{R_{h}}$$

$$s^{2} + s \omega_{1} \left[\frac{1.1}{1 + \frac{10^{5}}{RQ} + \frac{10^{5}}{R_{1N}}}\right] + 0.1 \omega_{1}\omega_{2}$$

$$\omega_{1} = \frac{10^{9}}{R_{R_{1N}}} \qquad \omega_{2} = \frac{10^{9}}{R_{R_{2N}}} \qquad \omega_{0} = \sqrt{0.1 \omega_{1}\omega_{2}}$$

$$\omega_z = \omega_0 \sqrt{\frac{10 \text{ R}_h}{10}}$$

$$\begin{array}{c|c} e_{n} \\ e_{IN} \\ s \to 0 \end{array} = \begin{array}{c|c} & 11 & R_{g} \\ \hline \left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{RO}\right) & R_{Q} \end{array}$$

$$\frac{e_n}{e_{IN}}\bigg|_{s\to\infty} = \frac{1.1}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RO}\right)} \frac{R_g}{R_h}$$

$$\frac{e_n}{e_{IN}}\Big|_{\omega = \omega_2} = 0$$




FIGURE 7. Input Notch Using Three Amplifiers

j) Input notch (Figure 7) transfer function equations

$$\frac{e_n}{e_{1N}} = \frac{C_z}{10^{-9}} \left[s^2 + \omega_z^2 \right]$$

$$s^2 + s \omega_1 \left[\frac{1.1 \text{ RQ}}{10^5 + \text{RQ}} \right] + \omega_0^2$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$

$$\omega_{\text{Z}} = \omega_{0} \sqrt{\frac{\text{RF2} \times 10^{-9}}{\text{R}_{\text{Z}} \text{C}_{\text{Z}}}} \qquad \omega_{0} = \sqrt{0.1 \ \omega_{1} \omega_{2}}$$

$$\frac{e_n}{e_{IN}}$$
 = $-\frac{R_{F2}}{R_Z}$

$$\frac{e_n}{e_{IN}} = -\frac{C_2}{10^{-9}}$$




FIGURE 8. Allpass

g) Allpass (Figure 8) transfer function equations are:

$$\frac{e_{o}}{e_{IN}} = -\left[\frac{s^{2} - s \omega_{1}}{s^{2} + s \omega_{1}} \left[\frac{1.1}{2 + \frac{R_{IN}}{RQ}} \right] + \omega_{0}^{2} \right]$$

$$s^{2} + s \omega_{1} \left[\frac{1.1}{2 + \frac{R_{IN}}{RQ}} \right] + \omega_{0}^{2}$$

$$Q = \frac{2 + \frac{10^5}{RQ}}{1.1} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$$

Time delay at $\omega_0 = \frac{2Q}{\omega_0}$ seconds

FREQUENCY TUNING

To tune the AF100 two resistors are required for frequencies between 200 Hz and 10 kHz. For lower frequencies "T" tuning or addition of external capacitors

is required. Using external capacitors allows the user to go as low in frequency as he desires. "T" tuning and external capacitors can be used together.

Two resistor tuning for 200 Hz to 10 kHz

$$R_f = \frac{50.33 \times 10^6}{f_0} \Omega$$





FIGURE 9. Resistive Tuning

GRAPH A. Resistive Tuning



"T" resistive tuning for $f_{\rm O}$ < 200 Hz

$$R_s = \frac{R_t^2}{R_f - 2R_t} \qquad R_t < \frac{R_F}{2}$$





FIGURE 10. T Tuning



RC tuning for $f_O < 200 \text{ Hz}$

$$R_{f} = \frac{0.05033}{f_{0} (C + 1 \times 10^{-9})}$$





FIGURE 11. Low Frequency RC Tuning

Q TUNING

To tune the Q of an AF100 requires one resistor from pins 1 or 2 to ground. The value of the Q tuning resistor depends on the input connection and input resistance as well as the value of the Q. The Q of the unit is inversely proportional to resistance to ground at pin 1 and directly proportional to resistance to ground from pin 2.

GRAPH C. Q_{MIN},



For Q > Q_{MIN} in non-inverting mode:

$$RQ = \frac{10^5}{3.48\,Q - 1 - \frac{10^5}{R_{IN}}}$$





FIGURE 12. Q Tuning for $Q > Q_{MIN}$, Non-Inverting Input

14

GRAPH D. Q > Q_{MIN}, Non-Inverting Input



For $Q < Q_{MIN}$ in non-inverting mode:

$$RQ = \frac{10^4}{0.3162 \cdot \left(1 + \frac{10^5}{R_{IN}}\right)} - 1.1$$





FIGURE 13. Q Tuning for Q \leq Q_{MIN}, Non-Inverting Input

GRAPH E. Q < Q $_{\mbox{MIN}}$, Non-Inverting Input




For any Q in inverting mode:

$$RQ = \frac{10^{5}}{3.16Q \left(1.1 + \frac{10^{4}}{R_{IN}}\right) - 1}$$

$$0 - \frac{R_{IN}}{1} + \frac{2}{R_{IO}}$$
AF100

FIGURE 14. Q Tuning Inverting Input

GRAPH F. Q Tuning, Inverting Input



NOTCH TUNING

Two methods to generate notches are the RC input and lowpass/highpass summing. The RC input method requires adding a capacitor and resistor connected to the two integrator inputs. The capacitor connects to "Int 1" and the resistor connects to "Int 2." The output summing requires two resistors connected to the lowpass and highpass output.

For input RC notch tuning:

$$R_Z = \frac{R_F \times 10^{-9}}{C_Z} \quad \left(\frac{f_O}{f_Z}\right)^2$$

$$AF100$$

$$R_Z = \frac{R_F \times 10^{-9}}{C_Z} \quad \left(\frac{f_O}{f_Z}\right)^2$$

$$R_Z = \frac{R_F \times 10^{-9}}{C_Z} \quad \left(\frac{f_O}{f_Z}\right)^2$$

$$R_Z = \frac{R_F \times 10^{-9}}{C_Z} \quad \left(\frac{f_O}{f_Z}\right)^2$$

$$R_Z = \frac{R_F \times 10^{-9}}{C_Z} \quad \left(\frac{f_O}{f_Z}\right)^2$$

FIGURE 15. Input RC Notch

GRAPH G. Input RC Notch

10

10

C_z = C

0.1

0.01

1 10 100

f_c/t_z

For output notch tuning:

$$R_{HP} = \left(\frac{f_Z}{f_O}\right)^2 \frac{R_{LP}}{10}$$

$$AF100$$

$$LP$$


$$LP$$

$$S_{RP}$$

$$S_{RP}$$

$$O \text{ OUTPU}$$

FIGURE 16. Output Notch



TUNING TIPS

In applications where 2 to 3% accuracy is not sufficient to provide the required filter response, the AF100 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the bandpass (pin 13) output.

Before any tuning is attempted the lowpass (pin 7) output should be checked to see that the output is not clipping. At the center frequency of the section the lowpass output is 10 dB higher than the bandpass output and 20 dB higher than the highpass. This should be kept in mind because if clipping occurs the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting the resistance between pins 7 and 13 the center frequency of a section can be adjusted. If the input is through pin 1 the phase shift at center frequency will be 180° and if the input is through pin 2 the phase shift at center frequency will be 0°. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

"Q" Tuning

The "Q" is tuned by adjusting the resistance between pin 1 or 2 and ground. Low Q tuning resistors will be from pin 2 to ground (Q < 0.6). High Q tuning resistors will be from pin 1 to ground. To tune the Q correctly the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will see to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^{2} + 1}\right) \times (f_{Q})$$

where fo = center frequency

$$f_L = \left(\sqrt{\left(\frac{1}{2Q}\right)^2 + 1} - \frac{1}{2Q}\right) \times (f_Q)$$

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair the notch can be tuned by adjusting the ratio of the summing resistors (lowpass/highpass summing) or the input resistance (input RC).

In either case the signal is connected to the input and the proper resistor is adjusted for a null at the output.

Special Cases

When using the input RC notch the unit cannot be tuned through the normal input so an additional 100k resistor can be added at pin 1 and the unit can be tuned normally. Then the 100k input resistor should be grounded and the notch tuned through the normal RC input.

An alternative way of tuning is to tune using the Ω resistor as the input. This requires the Ω resistor be lifted from ground and connecting the signal source to the normally grounded end of the Ω resistor. This has the problem that when the Ω resistor is grounded after tuning, its value is decreased by the output impedance of the source. This technique has the advantage of not requiring an additional resistor.

TUNING PROCEDURE (See Figure 17)

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the lowpass output pin 5 (AF100J).

Adjust the resistance between pins 13 and 7 until the phase shift between input and bandpass output is 180°.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning

Set the oscillator output to the zero frequency and tune the zero resistor for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.




FIGURE 17. Filter Tuning Setup






FIGURE 18. Single Power Supply Connection Using Uncommitted Amplifier to Split Supply

FIGURE 19. Single Power Supply Connection Using Resistive Dividers







F_c = 989.3 Hz Q = 28.34 F_z = 1007.8 Hz


FIGURE 20. 1010 Hz Notch-Telephone Holding Tone Reject Filter

FILTER DESIGN

Since most filter tables are in terms of a normalized lowpass prototype, the filter to be designed is usually reduced to a lowpass prototype. After the lowpass

transfer function is found, it is transformed to obtain the transfer function for the actual filter desired. *Graph I* shows the lowpass amplitude response which can be defined by four quantities.

GRAPH I. Lowpass Prototype Response



A_{MAX} = the maximum peak to peak ripple in the passband.

A_{MIN} = the minimum attenuation in the stopband.


f_C = the passband cutoff frequency.

f_S = the stopband start frequency.

By defining these four quantities for the lowpass prototype the normalized pole and zero locations and the Ω (quality) of the poles can be determined from tables or by computer programs.

To obtain the lowpass prototype for the highpass filter (*Graph J*) A_{MAX} and A_{MIN} are the same as for the lowpass case but $f_C = 1/f_2$ and $f_S = 1/f_1$.

GRAPH J. Highpass Response




To obtain the lowpass prototype for a bandpass filter (Graph K) A_{MAX} and A_{MIN} are the same as for the lowpass case but

$$f_C = 1 f_S = \frac{f_5 - f_1}{f_4 - f_2}$$

where $f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$ i.e. geometric symmetry

 $f_5 - f_1 = A_{MIN}$ bandwidth $f_4 - f_2 = Ripple$ bandwidth

GRAPH K. Bandpass Response



To obtain the lowpass prototype for the notch filter (Graph L) A_{MAX} and A_{MIN} are the same as for the lowpass case and

$$f_C = 1$$
 $f_S' = \frac{f_5 - f_1}{f_4 - f_2}$

where

$$f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$$

GRAPH L. Notch Response

Normalized Lowpass Transformed To Un-Normalized Lowpass

The normalized lowpass filter has the passband edge normalized to unity. The un-normalized lowpass filter instead has the passband edge at $f_{\rm C}$. The normalized and un-normalized lowpass filters are related by the transformation s = $s\omega_{\rm c}$, This transforms the normalized passband edge s = j to the un-normalized passband edge s = $j\omega_{\rm C}$.

Normalized Lowpass Transformed To Un-Normalized Highpass

The transformation that can be used for lowpass to highpass is $S=\omega_C/s$. Since S is inversely proportional to s, the low frequency and high frequency responses are interchanged. The normalized lowpass $1/(S^2+S/Q+1)$ transforms to the un-normalized highpass

$$\frac{s^2}{s^2 + \frac{\omega_C}{Q}s + \omega_C^2}$$

Normalized Lowpass Transformed To Un-Normalized Bandpass

The transformation that can be used for lowpass to bandpass is S = $(s^2 + \omega_0^2)$ /BWs where ω_0^2 is the center frequency of the desired bandpass filter and BW is the ripple bandwidth.

Normalized Lowpass Transformed To Un-Normalized Bandstop (Or Notch)

The bandstop filter has a reciprocal response to a bandpass filter. Therefore a bandstop filter can be obtained by first transforming the lowpass prototype to a highpass and then performing the bandpass transformation.

SELECTION OF TRANSFER FUNCTION

The selection of a function which approximates the shape of the response desired is a complicated process. Except in the simplest cases it requires the use of tables or computer programs. The form of the transfer function desired is in terms of the pole and zero locations. The most common approximations found in tables are Butterworth, Tschebycheff, Elliptic, and Bessel. The decision as to which approximation to use is usually a function of the requirements and system objectives. Butterworth filters are the simplest but have the disadvantage of requiring high order transfer functions to obtain sharp roll-offs.

The Tschebycheff function is a min/max approximation in the passband. This approximation has the property that it is equiripple which means that the error oscillates between maximums and minimums of equal amplitude in the passband. The Tschebycheff approximation, because of its equiripple nature, has a much steeper transition region than the Butterworth approximation.

The elliptic filter, also known as Cauer or Zolotarev filters, are equiripple in the passband and stopband and have a steeper transition region than the Butterworth or the Tschebycheff.

For a specific lowpass filter three quantities can be used to determine the degree of the transfer function: the maximum passband ripple, the minimum stopband attenuation, and the transition ratio (tr = $\omega_{\rm S}/\omega_{\rm C}$). Decreasing $A_{\rm MAX}$, increasing $A_{\rm MIN}$, or decreasing tr will increase the degree of the transfer function. But for the same requirements the elliptic filter will require the lowest order transfer function. Tables and graphs are available in reference books such as "Reference Data for Radio Engineers," Howard W. Sams & Co., Inc., 5th Edition, 1970 and Erich Christian and Egon Eisenmann, "Filter Design Tables and Graphs," John Wiley and Sons, 1966.

For specific transfer functions and their pole locations such text as Louis Weinberg, "Network Analysis and Synthesis," McGraw Hill Book Company, 1962 and Richard W. Daniels, "Approximation Methods for Electronic Filter Design," McGraw-Hill Book Company, 1974, are available.

DESIGN OF CASCADED MULTISECTION FILTERS

The first step in designing is to define the response required and define the performance specifications:

- Type of filter:
 Lowpass, highpass, bandpass, notch, allpass
- 2. Attenuation and frequency response
- 3. Performance

Center frequency/corner frequency plus tolerance and stability

Insertion loss/gain plus tolerance and stability

Source impedance

Load impedance

Maximum output noise

Power consumption

Power supply voltage
Dynamic range
Maximum output level


Second step is to find the pole and zero location for the transfer function which meet the above requirements. This can be done by using tables and graphs or network synthesis. The form of the transfer function which is easiest to convert to a cascaded filter is a product of first and second order terms in these forms:


First Order Second Order
$$\frac{K}{s + \omega_{R}} = \frac{K}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
 (low pass)
$$\frac{Ks}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}} = \frac{Ks^{2}}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
 (highpass)
$$\frac{Ks}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}} = \frac{K(s^{2} + \omega_{2}^{2})}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
 (notch)
$$\frac{s^{2} - \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}} = \frac{s^{2} - \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
 (all pass)

Each of the second order functions is realizable by tuning an AF100 stage. By cascading these stages the desired transfer function is realized.


CASCADING SECOND ORDER STAGES

The primary concern in cascading second order stages is to minimize the maximum difference in amplitude from input to output over the frequencies of interest. A computer program is probably required in very complicated cases but some general rules that can be used that will usually give satisfactory results are:





- The highest "Q" pole pair should be paired with the zero pair closest in frequency.
- If highpass and lowpass stages are cascaded the lowpass sections should be the higher frequency and highpass sections the lower frequency.
- 3. In cascaded filters of more than two sections the first section should be the section with "Q" closest to 0.707 and then additional stages should be added in order of least difference between first stage Q and their Q.



Lòwpass Elliptic Filter

$$\begin{aligned} F_C &= 1 \\ F_S &= 1.3 \\ A_{MAX} &= 0.1 \text{ dB} \\ A_{MIN} &= 40 \text{ dB} \\ N &= 6 \\ f_{O1} &= 1.0415 \quad O_1 = 7.88 \quad f_{Z1} = 1.329 \quad f_Z/f_O = 1.28 \quad \left(\frac{f_Z}{f_O}\right)^2 \\ &= 1.63 \\ f_{O2} &= 0.9165 \quad O_2 = 1.79 \quad f_{Z2} = 1.664 \quad f_Z/f_O = 1.82 \quad \left(\frac{f_Z}{f_O}\right)^2 \\ &= 3.30 \\ f_{O3} &= 0.649 \quad O_3 = 0.625 \quad f_{Z3} = 4.1285 \quad f_Z/f_O = 6.36 \quad \left(\frac{f_Z}{f_O}\right)^2 \\ &= 40.5 \\ R_{F1} &= \frac{(503.3)}{f_{O1} \times f_C} \times 10^5 \quad R_{F2} = \frac{(503.3)}{f_{O2} \times f_C} \times 10^5 \quad R_{F3} = \frac{(503.3)}{f_{O3} \times f_C} \\ \text{at } 1000 \, \text{Hz} = f_C \\ R_{E1} &= 48.3k \qquad \qquad R_{F2} = 54.9k \qquad \qquad R_{F3} = 77.6k \end{aligned}$$





FIGURE 21. Lowpass Elliptic Filter Example







FIGURE 22. Switchable Filter Example: 500 Hz/1000 Hz Butterworth Lowpass






FIGURE 23. EEG Delta Filter-3 Hz Lowpass




FIGURE 25. Test Circuit Block Diagram

COMPUTER AIDED DESIGN EXAMPLE*

This design is an example of a 60 Hz notch filter. The response is to have the following specifications:

Maximum passband ripple 0.1 dB

Minimum rejection 35 dB

0.1 dB bandwidth 15 Hz max

-35 dB bandwidth 1.5 Hz min

The steps in the design of this filter are:

- 1. Design a lowpass "prototype" for the filter.
- 2. Transformation of the lowpass prototype into a notch filter design.
- Using the pole and zero locations found in step two calculate the value of the resistors required to build the filter.
- 4. Draw a schematic of filter using values obtained in step three.

PROGRAM NO. 1

RUN

THIS PROGRAM DESIGNS BUTTERWORTH CHEBYCHEFF OR ELLIPTIC NORMALIZED LOWPASS FILTERS WHAT TYPE OF FILTER? B-C-E

ELLIPTIC

DO YOU KNOW THE ORDER OF THE FILTER? Y/N? NO INPUT FC,FS,AMAX,AMIN

? <u>1, 10, .1, 35</u> FC

FC 1.000 FS 10.000 AMAX .100 AMIN 35.000 N 2.000

ATT AT, FS -35.671 (ATTENUATION IN dB)

IS THIS SATISFACTORY ? Y/N

? <u>YES</u>

F Q .775 (Line 1.2) Z 14.124 (Line 1.3)

14

^{*}Computer programs shown are user interactive. Underlined copy is user input, non-underlined copy is computer response, and line indications in parenthesis are included for easy identification of data common to several programs.

PROGRAM NO. 2

(DETERMINES UN-NORMALIZED POLE + ZERO LOCATIONS OF FIRST SECTION) (DATA ENTERED FROM PROGRAM NO. 1)

RUN

WHAT TYPE FILTER BANDPASS OR NOTCH ? NOTCH ENTER # OF POLE PAIRS? 1

ENTER # OF JW AXIS ZEROS? 1

ENTER # OF REAL POLES? Q

ENTER # OF ZEROS AT ZERO? 0

ENTER # OF COMPLEX ZEROS? 0

ENTER # OF REAL ZEROS? 0

ENTER F & Q OF EACH POLE PAIR
? 1.823, .775 (FROM LINE 1.1 AND LINE 1.2)

ENTER VALUES OF JW AXIS ZEROS ? 14.124 (FROM LINE 1.3)

ENTER FREQUENCY SCALING FACTOR

ENTER THE # OF FILTERS TO BE DESIGNED

? 1 ENTER THE C.F. AND BW OF EACH FILTER ? 60, 15

OUTPUT OF PROGRAM NO. 2
TRANSFORMED POLE/ZERO LOCATIONS
FIRST SECTION

POLE LOCATIONS

CENTER FREQ.

Q

56.93601 (From Line 2.3) 11.31813 (From Line 2.4) 63.228877 (From Line 2.5) 11.31813 (From Line 2.6) JW AXIS ZEROS

59.471339 (From Line 2.1) 60.533361 (From Line 22

PROGRAM NO. 3 (CHECK OF FILTER RESPONSE USING PROGRAM NO. 2 DATA BASE)

RUN

NUMERATOR (ZEROS) A(I)S^2+R(I)S+Z(I)^2

1 0 59.471339 1 0 60.533361 (From Line 2.1)

(From Line 2.2)

REAL POLE


COMPLEX POLE PAIRS


F Q

56.93601 11.31813 (From Lines 2.3 and 2.4)

2 63.228877 11.31813 (From Lines 2.5 and 2.6)

RUN									
FREQUENCY	NOR. GAIN (DB)	PHASE	DELAY	NOR. DELAY	FREQUENCY	NOR. GAIN (DB)	PHASE	DELAY	NOR. DELAY
40.000	.032	347.69	.002275	5.847169	60.600	-47.102	169.17	.050801	108.232021
45.000	.060	342.20	.004107	8.749738	60.800	-33.650	165.48	.051677	110.096278
50.000	.100	330.70	.009983	21.268142	61.000	-27.577	161.72	.052809	112.508334
55.000	795	290.54	.046620	99.324027	61.200	-23.418	157.87	.054167	115.403169
56.000	-2.298	270.61	.063945	136.234562	61.400	-20.198	153.92	.055712	118.694436
57.000	-5.813	245.51	.072894	155.299278	61.600	-17 <i>.</i> 554	149.85	.057391	122.270086
58.000	-12.748	220.19	.065758	140.096912	61.800	-15.308	145.65	.059136	125.989157
58.200	-14.740	215.54	.063369	135.006390	62.000	-13.362	141.33	.060869	129.681062
58.400	-17.032	211.06	.060979	129.914831	63.000	-6.557	118.23	.065975	140.559984
58.600	-19.722	206.76	.058692	125.043324	64.000	-2.936	95.30	.059402	126.556312
58.800	-22.983	202.61	.056588	120.561087	65.000	-1.215	76.38	.045424	96.774832
59.000	-27.172	198.60	.054724	116.589928	66.000	463	62.43	.032614	69.484716
59.200	-33.235	194.72	.053139	113.212012	67.000	138	52.44	.023498	50.062947
59.400	-46.300	190.94	.051856	110.478482	70.000	.091	35.43	.010452	22.267368
59.600	-42.909	7.24	.050888	108.417405	75.000	.085	23.44	.004250	9.054574
59.800	-36.897	3.60	.050242	107.040235	80.000	.060	17.80	.002310	4.921727
60.00	-35.567	360.00	.049916	106.346516	85.000	.043	14.50	.001460	3.110493
60.200	-36.887	356.41	.049907	106.326777	90.000	.032	12.31	.001011	2.154297
60.400	-42.757	352.81	.050206	106.963750					








FIGURE 26. Implementation of a 60 Hz Notch From Computer Calculations

FIGURE 27. DC Output Voltage Due to Amplifier Vos

DEFINITION OF TERMS

AMAX Maximum passband peak-to-peak ripple

AMIN Minimum stopband loss

 f_Z Frequency of jw axis pair

Frequency of complex pole pair f_{O}

α Quality of pole

 f_C Passband edge

Stopband edge f_S

 R_f

 f_L

Gain from input to highpass output AHP

Gain from input to bandpass output ABP

ALP Gain from input to lowpass output

Gain from input to output of amplifier AAMP

Pole frequency determining resistance R_z Zero Frequency determining resistance

 R_{Ω} Pole Quality determining resistance

 f_H Frequency above center frequency at which

the gain decreases by 3 dB for a bandpass filter

Frequency below center frequency at which the gain decreases by 3 dB for a bandpass filter

BW The bandwidth of a bandpass filter

Ν Order of the denominator of a transfer function

BIBLIOGRAPHY:

R. W. Daniels: "Approximation Methods for Electronic Filter Design," McGraw-Hill Book Co., New York, 1974

G. S. Moschytz: "Linear Integrated Networks Design," Van Norstrand Reinhold Co., New York, 1975

E. Christian and E. Eisenmann, "Filter Design Tables and Graphs," John Wiley & Sons, New York, 1966

A. I. Zverev, "Handbook of Filter Synthesis," John Wiley & Sons, New York, 1967

Burr-Brown Research Corp., "Handbook of Operational Amplifier Design and Applications," McGraw-Hill Book Co., New York, 1971

AF101 High Band Splitter Filter


General Description

The AF101 is a fourth order high pass elliptic filter designed to pass frequencies above 1200 Hz. This filter is used to separate the high band of frequencies from the low band in a Dual Tone Multi Frequency (DTMF) Touch Tone® receiver. The unit is fully tuned and requires no external components — only power supply, input, and output connections.

Features

- Fully tuned
- High input impedance
- Low output impedance
- Wide power supply range ±5V to ±18V

Connection Diagram



Ceramic Dual-In-Line Package HY24A AF101CJ

Note: Only those pin functions marked with a □ need be connected for normal operation. All other pins are internal connections or test points; DO NOT USE.


Absolute Maximum Ratings

Supply Voltage	±18V
Power Dissipation	1W
Input Voltage	±36V
Output Short Circuit Duration	Infinite
Lead Temperature (soldering, 10 sec.)	300°C
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-25°€ to +100°C

Electrical Characteristics $V_{S}\pm 12V$ to $\pm 15V$, $T_{A}=0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cutoff Frequency	fc	·		1190	1209	Hz
Passband Ripple	AMAX	1190 to 1660 Hz	-0.5	0	0.5	dB
Stopband Edge	f _S		941	955		Hz
Stopband Attenuation	AMIN		25	28		dB
Gain	Ao	at 1336 Hz	-0.5	0	+0.5	dB
Group Delay	gd		1		2	ms
Input Impedance	ZIN		30k	32k		. Ω
Output Impedance	z _o			< 1	5	Ω
Operating Supply Voltage	VS		±5		±18	V
Power Supply Current	Is	V _S = ±15V		5	9	mA

Typical Performance Characteristics





Active Filters

AF102 Dial Tone Reject Filter

General Description


The AF102 is a fourth order elliptic highpass filter designed to reject frequencies below 650Hz. This filter rejects the 350Hz and 440Hz dial tone frequencies present on a telephone line. The unit is fully tuned and requires no external components — only input, output and power supply connections.

Features

- Fully tuned
- High input impedance
- Low output impedance
- Wide power supply range

±5V to ±18V

Connection Diagram



Ceramic Dual-In-Line Package HY24A AF102CJ

Note: Only those pin functions marked with a □ need be connected for normal operation. All other pins are internal connections or test points; DO NOT USE.


Absolute Maximum Ratings

Supply Voltage	±18V
Power Dissipation	1W
Input Voltage	±36V
Output Short Circuit Duration	Infinite
Lead Temperature (soldering, 10 sec.)	300°C
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-25°C to +100°C

Electrical Characteristics $V_S \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cutoff Frequency	f _c			685	697	Hz
Passband Ripple	AMAX	f = 685Hz to 1660Hz	-0.5	0	0.5	dB
Stopband Frequency	f _s		440	450		Hz
Stopband Attenuation	AMIN	f < 440 Hz	34	35		dB
Gain	Ao	at 941 Hz	-0.5	0	0.5	dB
Group Delay	gd				2	ms
Input Impedance	ZIN		29k	30k		Ω
Output Impedance	z _O			< 1	5	Ω
Power Supply Voltage	VS		±5		±18	V
Power Supply Current	IS	V _S = ±15V		5	9	mA

Typical Performance Characteristics



AF103 Low Band Splitter

General Description


The AF103 is a fourth order elliptic low pass filter designed to reject frequencies above 1200 Hz and pass signals below 950 Hz. This filter is used to separate the low band of frequencies from the high band in a Dual Tone Multi Frequency (DTMF) Touch Tone[®] receiver. The unit is fully tuned and requires no external components — only power supply, input and output connections.

Features

- Fully tuned
- High input impedance
- Low output impedance
- Wide power supply range

±5V to ±18V

Connection Diagram



Ceramic Dual-In-Line Package HY24A AF103CJ

Note: Only those pin functions marked with a □ need be connected for normal operation. All other pins are internal connections or test points; DO NOT USE.


Absolute Maximum Ratings

Supply Voltage	±18V
Power Dissipation	1W
Input Voltage	±36V
Output Short Circuit Duration	Infinite
Lead Temperature (soldering, 10 sec.)	300°C
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-25°C to +100°C

Electrical Characteristics $V_S \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cutoff Frequency	fc	-	941	955		Hz
Passband Ripple	AMAX	f = 686 Hz to 955 Hz	-0.5	0	0.5	dB
Stopband Frequency	f _S			1190	1209	Hz
Stopband Attenuation	AMIN	f > 1200 Hz	25	28		dB
Gain	AO	at 852 Hz	-0.5	0	0.5	dB
Group Delay	gd				2	ms
Input Impedance	Z _{IN}		30k	33k		Ω
Output Impedance	zo		, sk	< 1	5	Ω
Operating Supply Voltage	٧s		±5	1 1	±18	V
Power Supply Current	Is	V _S = ±15V		5	9	mA

Typical Performance Characteristics





AF104/AF105 DTMF AGC Amplifier

General Description

The AF104 AGC Amplifier is a direct coupled amplifier whose voltage gain is internally controlled by the output signal. The gain control feedback system is AC coupled so that DC signals do not affect the gain.

Features

- Optional gain adjustment
- High input impedance


- 0dBm output level
- Internal reference
- Wide supply voltage range
- Input level range
- 100 k Frequency range

±9.0 V to ±18 V

+30 dBm (2.45 V_{rms})

500 Hz to 10 kHz

Connection Diagram



Ceramic Dual-In-Line Package HY24A AF104CJ AF105CJ

^{*}Internally connected. DO NOT USE.


Absolute Maximum Ratings

Supply Voltage	±18V
Power Dissipation	1W
Input Voltage	±36V
Output Short Circuit Duration	Infinite
Lead Temperature (soldering, 10 sec.)	300°C
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-25°C to +100°C

Electrical Characteristics $V_S = \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Level	Vo	Single 1 kHz tone of $-22 \le A \le +10 dBm$	-0.35	0	0.35	dBm
Input Level	VIN		-20		+10	dBm
Input Impedance	ZIN		1	100		k Ω
Open Loop Gain	Ao	AF104 AF105	21.4 22.4	22 23	22.6 23.6	dB dB
Output Impedance	z _O			< 1		Ω
Recovery Time		Input step from no signal, OdBm, 1 kHz tone		5		ms
Power Supply Voltage	V _S		±9		±18	V
Power Supply Current V ⁺	Is+			5.5	11	mA
· V-	Is-		Ì	2.5	5	mA
Operating Frequency Range	1 1		0.5	0.3 To 12	10	kHz

Schematic Diagram



14

OPEN LOOP GAIN ADJUSTMENT

The open loop gain is internally set to 21dB but can be externally adjusted by adding one external resistor. The practical limits are 0dB to 40dB. When the gain is increased the bandwidth is decreased.

OUTPUT LEVEL ADJUSTMENT


The output level can be adjusted by connecting a 100k pot between pin 17 and ground with the wiper arm connected to pin 18. Output level can be adjusted

±10dB without affecting other parameters such as loop time constant and recovery time.


EXTENDING LOW FREQUENCY RESPONSE


An external capacitor in parallel with the internal loop time constant capacitor will extend the low frequency response and lower the distortion through the AGC. It has the effect of slowing the response time due to the longer loop time constant. To maintain amplitude stability at low frequencies an external capacitor should be added in parallel with the loop coupling capacitor.

Test Circuits



Typical Performance Characteristics






Transient Response


Input 0, 0.77V Step (1 kHz)

Output




Input OdBm, +6.0 dBm (1 kHz)

Output



Input -10dBm, -4.0 dBm (1 kHz)

Output



14

AF120 Generalized Impedance Converter, GIC

General Description

The AF120 contains a pair of operational amplifiers and four precision thin film resistors connected as shown below. A gyrator may be formed by adding one external capacitor; or a frequency dependent negative resistance FDNR may be formed by adding two external capacitors. In the gyrator mode, $Z_{IN} \propto j\omega C$, which is equivalent to a grounded inductor. In the FDNR mode, $Z_{IN} \propto -1/$ ω^2 C1C2. The AF120 may also be used in pairs to form ungrounded inductors or inductor networks. Thus, with appropriate transformations, the GIC makes possible an active realization of any low-frequency ladder filter network. The advantage of ladder filters being, of course, that they exhibit lower sensitivity to component variations than any other type of filter realization. Temperature coefficient of the internal resistors is equal and opposite in sign to that of polystyrene capacitors, thus RC products exhibit approximately zero TC.

Features

Matched internal resistors

7500Ω ±0.1%


- Resistor TC = +110 ±30 ppm/°C
- Supply voltage ±5 to ±18V
- Input impedance 7500Ω


Applications

- Gyrator, Z


 s
- Use in low-frequency active ladder filter networks

Schematic and Connection Diagrams





Metal Can Package H10A AF120CH AF120H



14-32

Absolute Maximum Ratings

Supply Voltage, V_S
Power Dissipation, T_A = 25°C
Derate 18 mW/°C above 60°C
Operating Temperature, T_A
AF120
AF120C

±18V 500 mW

-55°C to +125°C -25°C to +85°C


Storage Temperature, T_{STG} Lead Temperature (Soldering, 10 seconds) -65°C to +150°C 300°C


Electrical Characteristics $T_A = 25^{\circ}C$, $V_S = \pm 5.0 \text{V}$ to $\pm 15 \text{V}$, except as noted


	DADAMETED.	001101710110	AF120				LINUTE		
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IZ _{IN} I	Input Impedance		7425	7500	7575	7350	7500	7650	Ω
θ	Phase (Note 1)	15.	89.5	90	90.5	89	90	91	DEG.
Vos	DC Voltage measured at Input Terminal	(Figure 1)		1	8		1	10	mV
	R1, R2, R3, R4		7485	7500	7515	7470	7500	7530	Ω
	R2/R3		0.999	1.000	1.001	0.998	1.000	1.002	
тс	Resistor Temp. Coeff.		80	110	140	50	110	170	ppm/°C
vo	Op Amp Output Voltage	V _S = ±15V, R _L = 2k	±10	±13		±10	±13		v
I _{sc}	Op Amp Short-Circuit Output Current	V _S = ±15V		20			20		mA
Is	Supply Current	V _S = ±15V		3	5.6		3	5.6	mA


Note 1: 90° indicates that connection actually simulates a pure inductor.


Typical Performance Characteristics











Applications Information

The generalized impedance converter GIC is a versatile tool for realization of inductive components in lowsensitivity filters. The driving point impedance is $Z_i(s) = k(s) Z_L(s)$. The input impedance of the AF120

$$Z_i = \frac{Z1Z3Z5}{Z2Z4}$$
 (Refer to Figure 2)

which reduces to

$$Z_i = \frac{Z1Z5}{Z2}$$

since Z3 = R3, Z4 = R2 and R2 = R3. No more than one or two of Z1, Z2 and Z5 may be external capacitors. Internal resistor R4 is available for use as Z5, and internal resistor R1 may be used as either Z1 or Z2. External resistors of other values may be substituted for R1 or R4 if proper attention is paid to temperature coefficients. The TC of internal resistors is +110 ±30 ppm/°C to compensate for the TC of polystyrene capacitors.

The AF120 may be used for the following impedance conversions:

Positive impedance converter (PIC) - k(s) is positive and real

Z2 = R1, Z5 = R4, k = R4/R1 = +1,

$$Z_1(\omega) = Z1(\omega)$$
 (trivial case)

Positive impedance inverter (PII) - k(s) is positive and real

$$Z1 = R1, Z5 = R4, k = R1R4 = (7500)^2$$

$$Z_i(\omega) = R1R4/Z2(\omega)$$

If Z2 is an external capacitor, then Z_i (ω) = R1R2j ω C, and Z_i(s) \propto (s)




FIGURE 1. Test Circuit




FIGURE 2. GIC Circuit





FIGURE 3. Gyrator (Inductive Element)

FIGURE 4. FDNR (D Element)




(a) Prototype

0.1µF 0.1µF

 $R_0 = 1 \text{ k}\Omega$ $f_c = 1590 \text{ Hz}$ $\omega_c = 10^4$

(b) Filter after Frequency and Impedance Transformation



(c) GIC Active Realization

FIGURE 5. Third-Order Butterworth Highpass Filter

Frequency dependent negative resistance (FDNR)

$$Z_2 = R_1, k = 1/R_1$$

 $Z_1 = Z_1(\omega)Z_5(\omega)/R_1$

If Z1 and Z5 are both external capacitors, then $Z_1 = -1/R1\omega^2C1C5$, and $Z_1(s) \simeq -1/s^2$

GIC elements are especially useful for active simulation of low-sensitivity passive ladder filters. Symmetrically terminated ladder filters exhibit an exceptionally low sensitivity to changes in network element value; in fact, they exhibit the lowest sensitivity of any filter type. This means that practical realization of multistage filter functions may be achieved with moderate tolerance components, and that component shifts due to temperature variations will have minimal effect on the filter transfer function. Additionally, a great deal of ladder filter design information exists in handbook form; hence the value of the GIC as a network element. Several examples are given on the following pages for the realization of filters with grounded inductors, with ungrounded inductors, and with both grounded and ungrounded inductors.

Highpass Filter (with Grounded Inductors)

Figure 5 shows the development of the GIC active realization of the prototype ladder filter of Figure 5(a). The network is first designed with normalized values for all components. Next, the component values are transformed according to the desired characteristic impedance and cutoff frequency of the filter. To transform from prototype normalized values where $R_{\rm O}=1$ and $\omega_{\rm c}=1$,

$$\label{eq:multiply} \begin{aligned} & \text{Multiply all R and L by R}_O \\ & \text{Divide all C by R}_O \\ & \text{Divide all L and C by } \omega_c \end{aligned} \right\} \text{ to obtain } \begin{cases} & \text{R = R}_O \, \text{R}_N \\ & \text{L = R}_O \, \text{L}_N / \omega_c \\ & \text{C = C}_N / \text{R}_O \, \omega_c \end{cases}$$

where N subscripts indicate original normalized values.

Lowpass Filter (with Ungrounded Inductors)

Since the simple GIC realization of an inductor results only in a grounded inductor, a network transformation is necessary in order to use the GIC in a lowpass filter. Figure 6 shows the frequency and impedance transformation of the prototype lowpass filter, followed by a 1/s impedance transformation. When this 1/s transformation is made, the performance of the filter is unchanged, therefore the transformation is valid. The

14

resultant circuit shown in Figure 6(c) allows the realization of the prototype ungrounded inductor circuit with a grounded D element (FDNR). To make the 1/s transformation, each impedance is multiplied by 1/s so that

each R is replaced by a C = $1/\omega_c R$, each L is replaced by an R = ω_c L, and each C is replaced by a D = C/ω_c


Examination of the GIC realization of an FDNR in Figure 4 will reveal that a resistive path from FDNR terminal 10 must exist to ground in order to supply bias current to the internal amplifiers. The circuit of Figure 6(c) is, therefore, incomplete as no resistive path exists from D element to ground. If a large R were shunted across D, that R would appear in Figure 6(b) as an inductor across the C. The solution is to place large R's across the C's in Figure 6(c) which appear as large inductors across Ro of Figure 6(b), and thus do not significantly affect the transfer function except near $\omega = 0$. The resultant network appears in Figure 6(d). The transfer function at $\omega = 0$ is T(0) = 0.5, therefore resistors R_A and R_B must be chosen to affect this value. Then $T(0) = 0.5 = R_B/(R_A + R_B + 2R_O)$.


The GIC realization of the lowpass filter, complete with low-frequency compensation appears in Figure 6(e). Note again, that C1 and C5 can be varied or can be unequal just so long as C1C5R1 = D. Also note that in the final transformation of Figure 6(c)


$$D = C_N/\omega_c^2 R_O$$

$$R = R_O L_N$$


$$C = 1/\omega_c R_O R_N$$









(c) Filter after 1/s Transformation



(b) Filter after Frequency and Impedance Transformation



(d) Final Circuit with Low-Frequency Compensation



(e). Active Realization

FIGURE 6. Third-Order Butterworth Lowpass Filter

GIC Embedding

Ungrounded inductors may be simulated by embedding an ungrounded resistor between two GIC's as shown in Figure 7(a). Actually, the embedded element may be any 2 or 3-terminal network and the GIC may be given any of its realizable impedance transformations Z(s), $Z(s^{-2})$, $Z(s^{-1})$ or $Z(s^2)^*$.

Bandpass Filter (with Grounded and Ungrounded Inductors)

Direct RC active simulation of this filter requires the use of GIC embedding techniques (as described above) because there is no transformation which will eliminate all ungrounded L or D elements. Figure 8 shows the step-by-step realization of a 6-pole Butterworth bandpass filter.


The filter circuit of Figure 8(c) constructed with AF120 and with R and C values shown performed as indicated

*Z(s²) is not realizable with the AF120.


in the plot of Figure 9. Note that the band center and cutoff frequencies occur at the design points as indicated by the phase measurements at 0°C and ±135°C.

The circuit of Figure 8(c) is simplified with a shorthand notation for the GIC's. This shorthand circuit is equivalent to the GIC as shown in Figure 10.


The final circuit for the bandpass filter of Figure 8 contains six capacitors, one for each pole of the 6-pole network. This circuit then contains a minimum number of reactive elements to satisfy the prototype design. A dc path to ground exists for all GIC elements in this design so no additional resistors are needed for dc compensation. Note also that even though one and two percent components have been used throughout the circuit and the $C_{\rm D}\,C_{\rm C}$ product is in error by 3%, performance is as designed. It should be clear from this exercise that ladder networks of virtually any complexity may be realized using the AF120 GIC circuit.




(a) Ungrounded Inductor




(b) Grounded T Network






(c). GIC Realization of Complex T Network

FIGURE 7. GIC Realization of Ungrounded Inductors and T Networks



(a) Prototype



(b) Filter after RO and ω_{0} Transformations




FIGURE 8. 6-Pole Butterworth Bandpass Filter




FIGURE 9. Gain and Phase Transfer Functions of the Filter of Figure 8(c).

Applications Information (Cont'd) The second of the secon

FIGURE 10. Development of GIC Shorthand Circuit

(b) Shorthand Circuit

(c) Short Circuit for AF120

Active Filters

AF121, AF122 DTMF Bandpass Filters


General Description

The AF121 and AF122 are 6th order elliptic bandpass filters designed for use with digital DTMF detectors. These filters are compatible with tone detector circuits such as the Rockwell CRC8030 and the Mostek MK5102 DTMF digital receivers. The filters provide 40 dB separation between the high and low frequency signaling groups and the dial tone frequencies. The bandpass feature eliminates the need for a separate dial tone reject filter.

Features

- Compatible with Rockwell CRC8030 and Mostek MK5102
- Gain 0 ±0.5 dB
- Ripple 2 dB peak to peak
- Input Impedance 175 kΩ min
- Power Supply ±5V to ±18V

Connection Diagram



Unspecified pins are for internal use only and should not be used for external connection.

Order Number AF121-1CJ, AF121-2CJ AF122-1CJ, AF122-2CJ

Absolute Maximum Ratings

Supply Voltage ±18V
Power Dissipation 1W
Input Voltage ±100V
Output Short Circuit Duration Infinite
Operating Temperature Range 0°C to 70°C
Storage Temperature Range -25°C to +100°C
Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics $V_S = \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$ unless otherwise specified.

		CONDITIONS	Α.	AF121-2CJ			AF121-1CJ			
SYMBOL	PARAMÉTER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Αo	Gain	f = 800 Hz	-0.5	0	0.5	−1.5	0	1.5	dB	
AMAX	Ripple (Pk to Pk)	697 Hz ≤ f ≤ 950 Hz		1.5	2			5	dB	
AMIN	Rejection	f≤500 Hz, f≥1200 Hz	-40			−38 i			dB	
ZIN	Input Impedance		175			175			kΩ	
ZOUT	Output Impedance			,1			1		Ω	
Vos	DC Offset			30	80		30	130	mV	
PD	Power Dissipation	T _A = 25°C, V _S = ±15V		165			165		mW	
_				İ	270			270	mW	
vcc	Power Supply	$V_{CC} = (V^{+}) - (V^{-})$	10		36	10,		36	VDC	
			AF122-2CJ			AF122-1CJ				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Ao	Gain	f = 1405 Hz	-0.5	0	0.5	-1.5	0	1.5	dB	
AMAX	Ripple (Pk to Pk)	1209 Hz \leq f \leq 1633 Hz		1.2	2	l		4	dB	
AMIN	Rejection	$f \ge 2200 \; Hz, f \le 950 \; Hz$	-40			-38			dB	
			175		;	175	i I		kΩ	
ZIN	Input Impedance		173							
Z _{IN} Z _{OUT}	Input Impedance Output Impedance		1,3	1			1		Ω	
ZOUT				1 20	70		1 20	120	Ω mV	
	Output Impedance	T _A = 25°C, V _S = ±15V			70			120		
Z _{OUT} Vos	Output Impedance	$T_A = 25^{\circ}C, V_S = \pm 15V$ $V_{CC} = (V^+) - (V^-)$		20	70 270		20	120 270	mV	

Typical Performance Characteristics




FIGURE 1. Output Swing vs Power Supply Voltage




FIGURE 2. Typical Amplitude Response

Applications Information

The DTMF receivers used to detect signals from pushbutton telephones require at least 2 filters. In recent years single chip integrated circuits have been designed to detect the signaling tones and perform the logic functions required in DTMF receivers. These receivers still require input band splitting filters to separate the 2 input tones. Two such detectors are the Rockwell CRC8030 and the Mostek MK5102. The National Semiconductor AF121-2CJ and AF122-2CJ are bandpass filters which provide 40 dB separation between the bands. The AF121 and AF122 filters are 6th order elliptic bandpass filters. The AF121-2CJ and AF122-2CJ have 0 dB ± 0.5 dB gain at the center of the pass band with a maximum ripple of 2 dB peak to peak. The stop band rejection is greater than 40 dB. Figure 2 shows the typical amplitude response of the 2 filters.

Figure 3 is the block diagram of a tone receiver system using the AF121 and AF122 to split the input signal into low group and high group signals. The signals are next passed through AGC circuits which provide amplitude correction to equalize the signal level in the 2 channels and to provide a known level to the limiters. The limiters have a threshold setting circuit such that signals which exceed the threshold will appear at the inputs of the digital tone detector.

The input bandpass filters reject the dial tone signals, when present, and provide enough rejection to noise and extraneous signals to assure a low error rate system. The AGC amplifiers equalize the tone levels in each band. This allows the detection of signals with large twists. The AGC amplifiers also provide up to 24 dB gain to the tone signal, allowing operation over a wide range of input levels.

The National Semiconductor AF104 AGC amplifier is a linear fixed gain device with an input attenuator controlled by the average output amplitude. Additional circuitry provides fast recovery when a burst of signal is applied to the input. The typical recovery time of the circuit is one half cycle of the input frequency.

The limiters can be built of discrete components using a comparator such as the National Semiconductor LM339. The limiter threshold can be set by using the internal reference of the AF104, which is a +5V regulator. This provides a stable threshold independent of the system power supply. Since none of the analog circuits are dependent on the power supply for a reference and all the circuits have good common-mode rejection, a simple power supply is all that is required as long as the supply voltages remain greater than ±9V.




FIGURE 3. Tone Receiver Block Diagram Using Rockwell CRC8030

Figure 4 shows a complete circuit for interfacing to Mostek's MK5102. The limiters are formed using a single LM2901 and provide hysteresis to prevent oscillations at the input of the decoder.

The AF121-1CJ and AF122-1CJ are DTMF band splitter filters for applications with less stringent electrical requirements.




FIGURE 4. Tone Receiver Circuit Using Mostek MK5102

AF132 Dual PCM Transmit/Receive Filter

General Description


The AF132 filter circuits are specifically designed to meet the less stringent requirements of the PBX and PABX telephone industry. Special attention has been given not only to the electrical filtering requirements, but also to the physical size, environmental, life, and cost requirements.

The filters are manufactured using a well understood and dependable thick film technology using laser trimmed resistors and the highest quality components.

Features

- No external components required
- Consistent uniform product
- Insensitive to time and temperature
- Wide power supply range ±9.0 V to ±15 V

Connection Diagram



Ceramic Dual-In-Line Package HY24A AF132CJ

74

Absolute Maximum Ratings

Supply Voltage ±18 V
Power Dissipation 1 W/Package
Input Voltage ±18 V
Output Short-Circuit Duration Continuous
Operating Temperature Range 0° to +70°C
Storage Temperature Range -25°C to +100°C
Lead Temperature (Soldering, 10 seconds) 300°

Electrical Characteristics

Unless otherwise noted, these specifications apply over the temperature range from 0° C to $+70^{\circ}$ C and are tested using $\pm 12^{\circ}$ V power supplies, but are guaranteed for any symmetrical power supply operating between ± 9.0 V to ± 15 V.

Parameter		0		Transmit			Receive		Unito
		Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Ao	Voltage Gain	f = 800 Hz	-0.5	0	0.5	-0.36	0.14	0.64	dB
ΔΑ	Ripple	300 Hz ≤ f ≤ 3000 Hz, (Note 1)		±0.35	±0.5		±0.35	±0.5	dB
Α	Gain (Stop Band)	f > 5.3 kHz	-20]			dB
Α	Gain (Stop Band)	f > 4.6 kHz				-20			dB
eo	Output Voltage Swing	$V_{CC} \pm 12 V, R_L = 2k$		20		20			V _{P-P}
Vos	Output DC Offset		-100		100	-100		100	m۷
Z _{IN}	Input Impendance	DC to 10kHz, T _A = 25°C	90	100		90	100		kΩ
Z _o	Output Impedance	DC to 10kHz, T _A = 25°C		0.5	1.0		0.5	1.0	Ω
PSRR	Power Supply Rejection	120 Hz to 3.4 kHz 3.4 kHz to 25 kHz		97 90			97 90		dB dB
PD	Power Dissipation	$V_{CC} = \pm 12 V$ $V_{CC} = \pm 15 V$		135 190	220 270				mW mW

Note 1: For the receive section, ripple is specified as the deviation from the ideal pass band response that would result if the roll-off characteristics were compensated perfectly, and assumes the inclusion of a sample and hold. $\frac{\pi f}{8000}$ $\frac{\pi f}{8000}$

Applications Information

GENERAL

The transmit and receive filters are both third order elliptic low pass filters that have been specifically designed for 8 kHz sampled data systems found in telephone PCM communication systems and some military systems, (Figure 1).

The transmit filter is designed to provide a flat band pass response from DC to 3.0 kHz and attenuate signals above 4.5 kHz to prevent these signals from occuring in the sampled data.

The receive filter is designed to receive the sampled data in order to reconstruct the original analog signal. Because the information has been processed through a sample and hold technique, the amplitude information in the band pass has a characteristic SIN X/X response. The purpose of the receive filter is to provide the necessary.

sary response to compensate for the input signal frequency response and restore the amplitude information to a flat band pass characteristic.

The block diagram in *Figure 2*, indicates the basic construction of the AF132.

All other pins not shown connected should be left open.

PROVIDING LOW FREQUENCY ROLL-OFF

In most systems, it is necessary to have a low frequency high pass filter in front of the transmit filter to attenuate 60 Hz and 120 Hz. Some attenuation can be achieved by capacitively coupling the input signal, with the proper value of capacitor, C, selected to trade off 60 Hz attenuation with the amount of band pass

flatness near 300 Hz. The capacitor is easily selected since the input impedance (resistive only) is specified. A second, and more desirable solution, is shown in *Figure 4*. This filter makes use of the AF100 as a second order high pass filter. It provides 22 dB of attenuation of 60 Hz, and has less than 0.03 dB effect on the band pass characteristics at 300 Hz.

TESTING

The circuit in *Figure 5* is typical of that used by National Semiconductor to test the active filters. In testing and in

actual application, the filter must be driven from a low impedance source (Rs < 50 Ω).

CODEC

National Semiconductor presently manufactures two monolithic circuits designed to perform the entire companding coder/decoder function. Before proceeding with your design, please contact National for information about these devices, the MMS8100 and the LF2700.





FIGURE 1. PCM Block Diagram

FIGURE 2. Capacitive Coupling to Provide Low Frequency Roll-Off

AF132 TRANSMIT FILTER SECTION


The transmit section is a third order elliptic low pass filter designed to provide a flat amplitude response from 300 Hz to 3.0 kHz, and 20 dB or more attenuation of signals above 4.5 kHz.



Transmit Filter

AF132 RECEIVE FILTER SECTION

The receive section is a third order elliptic low pass filter designed to receive PCM information. Because this information has been transmitted in a sampled data PCM system, the amplitude information has been degraded by the inherent SIN X/X sampling function. The receive filter approximates the required function that is necessary to compensate the frequency response and restore a flat band pass response.



Receive Filter

FREQUENCY	ATTENUATION
60 Hz	−22 dB
120 Hz	6 dB
180 Hz	1.5 dB
300 Hz	-0.03 dB




FIGURE 3. Providing 60 Hz Attenuation




FIGURE 4. Test Circuit

Active Filters

AF133/AF134 PCM Transmit/Receive Filters

General Description


The AF133 and AF134 filter circuits are specifically designed to meet the stringent requirements of the telephone industry. Special attention has been given not only to the electrical filtering requirements of the D3 channel bank, but also to the physical size, environmental, life and cost requirements.

The filters are manufactured using a well understood and dependable thick film technology using laser trimmed resistors and the highest quality components.


Features

- No external components required
- Active laser trimmed
- Consistent uniform product
- Insensitive to time and temperature
- Designed for D3 system requirements
- Wide power supply range ±12V to ±15V

Connection Diagram



Ceramic Dual-In-Line Package HY24A AF133-1CJ AF133-2CJ



Ceramic Dual-In-Line Package HY24A AF134-1CJ AF134-2CJ

14

Absolute Máximum Ratings

Supply Voltage
Power Dissipation
Input Voltage
Output Short-Circuit Duration
Operating Temperature Range
Storage Temperature Range

±18V 1W/Package ±18V Continuous 0°C to +70°C -25°C to +100°C

Electrical Characteristics

Unless otherwise noted, these specifications apply over the temperature range from 0° C to $+70^{\circ}$ C and are tested using ± 12 V supplies, but are guaranteed for any symmetrical supply operation between ± 12 V to ± 15 V.

AF133 Transmit Filter

0141001	DADAMETED	CONDITIONS		AF133-1			AF133-2		UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
FREQUEN	CY RESPONSE								
	Voltage Gain	(Note 2)	ļ						
Α	·	f = 3.4 kHz	-1.5	−0.6	0	-0.9	−0.6	0	dB
Α	· ·	f = 4 kHz		-16	-14		-16	-15	dB
Α		f ≥ 4.5 kHz		-33	-30		-33	-32	dB
ΔΑ	Pass Band Ripple	300 Hz \leq f \leq 3 kHz	· ·	±0.08	±0.3		±0.08	±0.125	dB
Δt	Differential Delay	$1~\text{kHz} \le \text{f} \le 2.6~\text{kHz}$	}	60	90		60	80	μs
$\Delta A_0/\Delta T$	Gain Stability with Temperature	$f = kHz$, $e_{IN} = 0.1 Vrms$		0.0015			0.0015		dB/°C
$\Delta A_0/\Delta t$	Gain Stability with Time	f = 1 kHz, e _{IN} = 0.1 Vrms		0.0005			0.0005		dB/Yr
THD	Distortion	f = 1 kHz, e _{IN} = 0.1 Vrms		0.1	0.5		0.1	0.5	%
e _n	Output Noise Voltage	10 Hz to 50 kHz, $e_{IN} = 0V$, $T_A = 25^{\circ}C$		150	250		150	250	μVp-p
e _O	Output Voltage Swing	$V_{CC} = \pm 12V, R_L = 2k,$ $A = A_0, (Note 2)$	10	15		10	15		Vp-p
Vos	Output DC Offset		-150]	150	-75	! .	75	m∨
z _{iN}	Input Impedance	DC to 10 kHz, $T_A = 25^{\circ}C$	100k			100k	1		Ω
Z _o	Output Impedance	DC to 10 kHz, $T_A = 25^{\circ}C$	ļ	0.5	1	1	0.5	1	Ω
PSRR	Power Supply Rejection	120 Hz to 3.4 kHz	Į	97		97	Į.		dB
	ì	3.4 kHz to 25 kHz	ļ	90		90			dB
PD	Power Dissipation	V _{CC} = ±12V	Ì	135	220	,	135	220	mW
		V _{CC} = ±15V	1	190	270	}	190	270	mW

Note 1: The voltage gain may be adjusted. Refer to application discussion.

Note 2: The AF133 requires an external gain resistor, (R = 133k typ). All gain measurements assume gain at DC set for 0 dB at 1 kHz.

Electrical Characteristics

AF134 Receive Filter

SYMBOL	PARAMETER	CONDITIONS	1	AF134-1			AF134-2		UNITS
STIMBOL	FARAWETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
FREQUEN	CY RESPONSE								
	Voltage Gain	(Notes 1 and 2)							
		f = 1 kHz	-0.08	0.22	0.52	0.095	0.22	0.345	dE
A _o	· ·	f = 3.4 kHz	-1.2	-0.6	0	-0.9	-0.6	0	dE
Α		f = 4 kHz		-12	-10		-12	-11	dE
Ą		f > 4.5 kHz	ļ	−25	-24		-26	~25	dE
Α		f = 8 kHz		-31	-30		−31	-30	dE
ΔΑ	Pass Band Ripple	300 Hz \leq f \leq 3 kHz, (Note 2)	-0.3		0.3	-0.125	0 .	0.125	dB
Δt	Differential Delay	1 kHz ≤ f ≤ 2.6 kHz		80	90	}	80	90	, με
$\Delta A_{O}/\Delta T$	Gain Stability with Temperature	f = 1 kHz, e _{IN} = 0.1 Vrms		0.0015		ļ	0.0015		dB/°C
$\Delta A_{O}/\Delta t$	Gain Stability with Time	f = 1 kHz, e _{1N} = 0.1 Vrms		0.0005		ł	0.0005		dB/Y
THD	Distortion	f = 1 kHz, e _{IN} = 0.1 Vrms	}	0.1	0.5]	0.1	0.5	%
e _n	Output Noise Voltage	10 Hz to 50 kHz, e _{IN} = 0V, T _A = 25°C		150	250		150	250	μ∨рр
e _O	Output Voltage Swing	VCC = ±12V, RL = 2k	10	15	İ	10	15		Vp-
Vos	Output DC Offset	V _{IN} = 0V, T _A = 25°C	-150		150	-75		75	m۷
ZIN	Input Impedance	DC to 10 kHz, T _A = 25°C	100k		ļ	100k			Ω
Zo	Output Impedance	DC to 10 kHz, T _A = 25°C		0.5	1		0.5	1	2
PSRR	Power Supply Rejection	120 Hz to 3.4 kHz]	97]	97			dB
		3.4 kHz to 25 kHz		90		90			dB
P_{D}	Power Dissipation	V _{CC} = ±12V	ļ	135	220		135	220	mW
		V _{CC} = ±15V	1	190	270		190	270	mW

Note 1: The voltage gain may be adjusted. Refer to application discussion.

SIN 8000

8000

Note 2: For the AF134, the pass band ripple specifications do not refer to the AF134 itself. This specification is the deviation from the ideal

band pass response that would result if the

roll-off characteristic were compensated perfectly, and assumes the inclusion of an ideal


Applications Information

GENERAL

sample and hold.

The AF133 and AF134 are both fifth order elliptic low pass filters that have been specifically designed for 8 kHz sampled data systems found in telephone PCM communication systems and some military systems, (Figure 1).

The AF133 transmit filter is designed to (a) provide a very flat band pass response from DC to 3.2 kHz, (b) attenuate signals at 4 kHz (1/2 the sampling rate) by at least 16 dB to prevent "aliasing" or "frequency folding" in the sampled data, and (c) attenuate signals above



4.5 kHz to prevent these signals from occuring in the sampled data.

The AF134 receive filter is designed to receive the sampled data in order to reconstruct the original analog signal. Because the information has been processed through a sample and hold technique, the amplitude information in the band pass has a characteristic (SIN X)/X response. The purpose of the AF134 filter is to provide the necessary response to compensate for the input signal frequency response and restore the amplitude information to a flat pass band characteristic.

GAIN ADJUST

The block diagram in *Figure 2* indicates the basic connection of the AF133.

It consists of 2 separate sections which are connected together externally by the user by jumpering pin 5 to pin 8.


Because it is desirable to have the ability to adjust the voltage gain of the filter, provision has been made to do so by omitting the gain setting resistor in the feedback path of the output operational amplifier. For this reason, an external resistor must be added between pins 17 and 18 to render the filter operative. The nominal value of the resistor required is 133 k Ω for a 0 dB voltage gain.

All other pins not shown connected should be left open.

Likewise, provision has been made for the user to adjust the gain of the AF134 receive filter as shown in *Figure 3*.

Although R1 and/or R2 are not required for normal operation, it can be easily seen that the addition of R1 (across the internal 100k resistor) will increase the gain, whereas the addition of R2 (across the internal feedback resistor) will decrease the gain.

Obviously, R1 and R2 can be replaced by a single pot with the wiper arm tied to pin 18.



 $R_G = 133 \text{ k}\Omega$ for 0 dB gain (nominal)

FIGURE 2. Functional Diagram of AF133




FIGURE 3. AF134 Gain Adjust

PROVIDING LOW FREQUENCY ROLL-OFF

In some systems, it is necessary to have a low frequency high pass filter in front of the transmit filter to attenuate 60 Hz and 120 Hz. Some attenuation can be achieved by capacitively coupling the input signal, with the proper value of capacitor, C, selected to trade off 60 Hz attenuation with the amount of band pass flatness

near 300 Hz. The capacitor is easily selected since the input impedance (resistive only) is specified. A second, and more desirable solution, is shown in *Figure 4*. This filter makes use of the AF100 as a second order high pass filter. It provides 22 dB of attenuation of 60 Hz, and has less than 0.03 dB effect on the band pass characteristics at 300 Hz.

FREQUENCY	ATTENUATION
60 Hz	∸22 dB
120 Hz	6 dB
180 Hz	−1.5 dB
300 Hz	-0.03 dB




FIGURE 4. Providing 60 Hz Attenuation

TESTING

The circuit shown below is typical of that used by National Semiconductor to test the active filters. In testing and in actual application, the filter must be driven from a low impedance source (Rg \leq 50 Ω).

CODEC

National Semiconductor presently manufactures 2 monolithic circuits designed to perform the entire companding coder/decoder function. Before proceeding with your design, please contact National for information about these devices, the MM58100 and the LF2700.




FIGURE 5. Test Circuit




FIGURE 6. AF133 Pass Band Frequency Response




FIGURE 9. Normalized Gain Variation with Temperature




FIGURE 7. AF134 Pass Band Frequency Response




FIGURE 10. Output Voltage Swing vs Power Supply Voltage




FIGURE 8. Group Delay as a Function of Frequency




FIGURE 11. Power Supply Current vs Power Supply Voltage

AF150 Universal Wideband Active Filter

General Description

The AF150 wide band active filter is a general second order lumped RC network. Only four external resistors are required to program the AF150 for specific second order functions. Low pass, high pass and band pass functions are available simultaneously at separate outputs. Notch and all pass functions can be formed by summing the outputs with an external amplifier. Higher order filters are realized by cascading AF150 active filters with appropriate programming resistors.

Any of the classical filter configurations, such as Butterworth, Bessel, Cauer and Chebyshev can be formed.

Features

- Independent Q, frequency, gain adjustments
- Low sensitivity to external component variation
- Separate low pass, high pass, band pass outputs
- Inputs may be differential, inverting or non-inverting
- All pass and notch outputs may be formed
- Operates to 100 kHz
- Q range to 500
- Power supply range

±5V to ±18V


High accuracy

±1% unadjusted

Q frequency product

 2×10^{5}

Connection Diagram



Ceramic Dual-In-Line Package HY13A AF150-1CJ AF150-2CJ

*Note: Internally connected. DO NOT USE.

14

Absolute Maximum Ratings

Supply Voltage ±18V
Power Dissipation (Note 1) 900 mW/Package (500 mW/Amp)

Differential Input Voltage ±36V

Output Short-Circuit Duration (Note 1) Infinite

Operating Temperature -25°C to +85°C
Storage Temperature -25°C to +100°C

Storage Temperature -25°C to +100°C Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics Specifications apply for VS = ±15V, over -25°C to +85°C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Frequency Range	$f_{c} \times Q \le 2 \times 10^{5}$			100k	Hz
	Q Range	$f_c \times Q \le 2 \times 10^5$			500	Hz/Hz
	f _o Accuracy					
1	AF150-1J	$f_{c} \times Q \le 5 \times 10^{4}$, $T_{A} = 25^{\circ}C$			±2.5	%
	AF150-2J	$f_{c} \times Q \le 5 \times 10^{4}$, $T_{A} = 25^{\circ}C$		٠.	±1.0	%
Δf _O /ΔΤ	fo Temperature Coefficient			±50	±150	ppm/°C
	Q Accuracy	$f_{c} \times Q \le 5 \times 10^{4}, T_{A} = 25^{\circ}C$			±7.5	%
ΔQ/ΔΤ	Q Temperature Coefficient			±300	±750	ppm/°C
PSRR	Power Supply Rejection Ratio		80	100		dB
CMRR	Common-Mode Rejection		80	100	. '	dB
los	Input Offset Current	T _j = 25°C		3	50	pA
1 _B	Input Bias Current	T _j = 25°C		30	200	· pΑ
Vсм	Input Common-Mode Voltage Range	V _S = ±15V	±11	±12	İ	V
I _s	Power Supply Current	V _S = ±15V, T _A = 25°C		15	30	mA

Note 1: Any of the amplifier's outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum package power dissipation will be exceeded.

Applications Information

CIRCUIT DESCRIPTION AND OPERATION

A schematic of the AF150 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input.

By adding external resistors the circuit can be used to generate the second order transfer function:

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a1 and a2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (high pass)

If the output is taken from the output of A2, numerator coefficients a₁ and a₃ equal zero and the transfer function becomes:

$$T(s) = \frac{a_2s}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (band pass)




FIGURE 1. AF150 Schematic

If the output is taken from the output of A3, numerator coefficients a3 and a2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (low pass)

Using an external op amp and the proper input and output connections, the circuit can also be used to generate the transfer functions for a notch and all pass filter.

In the transfer function for a notch function a2 becomes zero, a1 equals ω_z^2 and a3 equals 1. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_o}{Q} s + \omega_o^2}$$
 (notch)

In the all pass transfer function a_3 = 1, a_2 = $-\omega_o/Q$ and a_1 = $\omega_o^2.$ The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q} s + \omega_0^2}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (all pass)

The relationships between the generalized coefficients and the external resistors will be found in the appendix. It is not, however, necessary to use these theoretical, if not "messy", equations to solve for the proper external resistor values. In general, it is assumed that the user has knowledge of the frequency and Q of the specific filter he is designing. For higher order filters of various types, the reader is directed to any of the available texts on filters (see bibliography) for information and tables concerning the location of the poles and zeros. Once the specifics of the filter are found from the tables, it is simply a matter of cascading the sections with proper attention to some general guidelines which are included later in the application section.

The following discussion gives a step-by-step procedure for designing filters with several examples given for clarity.

FREQUENCY TUNING

Two equal value frequency setting resistors are required for frequencies above 1 kHz. For lower frequencies, T tuning or the addition of external capacitors is required. Using external capacitors allows the user to go as low in frequency as he desires. T tuning and external capacitors can be used together.

Two resistor tuning for 1 kHz to 100 kHz

$$R_{f} = \frac{228.8 \times 10^{6}}{f_{0}} \Omega \tag{1}$$





FIGURE 2. Resistive Tuning

GRAPH A. Resistive Tuning




14


T resistive tuning for $f_0 < 1 \text{ kHz}$

$$R_S = \frac{R_T^2}{R_f - 2 R_T} \tag{2}$$

Rf from equation 1.



GRAPH B. T Tuning



If external capacitors are used for $f_{\rm O} < 1~{\rm kHz},$ then equation 3 should be used.

$$R_{f} = \frac{0.05033}{f_{0} (C + 220 \times 10^{-12})} \Omega$$
 (3)




FIGURE 4. Low Frequency RC Tuning

Q DETERMINATION

Setting the Q requires one resistor from either pin 1 or pin 2 to ground. The value of the Q setting resistor depends on the input connection and input resistance as well as the value of the Q. The Q will be inversely proportional to the resistance from pin 1 to ground and directly proportional to resistance from pin 2 to ground.


NON-INVERTING CONNECTION*

To determine the Q resistor, choose a value of input resistor, $R_{\mbox{\scriptsize IN}}$, (Figures 5 and 6) and calculate $Q_{\mbox{\scriptsize MIN}}$ (graph C).

$$Q_{MIN} = \frac{1 + \frac{10^4}{R_{IN}}}{3.48}$$

If the Q required in the circuit is greater than Ω_{MIN} , use the circuit configuration shown in *Figure 5* and equation 4 to calculate RQ, the Q resistor. If the Q of the circuit is less than Ω_{MIN} , use the circuit configuration shown in *Figure 6* and equation 5.

GRAPH C. Q_{MIN}, Non-Inverting Input



^{*}The discussion of "non-inverting" and "inverting" has to do with the phase relationship between the input port and the low pass output port. Refer to Figure 1 for other output port phase relationships.

For Q > QMIN in non-inverting mode:

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{IN}}} \Omega$$
 (4)





FIGURE 5. Q Tuning for Q > Q_{MIN}, Non-Inverting Input

GRAPH D. R_Q for $Q > Q_{MIN}$, Non-Inverting Input



For Q < Q_{MIN} in non-inverting mode:

$$R_{Q} = \frac{2 \times 10^{3}}{\left(1 + \frac{10^{4}}{R_{IN}}\right)} \Omega$$
 (5)





FIGURE 6. Q Tuning for Q < Q_{MIN}, Non-Inverting Input

GRAPH E. R_Q for $Q < Q_{MIN}$, Non-Inverting Input



INVERTING CONNECTION*

For any Q in inverting mode:

$$R_{Q} = \frac{10^{4}}{3.16Q \left(1.1 + \frac{2 \times 10^{3}}{R_{IN}}\right) - 1} \qquad (6)$$





FIGURE 7. Q Tuning, Inverting Input

GRAPH F. Q Tuning, Inverting Input




^{*}The discussion of "non-inverting" and "inverting" has to do with the phase relationship between the input port and the low pass output port. Refer to Figure 1 for other output port phase relationships.

DESIGN EXAMPLE

Non-Inverting Band Pass Filter

Center frequency 38 kHz = f_0 , 10 Hz/Hz = Q, 10k = R_{1N} .



Using equation 1

$$R_f = \frac{228.8 \times 10^6}{f_0}$$
 Ω

$$R_f = \frac{228.8 \times 10^6}{38 \times 10^3} = 6020\Omega$$

Using equation 6

$$R_{Q} = \frac{10^{4}}{3.16Q \cdot \left(1.1 + \frac{2 \times 10^{3}}{R_{IN}}\right) - 1} \quad \Omega$$

 $R_0 = 250\Omega$

From equation 33, the center frequency gain is found to be 6.3 V/V (16 dB). If the center frequency gain is to be adjusted, equation 33 can be solved for R_Q in terms of $R_{\parallel N}$ and this substituted into equation 6 to find the required $R_{\parallel N}$ and R_Q .

NOTCH FILTERS


Notches can be generated by two simple methods: using RC input (Figure 8) or low pass/high pass summing (Figure 9). The RC input method requires adding a capacitor to pin 14 and a resistor connects to pin 7. The summing method requires two resistors connected to the low pass and high pass output.

The difference between the two possible methods of generating a notch is that the capacitor connection requires a high quality precision capacitor and the gain of the circuit is difficult to adjust because the gain and zero location are both dependent on CZ and RZ. The amplifier summing method requires 3 precision resistors and an external operational amplifier. However, the gain can be adjusted independent of the notch frequency.


For input RC notch tuning:

$$R_{Z} = \frac{C_{Z} R_{f} \times 10^{12}}{220} \left(\frac{f_{o}}{f_{z}}\right)^{2} \Omega$$
 (7)

fz = frequency of notch (zero location)







For the low pass/high pass summing technique,

$$R_{h} = \left(\frac{f_{z}}{f_{o}}\right)^{2} \frac{R_{L}}{10} \tag{8}$$





FIGURE 9. Output Notch


GRAPH H. Output Notch



DESIGN EXAMPLE

19 kHz notch using RC input.

Center frequency 19 kHz f₀
Zero frequency 19 kHz f_Z
20 Q



Using equation 1:

$$R_f = \frac{228.8 \times 10^6}{f_0}$$
 Ω

$$R_f = 12,040\Omega$$

Using equation 4 with R_{IN} = ∞:

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{IN}}} \Omega$$

$$R_0 = 146\Omega$$

Using equation 7:

$$R_Z = \left(\frac{C_Z R_F \times 10^{12}}{220}\right) \left(\frac{f_0}{f_2}\right) \qquad \Omega$$

$$R_7 = 12,040\Omega$$

DESIGN EXAMPLE

19 kHz notch using low pass/high pass summing

Center frequency 19 kHz f₀ Zero frequency 19 kHz f₂ 20 0

Using equation 1:

$$R_f = \frac{228.8 \times 10^6}{f_0}$$
 Ω

$$R_f = 12,040\Omega$$

Using equation 4, choose $R_{IN} = 10 \text{ k}\Omega$:

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{IN}}} \Omega$$

$$R_{\Omega} = 148\Omega$$

Using equation 8:

$$R_h = \left(\frac{f_Z}{f_O}\right)^2 \frac{R_L}{10}$$

Choose $R_L = 20k$, then $R_h = 2k$

TRIALS, TRIBULATIONS AND TRICKS

Certainly, there is no substitute for experience when applying active filters, working with op amps or riding a bicycle. However, the following section will discuss some of the finer points in more detail, and hopefully alleviate some of the fears and problems that might be encountered.

TUNING TIPS

In applications where 2 to 3% accuracy is not sufficient to provide the required filter response, the AF150 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Ω determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the band pass (pin 13) output.


Before any tuning is attempted the low pass (pin 5) output should be checked to see that the output is not clipping. At the center frequency of the section the low pass output is 10 dB higher than the band pass output and 20 dB higher than the high pass. This should be kept in mind because if clipping occurs the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting the resistance between pins 7 and 13 the center frequency of a section can be adjusted. If the input is through pin 1 the phase shift at center frequency will be 180° and if the input is through pin 2 the phase shift at center frequency will be 0°. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

Q Tuning

The Q is tuned by adjusting the resistance between pin 1 or pin 2 and ground. Low Q tuning resistors will be from pin 2 to ground (Q < 0.6). High Q tuning resistors will be from pin 1 to ground. To tune the Q correctly, the signal source must have an output impedance very much lower than the input resistance of the filter since



the input resistance affects the Q. The input must be driven through the same resistance the circuit will see to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L, and the upper 3 dB (45°) frequency, f_H, can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{2\Omega} + \sqrt{\left(\frac{1}{2\Omega}\right)^{2} + 1}\right) \times (f_{0})$$

$$f_{L} = \left(\sqrt{\left(\frac{1}{2\Omega}\right) + 1} - \frac{1}{2\Omega}\right) \times (f_{0})$$

where f_0 = center frequency

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair the notch can be tuned by adjusting the ratio of the summing resistors (low pass/high pass summing) or the input resistance (input RC).

In either case the signal is connected to the input and the proper resistor is adjusted for a null at the output.

Special Cases

When using the input RC notch the unit cannot be tuned through the normal input so an additional 100k resistor can be added at pin 1 and the unit can be tuned normally. Then the 100k input resistor should be grounded and the notch tuned through the normal RC input.

An alternative way of tuning is to tune using the Q resistor as the input. This requires the Q resistor be lifted from ground and connecting the signal source to the normally grounded end of the Q resistor. This has the problem that when the Q resistor is grounded after tuning, its value is decreased by the output impedance of the source. This technique has the advantage of not requiring an additional resistor.

TUNING PROCEDURE

Center Frequency Tuning

Set oscillator to center frequency desired for the filter

section, adjust amplitude and check that clipping does not occur at the low pass output pin 5.

Adjust the resistance between pins 13 and 7 until the phase shift between input and band pass output is 180°.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).


Zero Tuning

Set the oscillator output to the zero frequency and tune the zero resistor for a null at the output of the summing amplifier.

FILTER DESIGN

Since most filter tables are in terms of a normalized low pass prototype, the filter to be designed is usually reduced to a low pass prototype. After the low pass transfer function is found, it is transformed to obtain the transfer function for the actual filter desired. The low pass amplitude response which can be defined by four quantities, defined below:

Low Pass Response



 A_{MAX} = the maximum peak-to-peak ripple in the pass

band


AMIN = the minimum attenuation in the stop band

f_C = the pass band cutoff frequency

f_s = the stop band start frequency

By defining these four quantities for the low pass prototype the normalized pole and zero locations and the Q (quality) of the poles can be determined from tables or by computer programs.

To obtain the high pass from the low pass filter tables, A_{MAX} and A_{MIN} are the same as for the low pass case, but $f_C = 1/f_2$ and $f_S = 1/f_1$.




To obtain the band pass from the low pass filter tables, A_{MAX} and A_{MIN} are the same as for the low pass case, but:

$$f_c = 1$$
 $f_s = \frac{f_5 - f_1}{f_4 - f_2}$

where f3 = $\sqrt{f_1 \cdot f_5} = \sqrt{f_2 \cdot f_4}$ i.e., geometric symmetry

$$f_5 - f_1 = A_{MIN}$$
 bandwidth $f_4 - f_2 = Ripple$ bandwidth

Band Pass Response




To obtain the notch from the low pass filter tables, $A_{\mbox{\scriptsize MAX}}$ and $A_{\mbox{\scriptsize MIN}}$ are the same as for the low pass case and

$$f_C = 1$$
, $f_S = \frac{f_5 - f_1}{f_4 - f_2}$

where
$$f_3 = \sqrt{f_1 \cdot f_5} = \sqrt{f_2 \cdot f_4}$$





Normalized Low Pass Transformed to Un-Normalized Low Pass

The normalized low pass filter has the pass band edge normalized to unity. The un-normalized low pass filter instead has the pass band edge at $f_{\rm C}$. The normalized and un-normalized low pass filters are related by the transformation s = s $\omega_{\rm C}$. This transforms the normalized pass band edge s = j to the un-normalized pass band edge s = j $\omega_{\rm C}$.

Normalized Low Pass Transformed to Un-Normalized High Pass

The transformation that can be used for low pass to high pass is $S = \omega_c/s$. Since S is inversely proportional to s,

the low frequency and high frequency responses are interchanged. The normalized low pass $1/(S^2 + S/Q + 1)$ transforms to the un-normalized high pass:

$$\frac{s^2}{s^2 + \frac{\omega_c}{Q}s + \omega_c^2}$$

Normalized Low Pass Transformed to Un-Normalized Band Pass

The transformation that can be used for low pass to band pass is:

$$S = \frac{s^2 + \omega_0^2}{BW \cdot s}$$

where $\,\omega_{o}^{\,\,2}$ is the center frequency of the desired band pass filter and BW is the ripple bandwidth.

Normalized Low Pass Transformed to Un-Normalized Band Stop (Or Notch)

The bandstop filter has a reciprocal response to a band pass filter. Therefore, a bandstop filter can be obtained by first transforming the low pass prototype to a high pass and then performing the band pass transformation.

SELECTION OF TRANSFER FUNCTION

The selection of a function which approximates the shape of the response desired is a complicated process. Except in the simplest cases, it requires the use of tables or computer programs. The form of the transfer function desired is in terms of the pole and zero locations. The most common approximations found in tables are Butterworth, Chebychev, Elliptic and Bessel. The decision as to which approximation to use is usually a function of the requirements and system objectives. Butterworth filters are the simplest but have the disadvantage of requiring high order transfer functions to obtain sharp roll-offs.

The Chebychev function is a min/max approximation in the pass band. This approximation has the property that it is equiripple which means that the error oscillates between maximums and minimums of equal amplitude in the pass band. The Chebychev approximation, because of its equiripple nature, has a much steeper transition region than the Butterworth approximation.

The elliptic filter, also known as Cauer or Zolotarev filters, are equiripple in the pass band and stop band and have a steeper transition region than the Butterworth or the Chebychev.

For a specific low pass filter three quantities can be used to determine the degree of the transfer function: the maximum pass band ripple, the minimum stop band attenuation, and the transition ratio (tr = ω_s/ω_c). Decreasing AMAX, increasing AMIN, or decreasing tr will increase the degree of the transfer function. But for

the same requirements the elliptic filter will require the lowest order transfer function. Tables and graphs are available in reference books such as "Reference Data for Radio Engineers", Howard W. Sams & Co., Inc., 5th Edition, 1970 and Erich Christian and Egon Eisenmann, "Filter Design Tables and Graphs", John Wiley and Sons. 1966.

For specific transfer functions and their pole locations such text as Louis Weinberg, "Network Analysis and Synthesis", McGraw Hill Book Company, 1962 and Richard W. Daniels, "Approximation Methods for Electronic Filter Design", McGraw-Hill Book Company, 1974, are available.

DESIGN OF CASCADED MULTISECTION FILTERS

The first step in designing is to define the response required and define the performance specifications:

- 1. Type of filter: Low pass, high pass, band pass, notch, all pass
- 2. Attenuation and frequency response
- 3. Performance

Center frequency/corner frequency plus tolerance and stability

Insertion loss/gain plus tolerance and stability

Source impedance

Load impedance

Maximum output noise

Power consumption

Power supply voltage

Dynamic range

Maximum output level

Second step is to find the pole and zero location for the transfer function which meet the above requirements. This can be done by using tables and graphs or network synthesis. The form of the transfer function which is easiest to convert to a cascaded filter is a product of first and second order terms in these forms:

$$\frac{K}{s + \omega_r} \qquad \frac{K}{s^2 + \frac{\omega_o}{O} s + \omega_o^2}$$
 (low pass)

$$\frac{\text{Ks}}{\text{s} + \omega_{\text{r}}} = \frac{\text{Ks}^2}{\text{s}^2 + \frac{\omega_{\text{o}}}{\Omega} \text{s} + \omega_{\text{o}}^2}$$
 (high pass)

$$\frac{Ks}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (band pass)

$$\frac{K(s^2 + \omega_z^2)}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (notch)

$$\frac{s^2 - \frac{\omega_0}{0}s + \omega_0^2}{s^2 + \frac{\omega_0}{0}s + \omega_0^2}$$
 (all pass)

Each of the second order functions is realizable by using an AF150 stage. By cascading these stages the desired transfer function is realized.

CASCADING SECOND ORDER STAGES

The primary concern in cascading second order stages is to minimize the difference in amplitude from input to output over the frequencies of interest. A computer program is probably required in very complicated cases but some general rules that can be used that will usually give satisfactory results are:

- 1. The highest Q pole pair should be paired with the zero pair closest in frequency.
- If high pass and low pass stages are cascaded, the low pass sections should be the higher frequency and high pass sections the lower frequency.
- In cascaded filters of more than two sections, the first section should be the section with Q closest to 0.707 and then additional stages should be added in order of least difference between first stage Q and their Q.

DESIGN EXAMPLES OF CASCADE CONNECTIONS

Example 1.

Consider a 4th order Butterworth low pass filter with a 10 kHz cutoff (-3 dB) frequency and input impedance $\geq 30~k\Omega$.

From tables, the normalized filter parameters are:

Thus, relative to the design required

$$F1 = (1.0)(10 \text{ kHz}) = 10 \text{ kHz}$$

 $F2 = (1.0)(10 \text{ kHz}) = 10 \text{ kHz}$

Section 1

$$F = 10 \text{ kHz}, Q = 1.306$$

$$R_f = \frac{228.8 \times 10^6}{f_0} \quad \Omega \quad \text{(Using equation 1)}$$

$$R_{f} = 22,880\Omega$$

Select input resistor 31.6 k Ω

$$Q_{MIN} = \frac{1 + \frac{10^4}{R_{IN}}}{3.48}$$

$$Q_{MIN} = 0.378$$


Thus, $Q > Q_{MIN}$

Therefore:

$$R_{Q} = \frac{10^4}{3.48Q - 1 - \frac{10^4}{R_{IN}}} \Omega \qquad \text{(Using equation 4)}$$

$$R_Q = 3097\Omega$$

First Stage



Section 2

$$f_0 = 10k, Q = 0.541$$


Since fo is the same as for the first section:

$$R_f$$
 = 22.88 $k\Omega$

Select R_{IN} = 31.6 k Ω

$$R_{Q} = \frac{10^{4}}{3.48\Omega - 1 - \frac{10^{4}}{R_{IN}}} \Omega$$
 (Using equation 4)
 $R_{Q} = 17,661\Omega$

Complete Filter, Example 1



Example 2.

Consider the design of a low pass filter with the following performance:

$$f_c = 10 \text{ kHz}$$

 $f_s = 11 \text{ kHz}$
 $A_{MAX} = 1 \text{ dB}$
 $A_{MIN} = 40 \text{ dB}$

It is found that a 6th order elliptic filter will satisfy the above requirements. The parameters of the design are:

STAGE	f _o (kHz)	Q	f _z (kHz)
1	5.16	0.82	29.71
2	8.83	3.72	13.09
3 .	10.0	20.89	11.15

Stage 1

- a) From equation 1, RF is found to be 44.34k
- b) From equation 4, RQ is found to be 11.72k, assuming R $_{IN}$ (arbitrary) is 10 k $\Omega.$

To create the transmission zero, f_{Z} , at 29.71 kHz, use equation 8.


$$R_h = \left(\frac{f_z}{f_0}\right)^2 \frac{R_L}{10}$$
, or $R_h = \left(\frac{29.71}{5.16}\right)^2 \frac{R_L}{10}$

Thus,

$$R_{h} = 3.315 R_{L}$$

If R_L is arbitrarily chosen as 10 k Ω , R_h = 33.15k.

Thus, the design of the first stage is:



where the feedback resistor, R, around the external op amp may be used to adjust the gain.

Stage 2

The second stage design follows exactly the same procedure as the first stage design. The results are:

- a) From equation 1, Rf = 25.91k
- b) From equation 4, RQ = 913.6 Ω , again assuming R_{IN} is arbitrarily 10k.

c)
$$R_h = \left(\frac{13.09}{8.83}\right) \frac{R_L}{10}$$
 or $R_h = 0.22 R_L$

Selecting R_L = 10k, then R_h = 2.2k, the second stage design is shown below.

Stage 3

The third stage design, again, is identical to the first 2 stages and the results are (for $R_{IN} = 10k$):


$$R_{f} = \frac{228.8 \times 10^{6}}{f_{0}} = 22.88k$$

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{IN}}} = 141.4\Omega$$


$$R_h = \left(\frac{f_z}{f_0}\right)^2 \frac{R_L}{10} = \left(\frac{11.5}{10}\right)^2 \frac{R_L}{10} \qquad R_h = 0.124 \ R_L$$

Let $R_L = 20k$, $R_h = 2.48k$

Second Stage



Filter for Example 2



From equation 13, the DC gain of the first section is

$$A_{V1} = \frac{11}{1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_Q}}$$

$$A_{V1} = \frac{11}{1 + \frac{10^4}{10^4} + \frac{10^4}{11.72 \times 10^3}} = 3.86 \text{ V/V}$$

Similarly, the DC gain of the second and third sections are:

$$A_{V2} = 0.850$$

 $A_{V3} = 0.151$

Therefore, the overall DC gain is 0.495 and can be adjusted by selecting R1 with respect to 10k, R2 with respect to 10k or R3 with respect to 20k.

For convenience, a standard resistor value table is given below.

Standard Resistance Values are obtained from the Decade Table by multiplying by multiples of 10. As an example, 1.33 can represent 1.33Ω , 133Ω , 1.33 k Ω , 13.3 k Ω

Standard 5% and 2% Resistance Values

OHMS	OHMS	онмѕ	OHMS	OHMS	OHMS	OHMS	OHMS	OHMS	OHMS	OHMS	MEGO	HMS
10	27	68	180	470	1,200	3,300	8,200	22,000	56,000	150,000	0.24	0.62
11	30	75	200	510	1,300	3,600	9,100	24,000	62,000	160,000	0.27	0.68
12	33	82	220	560	1,500	3,900	10,000	27,000	68,000	180,000	0.30	0.75
13	36	91	240	620	1,600	4,300	11,000	30,000	75,000	200,000	0.33	0.82
15	39	100	270	680	1,800	4,700	12,000	33,000	82,000	220,000	0.36	0.91
16	43	110	300	750	2,000	5,100	13,000	36,000	91,000		0.39	1.0
18	47.	120	330	820	2,200	5,600	15,000	39,000	100,000		0.43	1.1
20	51	130	360	910	2,400	6,200	16,000	43,000	110,000		0.47	1.2
22	56	150	390	1,000	2,700	6,800	18,000	47,000	120,000	İ	0.51	1.3
24	62	160	430	1,100	3,000	7,500	20,000	51,000	130,000		0.56	1.5

Decade Table Determining 1/2% and 1% Standard Resistance Values

ı												
	1.00	1.21	1.47	1.78	2.15	2.61	3.16	3.83	4.64	5.62	6.81	8.25
1	1.02	1.24	1.50	1.82	2.21	2.67	3.24	3.92	4.75	5.76	6.98	8.45
1	1.05	1.27	1.54	1.87	2.26	2.74	3.32	4.02	4.87	5.90	7.15	8.66
ļ	1.07	1.30	1.58	1.91	2.32	2.80	3.40	4.12	4.99	6.04	7.32	8.87
1	1.10	1.33	1.62	1.96	2.37	2.87	3.48	4.22	5.11	6.19	7.50	9.09
Í	1.13	1.37	1.65	2.00	2.43	2.94	3.57	4.32	5.23	6.34	7.68	9.31
1	1.15	1.40	1.69	2.05	2.49	3.01	3.65	4.42	5.36	6.49	7.87	9.53
	1.18	1.43	1.74	2.10	2.55	3.09	3.74	4.53	5.49	6.65	8.06	9.76

Appendix (See footnote)

The specific transfer functions for some of the most useful circuit configurations using the AF150 are illustrated in Figures 10 through 16. Also included are the gain equations for each transfer function in the frequency band of interest, the Q equation, center frequency equation and the Q determining resistor equation. $Q_{\mbox{\footnotesize{MIN}}}$ is a function of $R_{\mbox{\footnotesize{IN}}}$ (see graph C).

a) Non-inverting input (Figure 10) transfer equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{4}} + \frac{R_{IN}}{R_{Q}}} \right]_{\text{(high pass)}} (9)}{\Delta}$$

$$\frac{e_{b}}{\frac{e_{b}}{R_{IN}}} = \frac{-s \omega_{1} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{4}} + \frac{R_{IN}}{R_{Q}}} \right]_{\text{(band pass)}} (10)}{\Delta}$$

$$\frac{e_{g}}{e_{IN}} = \omega_{1}\omega_{2} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{4}} + \frac{R_{IN}}{R_{Q}}} \right]$$
 (low pass) (11)

where

$$\Delta = s^2 + s \quad \left[\frac{1.1}{1 + \frac{10^4}{R_Q} + \frac{10^4}{R_{IN}}} \right] \omega_1 + 0.1 \ \omega_1 \omega_2 \ (12) \qquad R_Q = \left(\frac{1.1Q}{\sqrt{0.1 \frac{\omega_2}{\omega_1}}} \right) - 1 - \frac{10^4}{R_{IN}}$$

$$\frac{e_{\ell}}{e_{IN}} \left| \begin{array}{c} e_{\ell} \\ s \rightarrow 0 \end{array} \right| = \frac{11}{\left(1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_{O}}\right)} \text{(DC Gain)}$$

$$\frac{e_h}{e_{IN}} \mid_{s \to \infty} = \frac{1.1}{\left(1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_O}\right)}$$
 (High Freq. Gain) (14)

$$\frac{e_{b}}{e_{IN}} \mid_{\omega = \omega_{0}} = -\frac{\left(1 + \frac{10^{4}}{R_{Q}} + \frac{10^{4}}{R_{IN}}\right)}{\left(1 + \frac{R_{IN}}{10^{4}} + \frac{R_{IN}}{R_{Q}}\right)} (Center freq. Gain)$$


$$\omega_{1} = \frac{10^{12}}{\omega_{1}^{2}} \qquad \omega_{2} = \frac{10^{12}}{\omega_{2}^{2}}$$

where

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$
, (see footnote)

$$Q = \left(\frac{1 + \frac{10^4}{R_{IN}} + \frac{10^4}{R_Q}}{1.1}\right) \sqrt{0.1 \left(\frac{\omega_2}{\omega_1}\right)}$$
 (16)

$$R_{Q} = \left(\frac{10^{4}}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}}\right) - 1 - \frac{10^{4}}{R_{IN}}$$
 (17)



*External components

FIGURE 10. Non-Inverting Input (Q > Q_{MIN})

FOOTNOTE:

It should be noted that in the text of this paper, ω_1 and ω_2 have been assumed equal, and hence Rf1 = Rf2. No generality is lost in this assumption and it facilitates the

design. However, for completeness, the equations given are exact.

b) Non-inverting input (Figure 11) transfer equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{5^{2} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}} \right]}{\Delta}$$
 (high pass) (18)

$$\frac{e_{b}}{e_{IN}} = \frac{-s \omega_{1} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}} \right]}{\Delta} \text{(band pass)}$$
 (19)

$$\frac{e\varrho}{e_{1N}} = \frac{\omega_{1}\omega_{2} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{1N}}{10^{4}}}\right]}{\Delta} \text{(low pass)}$$
 (20)

where

$$\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{2 \times 10^3}{R_Q}}{1 + \frac{10^4}{R_{IN}}} \right] + 0.1 \omega_1 \omega_2 \quad (21)$$

$$\frac{e\varrho}{e_{1N}} \mid_{s \to 0} = \frac{1.1 + \frac{2 \times 10^{3}}{R_{0}}}{0.1 \left(1 + \frac{R_{1N}}{10^{4}}\right)}$$
(22)

$$\frac{e_{h}}{e_{IN}} \bigg|_{s \to \infty} = \frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}}$$
(23)


$$\frac{e_b}{e_{IN}}\Big|_{\omega = \omega_0} = -\frac{1 + \frac{10^4}{R_{IN}}}{1 + \frac{R_{IN}}{10^4}}$$
 (24)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}, \, \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$Q = \left[\frac{1 + \frac{10^4}{R_{IN}}}{1.1 + \frac{2 \times 10^3}{R_{O}}} \right] \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$
 (25)

$$R_{Q} = \frac{2 \times 10^{7}}{\left(1 + \frac{10^{4}}{R_{IN}}\right) \left(\frac{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}}{Q}\right) - 1.1}$$
 (26)



*External components

FIGURE 11. Non-Inverting Input (Q < Q_{MIN})

Appendix (Continued)

c) Inverting input (Figure 12) transfer function equations

$$\frac{e_h}{e_{IN}} = \frac{-s^2 \left(\frac{2 \times 10^3}{R_{IN}}\right)}{\Delta} \quad \text{(high pass)}$$
 (27)

$$\frac{e_b}{e_{IN}} = \frac{s \omega_1 \left(\frac{2 \times 10^3}{R_{IN}}\right)}{\Delta}$$
 (band pass) (28)

$$\frac{e\varrho}{e_{\text{IN}}} = \frac{-\omega_1 \omega_2 \left(\frac{2 \times 10^3}{R_{\text{IN}}}\right)}{\Delta} \text{ (low pass)}$$
 (29)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}, \ \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$$

where

$$\Delta = s^2 + s \,\omega_1 \left[\frac{1.1 + \frac{2 \times 10^3}{R_{IN}}}{\frac{10^4}{1 + \frac{10^4}{M_{IN}}}} \right] + 0.1 \,\omega_1 \,\omega_2 \quad (30)$$

$$\frac{e\varrho}{e_{IN}}\Big|_{s\to 0} = \frac{2\times 10^4}{R_{IN}}$$
 (low pass) (DC gain) (31)


$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = -\frac{2 \times 10^3}{R_{IN}}$$
 (high pass) (high freq. gain) (32)

$$\frac{e_b}{e_{IN}} \mid_{\omega = \omega_0} = \frac{\frac{2 \times 10^3}{R_{IN}} \left(1 + \frac{10^4}{R_Q}\right)}{1.1 + \frac{2 \times 10^3}{R_{IN}}} \text{(band pass)}$$
(center freq. gain) (33)

$$\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$$

$$Q = \begin{bmatrix} 1 + \frac{10^4}{R_Q} \\ \frac{1}{1.1 + \frac{10^4}{R_{IN}}} \end{bmatrix} \qquad \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$
 (34)

$$\Delta = s^{2} + s \omega_{1} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{IN}}}{1 + \frac{10^{4}}{R_{O}}} \right] + 0.1 \omega_{1} \omega_{2} (30) \qquad R_{Q} = \frac{10^{4}}{\frac{Q}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}}} \left(1.1 + \frac{2 \times 10^{3}}{R_{IN}} \right) - 1$$
(35)



^{*}External components

FIGURE 12. Inverting Input, Any Q

d) Differential input (Figure 13) transfer function equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left(\frac{2 \times 10^{3}}{R_{IN2}}\right)}{\Delta}$$
 (high pass) (36)

$$\frac{e_b}{e_{IN}} = \frac{-s \,\omega_1 \left(\frac{2 \times 10^3}{R_{IN2}}\right)}{\Delta} \quad \text{(band pass)} \qquad (37)$$

$$\frac{eQ}{e_{IN}} = \frac{\omega_1 \omega_2 \left(\frac{2 \times 10^3}{R_{IN2}}\right)}{\Delta}$$
 (low pass) (38)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}$$
, $\omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$

where

$$\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{2 \times 10^3}{R_{\text{IN2}}}}{1 + \frac{10^4}{R_{\text{O}}} + \frac{10^4}{R_{\text{IN1}}}} \right] + 0.1 \omega_1 \omega_2 (39)$$

$$\omega_0 = \sqrt{0.1 \,\omega_1 \,\omega_2} \tag{40}$$

$$Q = \begin{bmatrix} 1 + \frac{10^4}{RQ} + \frac{10^4}{RIN1} \\ \frac{2 \times 10^3}{RIN2} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$
 (4)

$$R_{Q} = \frac{10^{4}}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}} \left(1.1 + \frac{2 \times 10^{3}}{R_{IN2}}\right) - 1 - \frac{10^{4}}{R_{IN1}}$$
 (42)




FIGURE 13. Differential Input

Appendix (Continued)

e) Notch filter (Figure 14) transfer function equations

$$\frac{e_{n}}{e_{IN}} = \frac{(s^{2} + \omega_{z}^{2}) \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{4}} + \frac{R_{IN}}{R_{Q}}} \right] \frac{R_{g}}{R_{h}}}{s^{2} + s \omega_{1} \left[\frac{1.1}{1 + \frac{10^{4}}{R_{Q}} + \frac{10^{4}}{R_{IN}}} \right] + 0.1 \omega_{1}\omega_{2}}$$
(45)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}, \ \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}, \omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$\omega_z = \omega_0 \sqrt{\frac{10 R_h}{R_L}}$$

$$\frac{e_{\text{I}}}{e_{\text{I}N}}\Big|_{s \to 0} = \frac{11}{\left(1 + \frac{R_{\text{I}N}}{10^4} + \frac{R_{\text{I}N}}{R_{\text{Q}}}\right)} \frac{R_{\text{g}}}{R_{\text{L}}} \text{ (DC gain) (46)}$$

$$\frac{e_n}{e_{IN}} \left|_{s \to \infty} = \frac{1.1}{\left(1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_Q}\right)} \frac{R_g}{R_h} \text{ (high freq. gain) (47)}$$

$$\frac{e_{\mathsf{N}}}{e_{\mathsf{IN}}} \bigg|_{\omega = \omega_{\mathsf{Z}}} = 0 \tag{48}$$




FIGURE 14. Notch Filter Using an External Amplifier

Appendix (Continued)

j) Input notch filter (Figure 15) transfer function equa-

$$\omega_Z = \omega_0 \sqrt{\frac{R_{f2} \cdot 220 \times 10^{-12}}{R_Z C_Z}}, \omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$
 (50)


$$\frac{e_{IN}}{e_{n}} = -\frac{\frac{C_{Z}}{220 \times 10^{-12}} \left[s^{2} + \omega_{Z}^{2}\right]}{s^{2} + s \omega_{1} \left[\frac{1.1 \text{ RQ}}{10^{4} + \text{RQ}}\right] + \omega_{0}^{2}}$$

$$(49) \quad \frac{e_{n}}{e_{IN}} \mid_{\omega \to 0} = \frac{-\text{RF2}}{\text{Rz}}$$

49)
$$\frac{e_n}{e_{1N}}\Big|_{\omega\to 0} = \frac{-R_{F2}}{R_Z}$$
 (51)

$$\omega_1 = \frac{1012}{R_{f1} \cdot 220}, \ \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$$

$$\frac{e_{\text{n}}}{e_{\text{IN}}}\Big|_{\omega \to \infty} = -\frac{C_{\text{Z}}}{220 \times 10^{-12}}$$
 (52)



*External components

FIGURE 15. Input Notch Filter Using 3 Amplifiers

g) All pass (Figure 16) transfer function equations are:

$$\frac{e_{0}}{e_{1N}} = -\begin{bmatrix} s^{2} - s \, \omega_{1} & \frac{1.1}{2 + \frac{R_{1N}}{R_{0}}} & + \, \omega_{0}^{2} \\ \frac{1.1}{2 + \frac{R_{1N}}{R_{0}}} & + \, \omega_{0}^{2} \\ \frac{1.1}{2 + \frac{R_{1N}}{R_{0}}} & + \, \omega_{0}^{2} \end{bmatrix}$$
(53)
$$\omega_{0} = \sqrt{0.1 \, \omega_{1} \omega_{2}}$$


$$\omega_{0} = \sqrt{0.1 \, \omega_{1} \omega_{2}}$$
Time delay at ω_{0} is $\frac{20}{\omega_{0}}$ seconds

$$Q = \begin{bmatrix} 2 + \frac{10^4}{R_Q} \\ 1.1 \end{bmatrix} \qquad \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$10^{12} \qquad 10^{12}$$
(54)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}, \, \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$



*External components

FIGURE 16. All Pass

Definition of Terms

A_{MAX}	Maximum pass band peak-to-peak ripple
AMIN	Minimum stop band loss
f _Z	Frequency of jw axis pole pair
f_{O}	Frequency of complex pole pair
Q	Quality of pole
f _C	Pass band edge
f_{S}	Stop band edge
Rf	Pole frequency determining resistance
Rz	Zero Frequency determining resistance
$R_{\mathbf{Q}}$	Pole quality determining resistance
fH	Frequency above center frequency at which the gain decreases by 3 dB for a band pass filter
fL	Frequency below center frequency at which the gain decreases by 3 dB for a band pass filter

Bibliography

- R.W. Daniels: "Approximation Methods for Electronic Filter Design", McGraw-Hill Book Co., New York, 1974
- G.S. Moschytz: "Linear Integrated Networks Design", Van Norstrand Reinhold Co., New York, 1975
- E. Christian and E. Eisenmann, "Filter Design Tables and Graphs", John Wiley & Sons, New York, 1966
- A.I. Zverev, "Handbook of Filter Synthesis", John Wiley & Sons, New York, 1967



AF151 Dual Universal Active Filter


General Description


The AF151 consists of 2 general purpose state variable active filters in a single package. By using only 4 external resistors for each section, various second order functions may be formed. Low pass, high pass and band pass functions are available simultaneously at separate outputs. In addition, there are 2 uncommitted operational amplifiers which are available for buffering or for forming all pass and notch functions. Any of the classical filter configurations, such as Butterworth, Bessel, Cauer and Chebyshev can be easily formed.

Features

- Independent Q, frequency and gain adjustment
- Very low sensitivity to external component variation
- Separate low pass, high pass and band pass outputs
- Operation to 10 kHz
- Q range to 500
- Wide power supply range—±5V to ±18V
- Accuracy—±1%
- Fourth order functions in one package

Circuit Diagrams





Ceramic Dual-In-Line Package HY24A AF151-1CJ AF151-2CJ

Absolute Maximum Ratings

Supply Voltage
Power Dissipation
Differential Input Voltage
Output Short-Circuit Duration (Note 1)
Operating Temperature
Storage Temperature
Lead Temperature (Soldering, 10 seconds)

900 mW/Package ±36V Infinite -25°C to +85°C -25°C to +100°C 300°C

±18V

Electrical Characteristics (Complete Active Filter)

Specifications apply for $V_S = \pm 15V$ and over $-25^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified. (Specifications apply for each section).

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Range	f _C x Q ≤ 50,000			10k	Hz
Q Range	$f_{c} \times O \le 50,000$			500	Hz/Hz
fo Accuracy					
AF151-1C	$f_{c} \times Q \le 10,000, T_{A} = 25^{\circ}C$			±2.5	%
AF151-2C	$f_C \times Q \le 10,000, T_A = 25^{\circ}C$			±1.0	%
fo Temperature Coefficient			±50	±150	ppm/°C
Q Accuracy	$f_{\rm C} \times \Omega \le 10,000, T_{\rm A} = 25^{\circ}{\rm C}$			±7.5	%
Q Temperature Coefficient			±300	±750	ppm/°C
Power Supply Current	V _S = ±15V		2.5	4.5	, mA

Electrical Characteristics (Internal Op Amp) (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		1.0	6.0	mV
Input Offset Current			4	50	nA
Input Bias Current			30	200	nA
Input Resistance			2.5		МΩ
Large Signal Voltage Gain	$R_L \ge 2k$, $V_{OUT} = \pm 10V$	25	160	,	V/mV
Output Voltage Swing	R _L = 10 kΩ	±12	±14		V .
	$R_L = 2 k\Omega$	±10	±13		V
Input Voltage Range		±12			V
Common-Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	77	96		· dB
Output Short-Circuit Current			25		mA
Slew Rate (Unity Gain)			0.6		V/μs
Small Signal Bandwidth			1		MHz
Phase Margin			60	-	Degrees

Note 1: Any of the amplifiers can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ}C$.

Applications Information

The AF151 consists of 2 identical filter sections and 2 uncommitted op amps. The op amps may be used for buffering inputs and outputs, summing amplifiers (for notch filter generation), adjusting gain through the filter sections, additional passive networks to create higher order filters, or simply used elsewhere in the user's system.

The design equations given apply to both sections; however, for clarity, only the pin designations for section 1 will be shown in the examples and discussion.

See the AF100 data sheet for additional information on this type of filter.

The design equations assume that the user has knowledge of the frequency and Q values for the particular design to be synthesized. If this is not the case, various references and texts are available to help the user in determining these parameters. A bibliography of recommended texts can also be found in the AF100 data sheet.

CIRCUIT DESCRIPTION AND OPERATION

A schematic of one section of the AF151 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system.

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a₁ and a₂ equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3s^2}{s^2 + \frac{\omega_o}{O}s + \omega_o^2}$$
 (high pass)

If the output is taken from the output of A2, numerator coefficients a₁ and a₃ equal zero and the transfer functions becomes:

$$T(s) = \frac{a_2s}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (band pass)

If the output is taken from the output of A3, numerator coefficients a3 and a2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (low pass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and all pass filter.

In the transfer function for a notch function a2 becomes zero, a1 equals ω_z^2 and a3 equals 1. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_o}{\Omega} s + \omega_o^2}$$
 (notch)

In the all pass transfer function $a_1 = \omega_0^2$, $a_2 = -\omega_0/\Omega$ and $a_3 = 1$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q} s + \omega_0^2}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (all pass)




FIGURE 1. AF151 Schematic (Section 1)

14

FREQUENCY CALCULATIONS

For operation above 200 Hz, the frequency of each section of the AF151 is set by 2 equal valued resistors. These resistors couple the output of the first op amp (pin 2) to the input of the second op amp (pin 1) and the output of the second op amp (pin 23) to the input of the third op amp (pin 22).

The value for Rf is given by:

$$R_{f} = \frac{50.33 \times 10^{6}}{f_{\Omega}} \Omega \tag{1}$$

For operation below 200 Hz, "T" tuning should be used as shown in Figure 3.

For this configuration,

$$R_S = \frac{R_T^2}{R_f - 2R_T} \tag{2}$$

where $R_{\mbox{\scriptsize T}}$ or $R_{\mbox{\scriptsize S}}$ can be chosen arbitrarily, once $R_{\mbox{\scriptsize f}}$ is found from equation 1.

Q CALCULATIONS

To set the Q of each section of the AF151, one resistor is required. The value of the Q setting resistor depends on the input connection (inverting or non-inverting) and the input resistance. Because the input resistance does affect the Q, it is often desirable to use one of the uncommitted op amps to provide a buffer between the signal source impedance and the input resistor used to set the Ω .

To determine which connection is required for a particular Q, arbitrarily select a value of R_{IN} (Figure 4) and calculate Q_{MIN} according to equation 3.

$$Q_{MIN} = \frac{1 + \frac{10^5}{R_{IN}}}{3.48}$$
 (3)

If the Q required for the circuit is greater than Q_{MIN} , use equation 4 to calculate the value of R_Q and the connection shown in *Figure 4*.

R_Q =
$$\frac{10^5}{3.48Q - 1 - \frac{10^5}{R_{IN}}}$$
(4)

If the Q required for the circuit is less than Q_{MIN}, use equation 5 to calculate the value of R_Q and the connection shown in *Figure 5*.

$$R_{Q} = \frac{10^{4}}{\frac{0.3162}{Q} \left(1 + \frac{10^{5}}{R_{IN}}\right) - 1.1}$$
 (5)

Both connections shown in *Figures 4 and 5* are "non-inverting" relative to the phase relationship between the input signal and the low pass output.

For any Q, equation 6 may be used with the "inverting" connection shown in *Figure 6*.

$$R_{Q} = \frac{10^{5}}{3.16 \, Q \left(1.1 + \frac{10^{4}}{R_{IN}}\right) - 1} \tag{6}$$




FIGURE 2. Frequency Tuning

FIGURE 3. "T" Tuning for Low Frequency

FIGURE 4. Connection for $Q > Q_{MIN}$




FIGURE 5. Connection for $Q < Q_{MIN}$




FIGURE 6. Connection for Any Q, Inverting

14

Applications Information (Continued)

NOTCH TUNING

When the low pass output and the high pass output are summed together, the result is a notch (Figure 7).




FIGURE 7. Notch Filter

The relationship between R_Lp , R_Hp , f_O and f_Z , the location of the notch, is given by equation 7.

$$R_{HP} = \left(\frac{f_z}{f_0}\right)^2 \frac{R_{LP}}{10} \tag{7}$$

Again, it is advantageous to use one of the uncommitted op amps to perform this summing function to prevent loading of this stage or the resistors $R_L p$ and $R_H p$ from effecting the Ω of subsequent stages. Resistor R can be used to set the gain of the filter section.

GAIN CALCULATIONS

The following list of equations will be helpful in calculating the relationship between the external components and various important parameters. The following definitions are use:

A_L — Gain from input to low pass output at DC A_H — Gain from input to high pass output at high

frequency

AB — Gain from input to band pass output at center frequency

For Figure 4:

$$A_{L} = \frac{11}{\Delta}$$

$$A_{H} = \frac{1.1}{\Delta}$$

$$-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)$$

$$\Delta = 1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}$$

For Figure 5:

$$A_{L} = \frac{11 + \frac{10^{5}}{R_{Q}}}{\Delta}$$

$$A_{H} = \frac{1.1 + \frac{10^{4}}{R_{Q}}}{\Delta}$$

$$A_{B} = -\frac{\left(1 + \frac{10^{5}}{R_{IN}}\right)}{\Delta}$$

$$\Delta = 1 + \frac{R_{IN}}{10^{5}}$$

For Figure 6:

$$A_{L} = -\frac{10^{5}}{R_{IN}}$$

$$A_{H} = -\frac{10^{4}}{R_{IN}}$$

$$A_{B} = \frac{\frac{10^{5}}{R_{IN}} \left(1 + \frac{10^{5}}{R_{Q}}\right)}{11 + \frac{10^{5}}{R_{IN}}}$$

For Figure 7:

At low frequency, when $f_0 < f_Z$, the gain to the output of the summing op amp is:

$$A_{L} = \frac{11\left(\frac{R}{R_{LP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{O}}\right)}$$

At high frequency, when $f_{\rm O}>f_{\rm Z}$, the gain to the output of the summing op amp is:

$$A_{H} = \frac{1.1 \left(\frac{R}{R_{HP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{O}}\right)}$$

At the notch, ideally the gain is zero (0).

TUNING TIPS

In applications where 2% to 3% accuracy is not sufficient to provide the required filter response, the AF151 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Ω determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the band pass output.

Before any tuning is attempted, the low pass cutput should be checked to see that the output is not clipping. At the center frequency of the section, the low pass output is 10 dB higher than the band pass output and 20 dB higher than the high pass. This should be kept in mind because if clipping occurs, the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting resistor R_f , center frequency of a section can be adjusted. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

Q Tuning

The Q is tuned by adjusting the RQ resistor. To tune the Q correctly, the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will "see" to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_{L} , and the upper 3 dB (45°) frequency, f_{H} , can be calculated by the following equations:

$$f_H = \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^2 + 1}\right) \times (f_0)$$

where fo = center frequency

$$f_L = \left(\sqrt{\left(\frac{1}{2Q}\right)^2 + 1} - \frac{1}{2Q}\right) \times (f_0)$$

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair, the notch can be tuned by adjusting the ratio of the summing resistors (low pass/high pass summing).

In either case, the signal is connected to the input and the proper resistor is adjusted for a null at the output.

TUNING PROCEDURE

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the low pass output.

Adjust the R_f resistor until the phase shift between input and band pass output is 180° or $0^\circ,$ depending upon the connection.

. Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning (Notch Tuning)

Set the oscillator output to the zero frequency and tune one of the summing resistors for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.

DESIGN EXAMPLE

Assume 2 band pass filters are required to separate FSK data.

The gain through each filter is to be 10 V/V (20 dB).

Since the design is similar for both sections, only the first section design will be shown for the example.

(a) From equation 1

$$R_{f} = \frac{50.33 \times 10^{6}}{f_{0}} = \frac{50.33 \times 10^{6}}{800}$$

(b) Checking Q_{MIN} from equation 3, arbitrarily let $R_{IN} = 300k$.

$$Q_{MIN} = \frac{1 + \frac{10^5}{R_{IN}}}{3.48} = \frac{1 + \frac{10^5}{3 \times 10^5}}{3.48} = 0.383$$

Since the Q required for the design (Q = 40), is greater than Q_{MIN} , the circuit of *Figure 4* or *Figure 6* may be used. Arbitrarily we shall select the circuit of *Figure 4*.

(c) From equation 4, Ro is found to be


$$R_{Q} = \frac{10^{5}}{3.48\Omega - 1 - \frac{10^{5}}{R_{IN}}} = \frac{10^{5}}{(3.48)(40) - 1 - \frac{10^{5}}{3 \times 10^{5}}}$$
or $R_{Q} = 725\Omega$

(d) Calculate the center frequency gain for Figure 4.

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)} = \frac{-(1 + 137.9 + 0.333)}{(1 + 3.0 + 414)}$$

$$A_B = 0.333 \text{ V/V}$$

Since the gain at f_0 is 0.333 V/V, a gain of 10 V/V can be obtained by using the uncommitted operational amplifier with a gain of 30.03 as shown in *Figure 8*.






FIGURE 8. Dual Band Pass Filter

FIGURE 9. Telephone Multifrequency (MF) Band Pass Filter

FREQ	BW	fc	f1	Q1 & Q2	f2	RF1	RF2	RΩ
700	75	698.4	665.6	17	732.8	75.62k	68.68k	1.749k
900	75	898.7	865.8	21.8	932.9	58.13k	53.95k	1.354k
1100	75	1098.8	1065.7	26.7	1132.9	47.23k	44.43k	1.100k
1300	75	1298.9	1265.8	31.6	1332.9	39.76k	37.76k	926.2Ω
1500	75	1499.0	1465.8	36.4	1532.9	34.34k	32.83k	802.1Ω
1700	75	1699.1	1665.9	41.3	1733.0	30.21k	29.04k	705.6Ω





FIGURE 10. MF Tone Receiver



Applications Information (Continued) AF151 2209 4072 Cutoff 2025 Hz Stop Band Edge 1270 Hz Band Pass Ripple 1.5 dB Rejection 59 dB 2049.6 Hz f_c1 Q1 f_{c2} Q2 2934.8 Hz 8.21 1.75 24.45k f_{z1} 1216.9 Hz 803.3 Hz 7206 Hz

FIGURE 12. High Pass Low Speed Asynchronous FSK Modem Filter

Standard Resistance Values are obtained from the Decade Table by multiplying by multiples of 10. As an example,1.33 can represent 1.33Ω , 133Ω , $1.33 k\Omega$

Standard 5% and 2% Resistance Values

онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	OHMS	OHMS	OHMS	MEGOHMS	
10	27	68	180	470	1,200	3,300	8,200	22,000	56,000	150,000	0.24	0.62
11	30	75	200	510	1,300	3,600	9,100	24,000	62,000	160,000	0,27	0.68
12	33	82	220	560	1,500	3,900	10,000	27,000	68,000	180,000	0.30	0.75
13	36	91	240	620	1,600	4,300	11,000	30,000	75,000	200,000	0.33	0.82
15	39	100	270	680	1,800	4,700	12,000	33,000	82,000	220,000	0.36	0.91
16	43	110	300	750	2,000	5,100	13,000	36,000	91,000		0.39	1.0
18	47	120	330	820	2,200	5,600	15,000	39,000	100,000		0.43	1.1
20	51	130	360	910	2,400	6,200	16,000	43,000	110,000		0.47	1.2
22	56	150	390	1,000	2,700	6,800	18,000	47,000	120,000	,	0.51	1.3
24	62	160	430	1,100	3,000	7,500	20,000	51,000	130,000		0.56	1.5

1.00	1.21	1.47	1.78	2.15	2.61	3.16	3.83	4.64	5.62	6.81	8.25
1.02	1.24	1.50	1.82	2.21	2.67	3.24	3.92	4.75	5.76	6.98	8.45
1.05	1.27	1.54	1.87	2.26	2.74	3.32	4.02	4.87	5.90	7.15	8.66
1.07	1.30	1.58	1.91	2.32	2.80	3.40	4.12	4.99	6.04	7.32	8.87
1.10	1.33	1.62	1.96	2.37	2.87	3.48	4.22	5.11	6.19	7.50	9.09
1.13	1.37	1.65	2.00	2.43	2.94	3.57	4.32	5.23	6.34	7.68	9.31
1.15	1.40	1.69	2.05	2.49	3.01	3.65	4.42	5.36	6.49	7.87	9.53
1.18	1.43	1.74	2.10	2.55	3.09	3.74	4.53	5.49	6.65	8.06	9.76





AF160 Universal Wideband Active Filter

General Description

The AF160 state variable active filter is a general second order lumped RC network. Only four external resistors program the AF160 for specific second order functions. Lowpass, highpass, and bandpass functions are available simultaneously at separate outputs. Notch and allpass functions are available by summing the outputs in the uncommitted output summing amplifier. Higher order systems are realized by cascading AF160 active filters with appropriate programming resistors.

Any of the classical filter configurations, such as Butterworth, Bessel, Cauer, and Chebyshev can be formed. The AF160 is pin compatible with the AF100J.

Features

- Military or commercial specification
- Independent Q, frequency, gain adjustments
- Low sensitivity to external component variation
- Separate lowpass, highpass, bandpass outputs
- Inputs may be differential, inverting, or non-inverting
- Allpass and notch outputs may be formed using uncommitted amplifier
- Operates to 40 kHz
- Q range to 500
- Power supply range


 $\pm 5.0 \, \text{V} \, \text{to} \pm 18 \, \text{V}$

Frequency accuracy

±1% unadjusted

- Q frequency product ≤ 200,000
- BiFET™ input amplifier, pin compatible with AF100J

Connection Diagram



Ceramic Dual-In-Line Package Order Numbers AF160-1CJ, AF160-2CJ NS Package Number HY13A

Absolute Maximum Ratings

Supply Voltage

±18V

Power Dissipation

900 mW/Package (500 mW/Amp)

Differential Input Voltage

Output Short Circuit Duration (Note 1)

±36 V

Infinite

Lead Temperature (Soldering, 10 seconds)

300°C

Operating Temperature

AF160-1CJ, AF160-2CJ, AF160-1CG,

AF160-2CG

-25°C to +85°C

AF160-1G, AF160-2G

-55°C to +125°C

Storage Temperature

AF160-2CJ

AF160-1G, AF160-2G

-65°C to +125°C

AF160-1CG, AF160-2CG, AF160-1CJ,

-25°C to +100°C

Electrical Characteristics (Complete Active Filter) (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Range	f _C x Q ≤ 200,000			100k	Hz
Q Range	f _C x Q ≤ 200,000			500	Hz/Hz
f _O Accuracy AF160-1, AF160-1C AF160-2, AF160-2C	$f_C \times Q \le 40,000, T_A = 25^{\circ}C$ $f_C \times Q \le 40,000, T_A = 25^{\circ}C$			±2.5 ±1.0	% %
f _O Temperature Coefficient			±50	±150	ppm/°C
Q Accuracy	$f_C \times Q \le 40,000, T_A = 25^{\circ}C$			±7.5	%
Q Temperature Coefficient			±300	±750	ppm/°C
Power Supply Current	V _S = ±15V		7.2	11	mA

Electrical Characteristics (Internal Op Amp) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 10 \mathrm{k}\Omega$, $T_A = 25^{\circ}\mathrm{C}$		5	10	mV
Input Offset Current	$T_J = 25^{\circ}C$		25	100	pA
Input Bias Current			50	200	рА
Large Signal Voltage Gain	$R_L \geqslant 2k$, $V_{OUT} = \pm 10V$	25	100		V/mV
Output Voltage Swing	$R_L = 10 k\Omega$	±12	±13.5		V
Input Voltage Range		±11	+15/-12		V
Common Mode Rejection Ratio	$R_S \le 10 k\Omega$	70	100		dB
Supply Voltage Rejection Ratio	$R_S \leq 10 k\Omega$	70	100		dB
Slew Rate (Unity Gain)			13		V/μs
Small Signal Bandwidth			4		MHz

Note 1: Any of the amplifiers can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted, as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for V_S = ±15V, over -25°C to +85°C for the AF160-1C and AF160-2C and over -55°C to +125°C for the AF160-1 and AF160-2, unless otherwise specified.

Note 3: Specifications apply for $V_S = \pm 15 V$, $T_A = 25^{\circ} C$.

Applications Information




FIGURE 1. AF160 Schematic

CIRCUIT DESCRIPTION AND OPERATION

A schematic of the AF160 is shown in Figure 1. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients \mathbf{a}_1 and \mathbf{a}_2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{\Omega} s + {\omega_0}^2}$$
 (highpass)

If the output is taken from the output of A2, numerator coefficients a_1 and a_3 equal zero and the transfer function becomes:

$$T(s) = \frac{a_2 s}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (bandpass)

If the output is taken from the output of A3, numerator coefficients a_3 and a_2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{O}s + {\omega_0}^2}$$
 (Iowpass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and allpass filter.

In the transfer function for a notch function a_2 becomes zero, a_1 equals 1, and a_3 equals ω_z^2 . The transfer function becomes:

$$\hat{T}(s) = \frac{s^2 + \omega_Z^2}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (notch)

In the allpass transfer function $a_1 = 1$, $a_2 = -\omega_0/Q$ and $a_3 = \omega_0^{-2}$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q}s + {\omega_0}^2}{s^2 + \frac{\omega_0}{Q}s + {\omega_0}^2}$$
 (all pass)

COMMON CONFIGURATIONS

The specific transfer functions for some of the most useful circuit configurations using the AF160 are illustrated in *Figures 2 through 8*. Also included are the gain equations for each transfer function in the frequency band of interest, the Q equation, center frequency equation and the Q determining resistor equation.




FIGURE 2. Non-inverting Input ($Q > Q_{MIN}$, See Q Tuning Section)

a) Non-inverting input (Figure 2) transfer equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R\Omega}} \right]}{\Delta} \qquad \text{(highpass)}$$

$$\frac{e_{b}}{e_{IN}} = \frac{s \omega_{1} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R\Omega}} \right]}{\Delta} \qquad \text{(bandpass)}$$

$$\frac{e_{Q}}{e_{IN}} = \omega_{1} \omega_{2} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R\Omega}} \right] \qquad \text{(lowpass)}$$

$$\omega_{1} = \frac{10^{9}}{R_{E1}} \qquad \omega_{2} = \frac{10^{9}}{R_{E2}}$$

where

$$\Delta = s^{2} + s \left[\frac{1.1}{1 + \frac{10^{5}}{R\Omega} + \frac{10^{5}}{R_{IN}}} \right] \omega_{1} + 0.1 \omega_{1} \omega_{2}$$

$$e_{g}$$
11

$$\frac{e_{\varrho}}{e_{IN}} \bigg|_{s \to 0} = \frac{11}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}\right)}$$

$$\frac{e_h}{e_{IN}}\bigg|_{s\to\infty} = \frac{1.1}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}\right)}$$

$$\frac{e_b}{e_{1N}}\bigg|_{\omega = \omega_0} = -\frac{\left(1 + \frac{10^5}{RQ} + \frac{10^5}{R_{1N}}\right)}{\left(1 + \frac{R_{1N}}{10^5} + \frac{R_{1N}}{RQ}\right)}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$Q = \left(\frac{1 + \frac{10^5}{R_{1N}} + \frac{10^5}{RQ}}{1.1}\right) \sqrt{0.1 \left(\frac{\omega_2}{\omega_1}\right)}$$

$$RQ = \frac{10^5}{\sqrt{0.1 \frac{\omega_2}{\omega_1}} - 1 - \frac{10^5}{R_{IN}}}$$




FIGURE 3. Non-Inverting Input (Q < Q_{MIN}, See Q Tuning Section)

b) Non-inverting input (Figure 3) transfer equations are:

$$\frac{e_{h}}{e_{lN}} = \frac{s^{2} \left[\frac{1.1 + \frac{10^{4}}{RQ}}{1 + \frac{R_{lN}}{10^{5}}} \right]}{\Delta}$$

(highpass)

$$\frac{-s \omega_1}{e_{\text{IN}}} = \frac{-s \omega_1}{\Delta} \left[\frac{1.1 + \frac{10^4}{\text{RO}}}{1 + \frac{R_{\text{IN}}}{10^5}} \right]$$

(bandpass)

$$\frac{e_{\ell}}{e_{IN}} = \frac{\omega_1 \omega_2}{\left[\begin{array}{c} 1.1 + \frac{10^4}{RO} \\ \\ 1 + \frac{R_{IN}}{10^5} \end{array}\right]}{\Delta}$$

(lowpass)

$$\omega_1 = \frac{10^9}{R_{E1}}$$
 $\omega_2 = \frac{10^9}{R_{E2}}$

where

$$\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{10^4}{RQ}}{1 + \frac{10^5}{R_{IIN}}} \right] + 0.1 \omega_1 \omega_2$$

$$\frac{e_{\hat{x}}}{e_{IN}}\bigg|_{s\to 0} = \frac{1.1 + \frac{10^4}{RQ}}{0.1 \left(1 + \frac{R_{IN}}{10^5}\right)}$$

$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = \frac{1.1 + \frac{10^4}{RQ}}{1 + \frac{R_{IN}}{10^5}}$$

$$\frac{e_{b}}{e_{IN}} \begin{vmatrix} = -\frac{1 + \frac{10^{5}}{R_{IN}}}{R_{IN}} \\ \omega = \omega_{0} & 1 + \frac{R_{IN}}{1$$

$$\omega_0 = \sqrt{0.1 \; \omega_1 \omega_2}$$

$$Q = \begin{bmatrix} 1 + \frac{10^5}{R_{1N}} \\ \frac{1}{1.1 + \frac{10^4}{RQ}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

RQ =
$$\frac{10^4}{\left(1 + \frac{10^5}{R_{1N}}\right) \left(\frac{\sqrt{0.1 \frac{\omega_2}{\omega_1}}}{.Q}\right) - 1.1}$$




FIGURE 4. Inverting Input

c) Inverting input (Figure 4) transfer function equations

$$\frac{e_h}{e_{IN}} = \frac{-s^2 \frac{10^4}{R_{IN}}}{\Delta}$$

$$\frac{e_b}{e_{IN}} = \frac{s \omega_1 \frac{10^4}{R_{IN}}}{\Delta}$$

(bandpass)

$$\frac{e_{\varrho}}{e_{IN}} = \frac{-\omega_1 \, \omega_2 \, \frac{10^4}{R_{IN}}}{\Delta}$$

(lowpass)

$$\omega_1 = \frac{10^9}{R_{E1}}$$
 $\omega_2 = \frac{10^9}{R_{E2}}$

$$\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{10^4}{R_{1N}}}{1 + \frac{10^5}{R_{Q}}} \right] + 0.1 \omega_1 \omega_2$$

$$\frac{e_{\ell}}{e_{1N}}\Big|_{1\rightarrow0} = -\frac{10^5}{R_{1N}}$$

(lowpass)

$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = -\frac{10^4}{R_{IN}}$$

$$\frac{e_{\rm b}}{e_{\rm IN}} \bigg|_{\omega = \omega_0} = \frac{\frac{10^4}{R_{\rm IN}} \left(1 + \frac{10^5}{RQ}\right)}{1.1 + \frac{10^4}{R_{\rm IN}}} \quad \text{(bandpass)}$$

$$\omega_0 = \sqrt{0.1\; \omega_1 \omega_2}$$

$$Q = \left[\begin{array}{c} 1 + \frac{10^5}{RQ} \\ \hline 1.1 + \frac{10^4}{R_{IN}} \end{array} \right] \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$RQ = \frac{10^5}{\frac{Q}{\sqrt{0.1 \frac{\omega_2}{\omega_1}}} \left(1.1 + \frac{10^4}{R_{IN}}\right) - 1}$$




FIGURE 5. Differential Input

d) Differential input (Figure 5) transfer function equa-

$$\frac{e_h}{e_{IN}} = \frac{s^2}{\frac{10^4}{R_{IN2}}}$$
 (highpass)

$$\frac{e_b}{e_{IN}} = \frac{-s \omega_1}{R_{IN2}} \frac{10^4}{R_{IN2}}$$
 (bandpass)

$$\frac{e_{\varrho}}{e_{\text{IN}}} = \frac{\omega_1 \, \omega_2}{\frac{10^4}{R_{\text{IN2}}}} \qquad \qquad \text{(lowpass)}$$

$$\omega_1 = \frac{10^9}{R_{F1}} \qquad \qquad \omega_2 = \frac{10^9}{R_{F2}}$$

where
$$\Delta = s^2 + s \ \omega_1 \left[\begin{array}{c} \frac{1.1 + \dfrac{10^4}{R_{1N2}}}{1 + \dfrac{10^5}{RQ} + \dfrac{10^5}{R_{1N1}}} \end{array} \right] + 0.1 \ \omega_1 \ \omega_2$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$$

$$Q = \begin{bmatrix} 1 + \frac{10^5}{RQ} + \frac{10^5}{R_{IN1}} \\ \frac{1}{1.1 + \frac{10^4}{R_{IN2}}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$R\dot{Q} = \frac{10^5}{\frac{Q}{\sqrt{0.1 \frac{\omega_2}{\omega_1}}} \left(1.1 + \frac{10^4}{R_{\rm IN2}}\right) - 1 - \frac{10^5}{R_{\rm IN1}}$$




FIGURE 6. Output Notch Using All Four Amplifiers

e) Output notch (Figure 6) transfer function equations are:

re:
$$\frac{e_n}{e_{IN}} = \frac{(s^2 + \omega_Z^2)}{s^2 + s \omega_1} \left[\frac{\frac{1.1}{1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}}}{\frac{1.1}{1 + \frac{10^5}{RQ} + \frac{10^5}{R_{IN}}}} \right] + 0.1 \omega_1 \omega_2$$
$$\omega_1 = \frac{10^9}{R_{F1}} \qquad \omega_2 = \frac{10^9}{R_{F2}} \qquad \omega_0 = \sqrt{0.1 \omega_1 \omega_2}$$

$$\omega_z = \omega_0 \sqrt{\frac{10 R_h}{R_Q}}$$

$$\left. \begin{array}{c} e_n \\ e_{IN} \\ \\ s \to 0 \end{array} \right|_{s \to 0} = \frac{11}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}\right)} \; \frac{R_g}{R_{\ell}}$$

$$\frac{e_n}{e_{IN}}\bigg|_{s\to\infty} = \frac{1.1}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{R_0}\right)} \frac{R_g}{R_h}$$

$$\frac{e_n}{e_{1N}}\Big|_{(x)=(x)=0}$$




FIGURE 7. Input Notch Using Three Amplifiers

j) Input notch (Figure 7) transfer function equations are:

$$\frac{e_{n}|}{e_{1N}} = \frac{C_{Z}}{10^{-9}} \left[s^{2} + \omega_{Z}^{2} \right]$$

$$s^{2} + s \omega_{1} \left[\frac{1.1 \text{ RQ}}{10^{5} + \text{RQ}} \right] + \omega_{0}^{2}$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$

$$\omega_{Z} = \omega_{0} \sqrt{\frac{RF2 \times 10^{-9}}{R_{Z} C_{Z}}} \qquad \omega_{0} = \sqrt{0.1 \omega_{1} \omega_{2}}$$

$$\frac{e_n}{e_{1N}}\Big|_{(x)\to 0} = -\frac{R_{F2}}{R_Z}$$

$$\frac{e_n}{e_{1N}}\Big|_{(1)\to\infty} = -\frac{C_z}{10^{-9}}$$




FIGURE 8. Allpass

g) Allpass (Figure 8) transfer function equations are:

$$\frac{e_{o}}{e_{IN}} = -\left[\frac{s^{2} - s \omega_{1}}{2 + \frac{R_{IN}}{RQ}} + \omega_{0}^{2} \right]$$

$$\frac{1.1}{s^{2} + s \omega_{1}} \left[\frac{1.1}{2 + \frac{R_{IN}}{RQ}} + \omega_{0}^{2} \right]$$

$$Q = \frac{2 + \frac{10^5}{RQ}}{1.1} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$$

Time delay at $\omega_0 = \frac{2Q}{\omega_0}$ seconds

FREQUENCY TUNING

To tune the AF160 two resistors are required for frequencies between 200 Hz and 10 kHz. For lower frequencies "T" tuning or addition of external capacitors

is required. Using external capacitors allows the user to go as low in frequency as he desires, "T" tuning and external capacitors can be used together.

Two resistor tuning for 200 Hz to 10 kHz

$$R_f = \frac{50.33 \times 10^6}{f_0} \Omega$$





FIGURE 9. Resistive Tuning

GRAPH A. Resistive Tuning



"T" resistive tuning for $f_{\rm O}$ < 200 Hz

$$R_s = \frac{{R_t}^2}{{R_t} - 2R_t}$$

$$R_t < \frac{R_F}{2}$$





FIGURE 10. T Tuning

GRAPH B. "T" Tuning



RC tuning for $f_{\rm O}$ < 200 Hz

$$R_{f} = \frac{0.05033}{f_{o} (C + 1 \times 10^{-9})}$$





FIGURE 11. Low Frequency RC Tuning

Q TUNING

To tune the Q of an AF160 requires one resistor from pins 1 or 2 to ground. The value of the Q tuning resistor depends on the input connection and input resistance as well as the value of the Q. The Q of the unit is inversely proportional to resistance to ground at pin 1 and directly proportional to resistance to ground from pin 2.





Q

For $Q > Q_{MIN}$ in non-inverting mode:

$$RQ = \frac{10^5}{3.48Q - 1 - \frac{10^5}{R_{IN}}}$$





FIGURE 12. Q Tuning for $Q > Q_{MIN}$, Non-Inverting Input

14

GRAPH D. Q > Q_{MIN} , Non-Inverting Input



For $Q < Q_{MIN}$ in non-inverting mode:

$$RQ = \frac{10^4}{0.3162 \left(1 + \frac{10^5}{R_{IN}}\right)} - 1.1$$





FIGURE 13. Q Tuning for Q < Q $_{\mbox{\footnotesize{MIN}}},$ Non-Inverting Input

GRAPH E. Q < Q_{MIN}, Non-Inverting Input




For any Q in inverting mode:

$$RQ = \frac{10^{5}}{3.16Q \left(1.1 + \frac{10^{4}}{R_{1N}}\right) - 1}$$

$$Q = \frac{R_{NN}}{1}$$
AF180

FIGURE 14. Q Tuning Inverting Input

GRAPH F. Q Tuning, Inverting Input



NOTCH TUNING

Two methods to generate notches are the RC input and lowpass/highpass summing. The RC input method requires adding a capacitor and resistor connected to the two integrator inputs. The capacitor connects to "Int 1" and the resistor connects to "Int 2." The output summing requires two resistors connected to the lowpass and highpass output.

For input RC notch tuning:


INPUT O

$$R_{Z} = \frac{R_{F} \times 10^{-9}}{C_{Z}} \left(\frac{f_{O}}{f_{Z}}\right)^{2}$$

$$AF160$$

$$\frac{13}{C_{Z}} O OUTPUT$$

FIGURE 15, Input RC Notch



For output notch tuning:


$$R_{HP} = \left(\frac{f_Z}{f_Q}\right)^2 \frac{R_{LP}}{10}$$

$$AF160$$

$$LP$$

$$LP$$

FIGURE 16. Output Notch



TUNING TIPS

In applications where 2 to 3% accuracy is not sufficient to provide the required filter response, the AF160 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the bandpass (pin 13) output.

Before any tuning is attempted the lowpass (pin 7) output should be checked to see that the output is not clipping. At the center frequency of the section the lowpass output is 10 dB higher than the bandpass output and 20 dB higher than the highpass. This should be kept in mind because if clipping occurs the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting the resistance between pins 7 and 13 the center frequency of a section can be adjusted. If the input is through pin 1 the phase shift at center frequency will be 180° and if the input is through pin 2 the phase shift at center frequency will be 0°. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

"Q" Tuning

The "Q" is tuned by adjusting the resistance between pin 1 or 2 and ground. Low Q tuning resistors will be from pin 2 to ground (Q < 0.6). High Q tuning resistors will be from pin 1 to ground. To tune the Q correctly the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will see to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L, and the upper 3 dB (45°) frequency, f_H, can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^{2} + 1}\right) \times (f_{Q})$$

where fo = center frequency

$$f_L = \left(\sqrt{\left(\frac{1}{2Q}\right)^2 + 1} - \frac{1}{2Q}\right) \times (f_Q)$$

When adjusting the Q, set the signal source to either fH or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair the notch can be tuned by adjusting the ratio of the summing resistors (lowpass/highpass summing) or the input resistance (input RC).

In either case the signal is connected to the input and the proper resistor is adjusted for a null at the output.

Special Cases

When using the input RC notch the unit cannot be tuned through the normal input so an additional 100k resistor can be added at pin 1 and the unit can be tuned normally. Then the 100k input resistor should be grounded and the notch tuned through the normal RC input.

An alternative way of tuning is to tune using the Q resistor as the input. This requires the Q resistor be lifted from ground and connecting the signal source to the normally grounded end of the Q resistor. This has the problem that when the Q resistor is grounded after tuning, its value is decreased by the output impedance of the source. This technique has the advantage of not requiring an additional resistor.

TUNING PROCEDURE (See Figure 17)

Center Frequency Tuning

Set oscillator to center frequency desired for the filter. section, adjust amplitude and check that clipping does not occur at the lowpass output pin 5.

Adjust the resistance between pins 13 and 7 until the phase shift between input and bandpass output is 180°.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning

Set the oscillator output to the zero frequency and tune the zero resistor for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.




FIGURE 17. Filter Tuning Setup




FIGURE 18. Single Power Supply Connection Using Uncommitted Amplifier to Split Supply






FIGURE 19. Single Power Supply Connection Using Resistive Dividers







F_C = 989.3 Hz Q = 28.34 F_z = 1007.8 Hz

STAGE 2


FIGURE 20. 1010 Hz Notch-Telephone Holding Tone Reject Filter

FILTER DESIGN

Since most filter tables are in terms of a normalized lowpass prototype, the filter to be designed is usually reduced to a lowpass prototype. After the lowpass

transfer function is found, it is transformed to obtain the transfer function for the actual filter desired. *Graph I* shows the lowpass amplitude response which can be defined by four quantities.

GRAPH I. Lowpass Prototype Response



A_{MAX} = the maximum peak to peak ripple in the passband.

A_{MIN} = the minimum attenuation in the stopband.


f_c = the passband cutoff frequency.

f_S = the stopband start frequency.

By defining these four quantities for the lowpass prototype the normalized pole and zero locations and the Q (quality) of the poles can be determined from tables or by computer programs.

To obtain the lowpass prototype for the highpass filter (Graph J) A_{MAX} and A_{MIN} are the same as for the lowpass case but $f_C = 1/f_2$ and $f_S = 1/f_1$.

GRAPH J. Highpass Response




To obtain the lowpass prototype for a bandpass filter (Graph K) A_{MAX} and A_{MIN} are the same as for the lowpass case but

$$f_C = 1$$
 $f_S = \frac{f_5 - f_1}{f_4 - f_2}$

where $f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$ i.e. geometric symmetry

 $f_5 - f_1 = A_{MIN}$ bandwidth $f_4 - f_2 =$ Ripple bandwidth

GRAPH K. Bandpass Response




To obtain the lowpass prototype for the notch filter ($Graph\ L$) A_{MAX} and A_{MIN} are the same as for the lowpass case and

$$f_C = 1$$
 $f_S = \frac{f_5 - f_1}{f_4 - f_2}$

where

$$f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$$

GRAPH L. Notch Response



Normalized Lowpass Transformed To Un-Normalized Lowpass

The normalized lowpass filter has the passband edge normalized to unity. The un-normalized lowpass filter instead has the passband edge at $f_{\rm C}$. The normalized and un-normalized lowpass filters are related by the transformation $s=s\omega_{\rm C}$. This transforms the normalized passband edge s=j to the un-normalized passband edge $s=j\omega_{\rm C}$.

Normalized Lowpass Transformed To Un-Normalized Highpass

The transformation that can be used for lowpass to highpass is $S = \omega_C/s$. Since S is inversely proportional to s, the low frequency and high frequency responses are interchanged. The normalized lowpass $1/(S^2 + S/Q + 1)$ transforms to the un-normalized highpass

$$\frac{s^2}{s^2 + \frac{\omega_C}{Q}s + \omega_C^2}$$

Normalized Lowpass Transformed To Un-Normalized Bandpass

The transformation that can be used for lowpass to bandpass is S = $(s^2 + \omega_0^2)$ BWs where ω_0^2 is the center frequency of the desired bandpass filter and BW is the ripple bandwidth.

Normalized Lowpass Transformed To Un-Normalized Bandstop (Or Notch)

The bandstop filter has a reciprocal response to a bandpass filter. Therefore a bandstop filter can be obtained by first transforming the lowpass prototype to a highpass and then performing the bandpass transformation.

SELECTION OF TRANSFER FUNCTION

The selection of a function which approximates the shape of the response desired is a complicated process. Except in the simplest cases it requires the use of tables or computer programs. The form of the transfer function desired is in terms of the pole and zero locations. The most common approximations found in tables are Butterworth, Tschebycheff, Elliptic, and Bessel. The decision as to which approximation to use is usually a function of the requirements and system objectives. Butterworth filters are the simplest but have the disadvantage of requiring high order transfer functions to obtain sharp roll-offs.

The Tschebycheff function is a min/max approximation in the passband. This approximation has the property that it is equiripple which means that the error oscillates between maximums and minimums of equal amplitude in the passband. The Tschebycheff approximation, because of its equiripple nature, has a much steeper transition region than the Butterworth approximation.

The elliptic filter, also known as Cauer or Zolotarev filters, are equiripple in the passband and stopband and have a steeper transition region than the Butterworth or the Tschebycheff.

For a specific lowpass filter three quantities can be used to determine the degree of the transfer function: the maximum passband ripple, the minimum stopband attenuation, and the transition ratio (tr = $\omega_{\rm S}/\omega_{\rm C}$). Decreasing $A_{\rm MAX}$, increasing $A_{\rm MIN}$, or decreasing tr will increase the degree of the transfer function. But for the same requirements the elliptic filter will require the lowest order transfer function. Tables and graphs are available in reference books such as "Reference Data for Radio Engineers," Howard W. Sams & Co., Inc., 5th Edition, 1970 and Erich Christian and Egon Eisenmann, "Filter Design Tables and Graphs," John Wiley and Sons, 1966.

For specific transfer functions and their pole locations such text as Louis Weinberg, "Network Analysis and Synthesis," McGraw Hill Book Company, 1962 and Richard W. Daniels, "Approximation Methods for Electronic Filter Design," McGraw-Hill Book Company, 1974, are available.

DESIGN OF CASCADED MULTISECTION FILTERS

The first step in designing is to define the response required and define the performance specifications:

- 1. Type of filter: Lowpass, highpass, bandpass, notch, allpass
- 2. Attenuation and frequency response
- Performance
 Center frequency/corner frequency plus tolerance and stability

Insertion loss/gain plus tolerance and stability

Source impedance

Load impedance

Maximum output noise

Power consumption

Power supply voltage

Dynamic range

Maximum output level

Second step is to find the pole and zero location for the transfer function which meet the above requirements. This can be done by using tables and graphs or network synthesis. The form of the transfer function which is easiest to convert to a cascaded filter is a product of first and second order terms in these forms:


First Order Second Order
$$\frac{K}{s + \omega_{R}} = \frac{K}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
 (low pass)
$$\frac{Ks}{s^{2} + \omega_{0}} = \frac{Ks^{2}}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
 (highpass)
$$\frac{Ks}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}} = \frac{K(s^{2} + \omega_{2}^{2})}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
 (notch)
$$\frac{s^{2} - \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
 (all pass)

Each of the second order functions is realizable by tuning an AF160 stage. By cascading these stages the desired transfer function is realized.


CASCADING SECOND ORDER STAGES

The primary concern in cascading second order stages is to minimize the maximum difference in amplitude from input to output over the frequencies of interest. A computer program is probably required in very complicated cases but some general rules that can be used that will usually give satisfactory results are:

GRAPH M. Generalized Model Response



- 1. The highest "Q" pole pair should be paired with the zero pair closest in frequency.
- If highpass and lowpass stages are cascaded the lowpass sections should be the higher frequency and highpass sections the lower frequency.
- 3. In cascaded filters of more than two sections the first section should be the section with "Q" closest to 0.707 and then additional stages should be added in order of least difference between first stage Q and their Q.



Lowpass Elliptic Filter

$$F_{C} = 1$$

$$F_{S} = 1.3$$

$$A_{MAX} = 0.1 \text{ dB}$$

$$A_{MIN} = 40 \text{ dB}$$

$$N = 6$$

$$f_{O1} = 1.0415 \quad O_{1} = 7.88 \quad f_{Z1} = 1.329 \quad f_{Z}/f_{O} = 1.28 \quad \left(\frac{f_{Z}}{f_{O}}\right)^{2} = 1.63$$

$$f_{O2} = 0.9165 \quad O_{2} = 1.79 \quad f_{Z2} = 1.664 \quad f_{Z}/f_{O} = 1.82 \quad \left(\frac{f_{Z}}{f_{O}}\right)^{2} = 3.30$$

$$f_{O3} = 0.649 \quad O_{3} = 0.625 \quad f_{Z3} = 4.1285 \quad f_{Z}/f_{O} = 6.36 \quad \left(\frac{f_{Z}}{f_{O}}\right)^{2} = 40.5$$

$$R_{F1} = \frac{(503.3)}{f_{O1} \times f_{C}} \times 10^{5} \quad R_{F2} = \frac{(503.3)}{f_{O2} \times f_{C}} \times 10^{5} \quad R_{F3} = \frac{(503.3)}{f_{O3} \times f_{C}}$$
at 1000 Hz = f_C

$$R_{F1} = 48.3k \quad R_{F2} = 54.9k \quad R_{F3} = 77.6k$$







FIGURE 21. Lowpass Elliptic Filter Example








FIGURE 22. Switchable Filter Example: 500 Hz/1000 Hz Butterworth Lowpass







STAGE 2

F_C = 2.975 Hz
Q = 0.693
F_Z = 8.865 Hz

FIGURE 23. EEG Delta Filter-3 Hz Lowpass

FIGURE 25. Test Circuit Block Diagram

COMPUTER AIDED DESIGN EXAMPLE*

This design is an example of a 60 Hz notch filter. The response is to have the following specifications:

Maximum passband ripple 0.1 dB

Minimum rejection 35 dB

0.1 dB bandwidth 15 Hz max

-35 dB bandwidth 1.5 Hz min

The steps in the design of this filter are:

- 1. Design a lowpass "prototype" for the filter.
- 2. Transformation of the lowpass prototype into a notch filter design.
- Using the pole and zero locations found in step two calculate the value of the resistors required to build the filter.
- 4. Draw a schematic of filter using values obtained in step three.

PROGRAM NO. 1

RUN

THIS PROGRAM DESIGNS BUTTERWORTH CHEBYCHEFF OR ELLIPTIC NORMALIZED LOWPASS FILTERS
WHAT TYPE OF FILTER? B-C-E

ELLIPTIC

DO YOU KNOW THE ORDER OF THE FILTER? Y/N

? <u>N</u>O

INPUT FC,FS,AMAX,AMIN

? 1, 10, .1, 35

FC 1.000 FS 10.000 AMAX .100 AMIN 35.000 N 2.000 ATT AT FS -35.671

IS THIS SATISFACTORY ? Y/N

? YES

Z

14.124 (Line 1.3)

14

(ATTENUATION IN dB)

^{*}Computer programs shown are user interactive. Underlined copy is user input, non-underlined copy is computer response, and line indications in parenthesis are included for easy identification of data common to several programs.

PROGRAM NO. 2

(DETERMINES UN-NORMALIZED POLE + ZERO LOCATIONS OF FIRST SECTION) (DATA ENTERED FROM PROGRAM NO. 1)

RUN

WHAT TYPE FILTER BANDPASS OR NOTCH
? NOTCH

ENTER # OF POLE PAIRS? 1

ENTER # OF JW AXIS ZEROS? 1

ENTER'# OF REAL POLES? 0

ENTER # OF ZEROS AT ZERO? 0

ENTER # OF COMPLEX ZEROS? 0

ENTER # OF REAL ZEROS? 0

ENTER F & Q OF EACH POLE PAIR
7 1.823, .775 (FROM LINE 1.1 AND LINE 1.2)

ENTER VALUES OF JW AXIS ZEROS ? 14,124 (FROM LINE 1.3)

ENTER FREQUENCY SCALING FACTOR ? 1

ENTER THE # OF FILTERS TO BE DESIGNED

ENTER THE C.F. AND BW OF EACH FILTER ? 60, 15

OUTPUT OF PROGRAM NO. 2 TRANSFORMED POLE/ZERO LOCATIONS FIRST SECTION

POLE LOCATIONS CENTER FREQ.

Ω

56.93601 (From Line 2.3) 63.228877 (From Line 2.5)

11.31813 (From Line 2.4) 11.31813 (From Line 2.6)

JW AXIS ZEROS

59.471339 (From Line 2.1) 60.533361 (From Line 22

PROGRAM NO. 3 (CHECK OF FILTER RESPONSE USING PROGRAM NO. 2 DATA BASE)

RUN .

NUMERATOR (ZEROS)

A(I)S^2+R(I)S+Z(I)^2

1 0 59.471339 1 0 60.533361

(From Line 2.1)

0 60.533361 (From Line 2.2)

REAL POLE

2

COMPLEX POLE PAIRS

F Q 56.93601 11.31813

63.228877 11.31813

(From Lines 2.3 and 2.4) (From Lines 2.5 and 2.6)

RUN FREQUENCY NOR. GAIN (DB) PHASE DELAY NOR, DELAY FREQUENCY NOR. GAIN (DB) PHASE DELAY NOR. DELAY -47.102 .050801 40.000 032 347.69 .002275 5 847 169 60,600 169.17 108.232021 60.800 45.000 .060 342.20 .004107 8 749738 -33.650165.48 .051677 110.096278 -27.577 50.000 .100 330.70 .009983 21.268142 61.000 161.72 .052809 112.508334 -23.41855.000 -.795290.54 .046620 99.324027 61.200 157.87 054167 115.403169 -2.298136,234562 61.400 -20.198153.92 .055712 118.694436 56,000 270 61 .063945 57.000 -5.813245.51 .072894 155.299278 61.600 -17.554149.85 .057391 122.270086 61.800 -15.308.059136 125.989157 58.000 -12748220.19 .065758 140.096912 145.65 58.200 -14.740215.54 .063369 135,006390 62.000 -13.362141.33 .060869 129.681062 -6.557 140.559984 58,400 -17.032211.06 .060979 129.914831 63.000 118.23 065975 58.600 -19.722206.76 .058692 125.043324 64.000 -2.93695.30 .059402 126.556312 65.000 58.800 -22.983.056588 120.561087 -1.21576.38 .045424 96.774832 202.61 59.000 -27.172198.60 .054724 116.589928 66.000 -.46362.43 .032614 69.484716 67.000 -.13852.44 023498 50.062947 59.200 -33.235194.72 .053139 113.212012 59.400 -46.300 190.94 .051856 110.478482 70.000 .091 35.43 .010452 22.267368 75.000 085 .004250 59.600 -42.9097.24 .050888 108.417405 23.44 9.054574 59.800 -36.897 3.60 .050242 107.040235 80.000 .060 17.80 .002310 4.921727 60.00 -35.567360.00 .049916 106.346516 85.000 .043 14.50 .001460 3.110493 60.200 -36.887.049907 106.326777 90.000 .032 .001011 2.154297 356.41 12.31 60.400 -42.757352.81 .050206 106.963750

FC≈ 56 93601

PROGRAM NO. 4 DESIGN OF FIRST SECTION

>RUN
WHICH FILTER AF160 -J OR G ?
? J
WHAT TYPE OF FILTER SECTION? HIGHPASS-BANDPASS-LOWPASS-NOTCH-ALLPASS
? NOTCH
INPUT FC AND Q VALUES
? 56,93601, 11.31813 (FROM LINES 2.3 AND 2.4)
INPUT REAL POLE AND CAPACITOR VALUES IF NONE ENTER 0
? Q
INPUT ZERO LOCATION
? 59,471339 (FROM LINE 2.1)
ARE TUNING INSTRUCTIONS REQUIRED ?
? YES

TUNING INSTRUCTION

F(H-3DR) = 59.506798

PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 180 DEG. AT 56.93601 HZ. IF TUNING IS REQUIRED, RF2 FROM PINS 7 TO 13 SHOULD BE ADJUSTED. PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 135 DEG. AT 59.506798HZ. OR 225 DEG. AT 54.476284 HZ. IF TUNING IS REQUIRED RQ FROM 1 OR 2 TO GROUND SHOULD BE ADJUSTED GAIN AT PIN 11 AT 59.471339 SHOULD BE 0 IF NOT ADJUST RHP FROM PIN 3 TO 10 FOR NULL

O = 11.31813 E(1-3DR) = 54.476284

FC= 56.93601	Q= 11.31813	F(L-3DB) = 54.476284	F(H-3DB) = 59.506798
GAIN AT F⟩⟩ FC=	.00DB	•	
FUNCTION	EDOM	CONNECTION	VALUE OF EXTERNAL RESISTORS IN OHMS
R IN	FROM INPUT	TO 1	100000.000
RQ	1	GND	2675.931
RF1	3	14	883960.996
RF2	7	13	883960.996
RLP	5	10	100000.000
RHP	3	10	10910.418
RG	10	11	357910.697
÷V	٠.	4	
-V		12	
GND		9	•
GND		6	
OUTPUT	PIN 11		

FC= 63.228877

PROGRAM NO. 4 DESIGN OF SECOND SECTION

WHAT TYPE OF FILTER SECTION? HIGHPASS-BANDPASS-LOWPASS-NOTCH-ALLPASS ? NOTCH INPUT FC AND Q VALUES ? 63.228877, 11.31813 (FROM LINES 2.5 AND 2.6) INPUT REAL POLE AND CAPACITOR VALUES IF NONE ENTER 0 ? 0 INPUT ZERO LOCATION ? 60.533361 (FROM LINE 2.2) ARE TUNING INSTRUCTIONS REQUIRED ? YES


TUNING INSTRUCTION

PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 180 DEG. AT 63.228877 HZ. IF TUNING IS REQUIRED RF2 FROM PINS 7 TO 13 SHOULD BE ADJUSTED PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 135 DEG. AT 66.083802 HZ. OR 225 DEG. AT 60.497289 HZ. IF TUNING IS REQUIRED RQ FROM 1 OR 2 TO GROUND SHOULD BE ADJUSTED GAIN AT PIN 11 AT60.533361 SHOULD BE 0 IF NOT ADJUST RHP FROM PIN 3 TO 10 FOR NULL

Q= 11.31813 F(L-3DB) = 60.497289

F(H-3DB) = 66.083802

GAIN AT F ((FC=	.00DB		
FUNCTION	CONN	ECTION	VALUE OF EXTERNAL
RIN	FROM INPUT	TO: 1	RESISTORS IN OHMS 100000.000
RQ	1	GND	2675.931
RF1	3	14	795984.596
RF2	7.	13	795984.596
RLP	5	10	100000.000
RHP	3	10	9165.552
RG	10	11	328044.920
+V		. 4	
-v		12	•
GND		9	
GND		6	
OUTPUT	PIN 11		






FIGURE 26. Implementation of a 60 Hz Notch From Computer Calculations

DEFINITION OF TERMS

AMIN	Minimum stopband loss
fz	Frequency of jw axis pair
fo	Frequency of complex pole pair
Q	Quality of pole
fc	Passband edge
fs	Stopband edge
A _{HP}	Gain from input to highpass output
ABP	Gain from input to bandpass output
ALP	Gain from input to lowpass output
AAMP	Gain from input to output of amplifier
R _f	Pole frequency determining resistance
Rz	Zero Frequency determining resistance
R_{α}	Pole Quality determining resistance
f _H	Frequency above center frequency at which the gain decreases by 3 dB for a bandpass filter
fL	Frequency below center frequency at which the gain decreases by 3 dB for a bandpass filter
RW	The handwidth of a handpass filter

Order of the denominator of a transfer function

Maximum passband peak-to-peak ripple

BIBLIOGRAPHY:

R. W. Daniels: "Approximation Methods for Electronic Filter Design," McGraw-Hill Book Co., New York, 1974

G. S. Moschytz: "Linear Integrated Networks Design," Van Norstrand Reinhold Co., New York, 1975

E. Christian and E. Eisenmann, "Filter Design Tables and Graphs," John Wiley & Sons, New York, 1966

A. I. Zverev, "Handbook of Filter Synthesis," John Wiley & Sons, New York, 1967

Burr-Brown Research Corp., "Handbook of Operational Amplifier Design and Applications," McGraw-Hill Book Co., New York, 1971



Active Filters

PRELIMINARY

AF161 Dual Universal Active Filter

General Description

The AF161 consists of 2 general purpose state variable active filters in a single package. By using only 4 external resistors for each section, various second order functions may be formed. Low pass, high pass, and band pass functions are avaiable simultaneously at separate outputs. In addition, there are 2 uncommitted operational amplifiers which are available for buffering or for forming all pass and notch functions. Any of the classical filter configurations, such as Butterworth, Bessel, Cauer, and Chebyshev can be easily formed. The AF161 is pin compatible with the AF151.

BIFET is a trademark of National Semiconductor Corporation

Features

- Independent Q, frequency and gain adjustment
- Very low sensitivity to external component variation
- Separate low pass, high pass and band pass outputs
- Operation to 40 kHz
- Q range to 500
- Wide power supply range


±5.0 V to ±18 V


Accuracy

±1%

- Fourth order functions in one package
- BIFETTM input amplifiers, pin compatible with AF151J

Connection Diagram





Ceramic Dual-In-Line Package HY24A AF161-1CJ AF161-2CJ

Absolute Maximum Ratings

Supply Voltage ±18V Power Dissipation 900 mW/Package Differential Input Voltage ±36V Infinite Output Short-Circuit Duration (Note 1) Operating Temperature -25°C to +85°C -25°C to +100°C Storage Temperature Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics (Complete Active Filter)

Specifications apply for VS = ±15V and over -25°C to +85°C unless otherwise specified. (Specifications apply for each section).

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Range	f _C x Q ≤ 200,000			100k	Hz
Q Range	f _c x Q ≤ 200,000			500	Hz/Hz
f _o Accuracy AF161-1C AF161-2C	$f_{C} \times Q \le 40,000, T_{A} = 25^{\circ}C$ $f_{C} \times Q \le 40,000, T_{A} = 25^{\circ}C$			±2.5 ±1.0	% %
fo Temperature Coefficient			±50	±150	ppm/°C
Q Accuracy	$f_{C} \times Q \le 10,000, T_{A} = 25^{\circ}C$	ļ		±7.5	%
Q Temperature Coefficient			±300	±750	ppm/°C
Power Supply Current	V _S = ±15V	ļ	14.4	22	mA

Electrical Characteristics (Internal Op Amp) (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	R _S ≤ 10 kΩ @ 25°C		5	10	mV
Input Offset Current	. ,	1	25	100	pA
Input Bias Current			50	200	pA
Large Signal Voltage Gain	$R_L \ge 2k$, $V_{OUT} = \pm 10V$	25	100		V/mV
Output Voltage Swing	RL = 10 kΩ	±12	±13.5		v
Input Voltage Range		±11	+15/-12		V
Common-Mode Rejection Ratio	R _S ≤ 10 kΩ	70	100	i	dB
Supply Voltage Rejection Ratio	R _S ≤ 10 kΩ	70	100	*	dB
Slew Rate (Unity Gain)			13		V/μs
Small Signal Bandwidth		ļ	4		MHz

Note 1: Any of the amplifiers can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ}C$.

Applications Information

The AF161 consists of 2 identical filter sections and 2 uncommitted op amps. The op amps may be used for buffering inputs and outputs, summing amplifiers (for notch filter generation), adjusting gain through the filter sections, additional passive networks to create higher order filters, or simply used elsewhere in the user's system.

The design equations given apply to both sections; however, for clarity, only the pin designations for section 1 will be shown in the examples and discussion.

See the AF100 data sheet for additional information on this type of filter.

The design equations assume that the user has knowledge of the frequency and Q values for the particular design to be synthesized. If this is not the case, various references and texts are available to help the user in determining these parameters. A bibliography of recommended texts can also be found in the AF100 data sheet.

CIRCUIT DESCRIPTION AND OPERATION

A schematic of one section of the AF161 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system.

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_{\rm O}$$
 = $\sqrt{b_{1}}$ = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a₁ and a₂ equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3s^2}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (high pass)

If the output is taken from the output of A2, numerator coefficients a₁ and a₃ equal zero and the transfer functions becomes:

$$T(s) = \frac{a_2s}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (band pass)

If the output is taken from the output of A3, numerator coefficients a3 and a2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (low pass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and all pass filter.

In the transfer function for a notch function a2 becomes zero, a1 equals ω_z^2 and a3 equals 1. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_o}{\Omega} s + \omega_o^2}$$
 (notch)

In the all pass transfer function $a_1 = \omega_0^2$, $a_2 = -\omega_0/\Omega$ and $a_3 = 1$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_o}{Q} s + \omega_o^2}{s^2 + \frac{\omega_o}{Q} s + \omega_o^2}$$
 (all pass)




FIGURE 1. AF161 Schematic (Section 1)

FREQUENCY CALCULATIONS

For operation above 200 Hz, the frequency of each section of the AF161 is set by 2 equal valued resistors. These resistors couple the output of the first op amp (pin 2) to the input of the second op amp (pin 1) and the output of the second op amp (pin 23) to the input of the third op amp (pin 22).

The value for Rf is given by:

$$R_{f} = \frac{50.33 \times 10^{6}}{f_{o}} \Omega \tag{1}$$

For operation below 200 Hz, "T" tuning should be used as shown in Figure 3.

For this configuration,

$$R_S = \frac{R_T^2}{R_f - 2R_T} \tag{2}$$

where $R_{\mbox{\scriptsize T}}$ or $R_{\mbox{\scriptsize S}}$ can be chosen arbitrarily, once $R_{\mbox{\scriptsize f}}$ is found from equation 1.

Q CALCULATIONS

To set the Ω of each section of the AF161, one resistor is required. The value of the Ω setting resistor depends on the input connection (inverting or non-inverting) and the input resistance. Because the input resistance does affect the Ω , it is often desirable to use one of the uncommitted op amps to provide a buffer between the signal source impedance and the input resistor used to set the Ω .

To determine which connection is required for a particular Q, arbitrarily select a value of R_{IN} (Figure 4) and calculate Q_{MIN} according to equation 3.

$$Q_{MIN} = \frac{1 + \frac{10^5}{R_{IN}}}{3.48} \tag{3}$$

If the Q required for the circuit is greater than Q_{MIN} , use equation 4 to calculate the value of R_Q and the connection shown in Figure 4.

$$R_{Q} = \frac{10^{5}}{3.48Q - 1 - \frac{10^{5}}{R_{IN}}} \tag{4}$$


If the Q required for the circuit is less than $Q_{MIN},$ use equation 5 to calculate the value of R_Q and the connection shown in Figure 5.


$$R_{Q} = \frac{10^{4}}{\frac{0.3162}{Q} \left(1 + \frac{10^{5}}{R_{IN}}\right) - 1.1}$$
 (5)

Both connections shown in *Figures 4 and 5* are "non-inverting" relative to the phase relationship between the input signal and the low pass output.

For any Q, equation 6 may be used with the "inverting" connection shown in *Figure 6*.

$$R_{Q} = \frac{10^{5}}{3.16 \, Q \left(1.1 + \frac{10^{4}}{R_{IN}}\right) - 1} \tag{6}$$








FIGURE 2. Frequency Tuning

FIGURE 3. "T" Tuning for Low Frequency

FIGURE 4. Connection for Q > QMIN




FIGURE 5. Connection for $Q < Q_{\mbox{MIN}}$




FIGURE 6. Connection for Any Q, Inverting

14

NOTCH TUNING

When the low pass output and the high pass output are summed together, the result is a notch (Figure 7).




FIGURE 7. Notch Filter

The relationship between RLP, RHP, f_0 and f_z , the location of the notch, is given by equation 7.

$$R_{HP} = \left(\frac{f_z}{f_o}\right)^2 \frac{R_{LP}}{10} \tag{7}$$

Again, it is advantageous to use one of the uncommitted op amps to perform this summing function to prevent loading of this stage or the resistors RLP and RHP from effecting the Q of subsequent stages. Resistor R can be used to set the gain of the filter section.

GAIN CALCULATIONS

The following list of equations will be helpful in calculating the relationship between the external components and various important parameters. The following definitions are use:

frequency

AB - Gain from input to band pass output at center frequency

For Figure 4:

$$A_{L} = \frac{11}{\Delta}$$

$$A_{H} = \frac{1.1}{\Delta}$$

$$-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)$$

$$\Delta = 1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}$$

For Figure 5:
$$A_{L} = \frac{11 + \frac{10^{5}}{R_{Q}}}{\Delta}$$

$$A_{H} = \frac{1.1 + \frac{10^{4}}{R_{Q}}}{\Delta}$$

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{IN}}\right)}{\Delta}$$

$$\Delta = 1 + \frac{R_{IN}}{10^{5}}$$

For Figure 6:

$$A_{L} = -\frac{10^{5}}{R_{IN}}$$

$$A_{H} = -\frac{10^{4}}{R_{IN}}$$

$$A_{B} = \frac{\frac{10^{5}}{R_{IN}} \left(1 + \frac{10^{5}}{R_{O}}\right)}{11 + \frac{10^{5}}{R_{IN}}}$$

For Figure 7:

At low frequency, when $f_{\rm O} < f_{\rm Z}$, the gain to the output of the summing op amp is:

$$A_{L} = \frac{11\left(\frac{R}{R_{LP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)}$$

At high frequency, when $f_0 > f_z$, the gain to the output of the summing op amp is:

$$A_{H} = \frac{1.1 \left(\frac{R}{R_{HP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{O}}\right)}$$

At the notch, ideally the gain is zero (0).

TUNING TIPS

In applications where 2% to 3% accuracy is not sufficient to provide the required filter response, the AF161 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the band pass output.

Before any tuning is attempted, the low pass output should be checked to see that the output is not clipping. At the center frequency of the section, the low pass output is 10 dB higher than the band pass output and 20 dB higher than the high pass. This should be kept in mind because if clipping occurs, the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting resistor R_{f} , center frequency of a section can be adjusted. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

Q Tuning

The Q is tuned by adjusting the R_Q resistor. To tune the Q correctly, the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will "see" to obtain precise adjustment.

The lower $\overset{.}{3}$ dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{2\Omega} + \sqrt{\left(\frac{1}{2\Omega}\right)^{2} + 1}\right) \times (f_{0})$$

where fo = center frequency

$$f_L = \left(\sqrt{\left(\frac{1}{2Q}\right)^2 + 1} - \frac{1}{2Q}\right) \times (f_0)$$

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair, the notch can be tuned by adjusting the ratio of the summing resistors (low pass/high pass summing).

In either case, the signal is connected to the input and the proper resistor is adjusted for a null at the output.

TUNING PROCEDURE

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the low pass output.

Adjust the R_f resistor until the phase shift between input and band pass output is 180° or 0° , depending upon the connection.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning (Notch Tuning)

Set the oscillator output to the zero frequency and tune one of the summing resistors for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.

DESIGN EXAMPLE

Assume 2 band pass filters are required to separate FSK data.

The gain through each filter is to be 10 V/V (20 dB).

Since the design is similar for both sections, only the first section design will be shown for the example.

(a) From equation 1

$$R_{f} = \frac{50.33 \times 10^{6}}{f_{0}} = \frac{50.33 \times 10^{6}}{800}$$

(b) Checking Q_{MIN} from equation 3, arbitrarily let $R_{IN} = 300k$.

$$O_{MIN} = \frac{1 + \frac{10^5}{R_{IN}}}{3.48} = \frac{1 + \frac{10^5}{3 \times 10^5}}{3.48} = 0.383$$

Since the Q required for the design (Q = 40), is greater than Q_{MIN} , the circuit of *Figure 4* or *Figure 6* may be used. Arbitrarily we shall select the circuit of *Figure 4*.

(c) From equation 4, RQ is found to be


$$R_{Q} = \frac{10^{5}}{3.48Q - 1 - \frac{10^{5}}{R_{IN}}} = \frac{10^{5}}{(3.48)(40) - 1 - \frac{10^{5}}{3 \times 10^{5}}}$$
or $R_{Q} = 725\Omega$

(d) Calculate the center frequency gain for Figure 4.

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)} = \frac{-\left(1 + 137.9 + 0.333\right)}{\left(1 + 3.0 + 414\right)}$$

$$A_B = 0.333 \text{ V/V}$$

Since the gain at f_0 is 0.333 V/V, a gain of 10 V/V can be obtained by using the uncommitted operational amplifier with a gain of 30.03 as shown in *Figure 8*.






FIGURE 9. Telephone Multifrequency (MF) Band Pass Filter

FREQ	BW	f _c	f1	Q1 & Q2	f2	RF1	RF2	RQ
700	75	698.4	665.6	17	732.8	75.62k	68.68k	1.749k
900	75	898.7	865.8	21.8	932.9	58.13k	53.95k	1.354k
1100	75	1098.8	1065.7	26.7	1132.9	47.23k	44.43k	1.100k
1300	75	1298.9	1265.8	31.6	1332.9	39.76k	37.76k	926.2Ω
1500	75	1499.0	1465.8	36.4	1532.9	34.34k	32.83k	802.1Ω
1700	75	1699.1	1665.9	41.3	1733.0	30.21k	29.04k	705.6Ω





FIGURE 10. MF Tone Receiver






FIGURE 12. High Pass Low Speed Asynchronous FSK Modem Filter

Standard Resistance Values are obtained from the Decade Table by multiplying by multiples of 10. As an example, 1.33 can represent 1.33 Ω , 133 Ω , 1.33 k Ω , 1.33 k Ω , 1.33 k Ω .

Standard 5% and 2% Resistance Values

OHMS	онмѕ	онмѕ	OHMS	OHMS	онмѕ	онмѕ	онмѕ	онмѕ	OHMS	OHMS	MEGO	HMS
10	27	68	180	. 470	1,200	3,300	8,200	22,000	56,000	150,000	0.24	0.62
11	30	75	200	510	1,300	3,600	9,100	24,000	62,000	160,000	0.27	0.68
12	33	82	220	560	1,500	3,900	10,000	27,000	68,000	180,000	0.30	0.75
13	36	91	240	620	1,600	4,300	11,000	30,000	75,000	200,000	0.33	0.82
15	39	100	270	680	1,800	4,700	12,000	33,000	82,000	220,000	0.36	0.91
16	43	110	300	750	2,000	5,100	13,000	36,000	91,000		0.39	1.0
18	47	120	330	820	2,200	5,600	15,000	39,000	100,000	1	0.43	1.1
20	51	130	360	910	2,400	6,200	16,000	43,000	110,000	ì	0.47	1.2
22	56	150	390	1,000	2,700	6,800	18,000	47,000	120,000	1	0.51	1.3
24	62	160	430	1,100	3,000	7,500	20,000	51,000	130,000	1	0.56	1.5
	1	l	l	('	1 '		1	1			1	

Decade Table Determining 1/2% and 1% Standard Resistance Values

1.00	1.21	1.47	1.78	2.15	2.61	3.16	3.83	4.64	5.62	6.81	8.25
1.02	1.24	1.50	1.82	2.21	2.67	3.24	3.92	4.75	5.76	6.98	8.45
1.05	1.27	1.54	1.87	2.26	2.74	3.32	4.02	4.87	5.90	7.15	8.66
1.07	1.30	1.58	1.91	2.32	2.80	3.40	4.12	4.99	6.04	7.32	8.87
1.10	1.33	1.62	1.96	2.37	2.87	3.48	4.22	5.11	6.19	7.50	9.09
1.13	1.37	1.65	2.00	2.43	2.94	3.57	4.32	5.23	6.34	7.68	9.31
1.15	1.40	1.69	2.05	2.49	3.01	. 3.65	4.42	5.36	6.49	7.87	9.53
1.18	1.43	. 1.74	2.10	2.55	3.09	3.74	4.53	5.49	6.65	8.06	9.76





Section 15

Precision Networks

15



Precision Networks

RA201 Precision Instrumentation Amplifier Resistor Network

General Description


The RA201 is a family of precision instrumentation amplifier networks. This device, when combined with 3 operational amplifiers, provides a precision instrumentation amplifier with common-mode rejection up to 100 dB. All gain setting resistors are provided within the device. This feature assures excellent thermal tracking and thermal matching of all resistors. This network is manufactured using a high stability thin-film technology. Thin-film resistors provide tracking temperature coefficients of better than 5 ppm/° C. The thin-film resistors are laser trimmed to guarantee resistor matching to 0.05% for the RA201-2, and 0.1% for the RA201-1.

Other applications include process control interfacing and precision decade dividers.

Features

- Gain programmable
- Matching accuracies to 0.05%
- Matching temperature coefficient to 5 ppm/°C
- Absolute temperature coefficient to 80 ppm/°C
- Close thermal proximity of all resistors
- Standard dual-in-line package
- Low-cost

Connection Diagram




$R2 = 2.777 \dots k\Omega$
R3 = 25k
R4 = 25k
R5 ≈ 25k
R6 = 6.25k
R7 = 25k
$R8 = 252.525 \dots \Omega$
$R9 = 2.777 \dots k\Omega$
R10 = 25k
R11 = 25k
R12 = 25k

R13 = 6.25k R14 = 25k

 $R1 = 252.525 \dots \Omega$

R3:R2 = 9:1 R3:R1 = 99:1 R3|R2 = 2.50k R3||R1 = 250.0Ω R5||R6 = 5.0k

Typical Application



Overall Gain	Input Stage Gain	Output Stage Gain	Jumper Pins on RA201
X1	X1	X1	
X2	X1	X2	5 to 7, 12 to 10
X5	X1	X5	6 to 7, 11 to 10
X10	X10	X1	2 to 15
X20	X10	X2	2 to 15, 5 to 7, 12 to 10
X50	X10	X5 -	2 to 15, 6 to 7, 11 to 10
X100	X100	X1	1 to 16
X200	X100	X2 .	1 to 16, 5 to 7, 12 to 10
X500	X100	X5	1 to 16, 6 to 7, 11 to 10
X995	X199	X5	1 to 14, 6 to 7, 11 to 10

Precision Instrumentation Amplifier

Absolute Maximum Ratings

Rated Voltage Between Sections 200 V Rated Voltage Across Resistors (Note 1) Package Power Dissipation at 25°C (See Curve) 2.0W Individual Resistor Power at 25°C 0.25W Operating Temperature Range RA201-1N, RA201-2N -25°C to +85°C RA201-1D, RA201-2D -55°C to +125°C Storage Temperature Range -55°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C


Electrical Characteristics TA = 25°C (Note 2)

Parameter	Conditions; Resistors Tested	Тур.	RA201-2 Max.	RA201-1 Max.	Units
Input Stage × 10	R2:R3	1:9	±0.01	±0.2	%
	R9:R10	1:9	±0.01	±0.2	%
Input Stage × 100	R1:R3	1:99	±1.0	±1.0 .	%
	R8:R10	1:99	±1.0	±1.0	%
Output Stage × 1	R7:R5	1:1	±0.05	±0.1	%
	R14:R12	1:1	±0.05	±0.1	%
Output Stage × 2	(R4 R5):R7	1:2	±0.05	±0.1	%
	(R12 R11):R14	1:2	±0.05	±0.1	%
Output Stage × 5	(R6 R5):R7	1:5	±0.05	±0.1	%
	(R12 R13):R14	1:5	±0.05	±0.1	%
Output Stage CMRR	(R7:R5):(R14:R12), (Note 3)	1:1	±0.05	±0.1	%
Absolute Tolerance	R3, R10	25 kΩ	±5.0	±5.0	%
Absolute Tempco		80			ppm/°C


Note 1: Rated voltage is limited by the individual resistor power rating of 0.25W. For example, a 25k resistor could withstand a maximum of $V = \sqrt{(0.25)(25,000)} = 79V$. This rating may need to be reduced to be consistent with maximum package power if several resistors are dissipating power simultaneously.

Note 2: Resistor ratios shown apply at $T_A = 25^{\circ}$ C; for $T_{MIN} \le T_A$ T_{MAX} the ratio tolerances are double the specifications shown. Note 3: This test guarantees the CMRR contributed by resistance mismatch. In low gain applications, all 3 amplifiers contribute strongly to the overall CMRR. In high gain applications, the degradation due to resistor mismatch and output stage CMRR are divided by the gain of the input stage.

Typical Performance Characteristics




Applications Information




RA201 Process Control Interface No. 1


Equivalent Circuit



RA201 Process Control Interface No. 2




Equivalent Circuit



RA201 Process Control Interface No. 3

Equivalent Circuit



Precision Decade Divider

Ordering Information

	Part Number	Accuracy	Package	Temperature Range
ſ	RA201-1D	0.1%	D16C	-55°C to +125°C
١	RA201-2D	0.05%	D16C	-55°C to +125°C
1	RA201-1N	0.1%	N16A	-25°C to +85°C
1	RA201-2N	0.05%	N16A	-25°C to +85°C



Section 16

883/RETS

Reliability Electrical Test Specifications 16



883B/RETS™ Program

The National Semiconductor 883B/RETS™ Program was conceived with the intent of offering our customers a standardized, off-the-shelf, integrated circuit fully compliant to the current revision of MIL-STD-883.

The following specification outlines the program qualification, quality conformance and processing requirements. Records and data substantiating the testing as specified herein are controlled and administered through National Semiconductor Quality Assurance and Reliability group (located in Santa Clara, California) and are available for review.

As a complement to this program, the National Quality system is designed to encompass the requirements of MIL-Q-9858 and associated documents.

John Montesi, Director Quality Assurance and Reliability National Semiconductor Corporation

883B/RETS™ Products from National Semiconductor

1.0 Scope

1.1 Purpose

This specification establishes the requirements for screening and processing of integrated circuits in accordance with MIL-STD-883, Class B.

1.2 Intent

This specification is intended to provide the user with the ability to procure standardized, off-the-shelf integrated circuits manufactured by National Semiconductor Corporation that are fully compliant to MIL-STD-883.

2.0 Applicable Documents

The following specifications and standards, of the issue in effect on the date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein.

2.1 Specifications

Military

MIL-M-55565 Microcircuits, Packaging of
MIL-M-38510 General Specification for
Microcircuits
MIL-C-45662 Calibration System
Requirements
MIL-Q-9858 Quality System Requirements

2.2 Standards

Military

MIL-STD-105 Sampling Procedures and Tables
MIL-STD-883 Test Methods and Procedures
for Microelectronics

2.3 Detail Specifications

The detail specification for a particular 883B/RETS™ microcircuit is the National Semiconductor RETS (Reliability Electrical Test Specification, see *Figure 1*). The RETS is a detailed listing of the parameters, forcing functions and limits on the test tapes used to test 883B/RETS microcircuits.

3.0 General Requirements

The individual requirements shall be as specified herein and in accordance with the applicable detail specification. The static and dynamic electrical performance requirements for the integrated circuits and electrical test methods shall be as specified in the detail specification.

883B/RETS is a trademark of National Semiconductor Corp.

3.1. Process Conditioning, Testing, Reliability and Quality Assurance Screening

Process conditioning, screening and testing shall be as specified in Section 4.0

MIL-STD-883 Q.A.	Process	Suffix Level
Process Level	Flow Chart	Indicator
В	Figure 2	/883B

3.1.1 Qualification

The 883B/RETS microcircuits furnished under this specification shall be products which have been produced and tested and have passed the qualification tests specified herein. Successful qualification for a given level results in qualification approval for that level and all lower products assurance levels of that device (reference Appendix E MIL-M-38510D).

3.1.2 Alternate Qualifications

In lieu of meeting the requirements of 3.1.1, the manufacturer may establish qualification by performing an intial, one time qualification test. Qualification testing shall be performed on each generic family supplied. Upon successful completion of the qualification program, the manufacturer shall remain qualified for a period not to exceed 12 months.

3.2 Quality Conformance Inspection

The 883B/RETS microcircuits furnished under this specification shall be products which have been produced and tested in conformance with all the provisions of this specification for the applicable level. Devices which have been accepted as conforming to a given product assurance level may be furnished as conforming to any other level for which they meet or exceed the quality conformance requirements.

3.3 Marking


3.3.1 Marking on Each Device

The following marking shall be placed on each microcircuit:

- a) Index point (see 3.3.4)
- b) Part number (see 3.3.5)
- c) Product assurance level (see 3.3.6)
- d) Inspection for Identification code (see 3.3.8)
- e) Manufacturer's Identification (see 3.3.9)

3.3.2 Marking on Initial Container

All of the marking specified in 3.3.1, except the index point, shall appear on the initial protection or wrapping for delivery.



Class B




Figure 2. 883B/RETS™ Product Screening Flow (per MIL-STD-883)

3.3.3 Marking Permanence

Marking shall be permanent in nature and remain legible after testing. Damage to marking caused by mechanical fixturing in Group B, C, and D tests shall not be cause for lot rejection.

3.3.4 Index Point

The index point indicating the starting point for numbering of leads and/or mechanical orientation of the integrated circuit may be a tab, color dot, or other suitable indicator.

3.3.5 Part Number

The part number shall be the National Semiconductor generic part number.

3.3.6 Product Assurance Level

Integrated circuits shall be marked with a code indicating the product assurance level to which they have been tested and found to conform. The code shall consist of /883 followed by the letter B.

3.3.7 Formation of Lots

Microcircuits shall be assembled into inspection lots in accordance with MIL-M-38510.

3.3.8 Inspection Lot Identification Code

Integrated circuits shall be marked by a 4-digit date code indicating the date the lot was sealed. The first 2 numbers in the code shall be the last 2 digits of the number of the year. The third and fourth numbers shall be 2 digits indicating the calendar week of the year. When the number of the week is a single digit, it shall be preceded by a zero.

3.3.9 Manufacturer's Identification

Integrated circuits shall be marked with the name, logo, or trademark of the manufacturer.

4.0 Conditions and Methods of Test:

Conditions and methods of test shall be in accordance with Method 5004 of MIL-STD-883 and as specified herein on a 100% basis. The general requirements of MIL-STD-883 apply as applicable. This section establishes the stress screening tests and quality conformance inspection tests for this program. The purpose of these tests is to assure the quality and reliability of the product to a particular process level commensurate with the product's intended application.

4.1 Internal Visual Inspection (Precap)

Internal visual inspection shall be performed per MIL-STD-883, Method 2010, Condition B. Hybrid internal visual shall be performed per Method 2017.

4.2 Stabilization Bake

Stabilization bake shall be performed per MIL-STD-883, Method 1008, Condition C. The devices shall be stored for 24 hours minimum at 150°C minimum. No end point measurements shall be performed.

4.3 Temperature Cycling

Temperature cycling shall be performed per MIL-STD-883, Method 1010, Condition C, 10 cycles, from -65°C to +150°C.

4.4 Constant Acceleration

Constant acceleration shall be performed per MIL-STD-883, Method 2001, Condition E, at 30,000 G's, in Y1 plane only.

4.5 Hermeticity

Hermeticity tests shall be performed per the following:

Fine Leak Testing

Fine leak testing shall be performed per MIL-STD-883, Method 1014, Condition B. The criterion for rejection will be in accordance with MIL-STD-883.

Gross Leak Testing

Gross leak testing shall be performed per MIL-STD-883, Method 1014, Condition C. The rejection criterion will be per MIL-STD-883.

4.6 Interim Electrical Parameters

Interim electrical parameters shall be the 25°C DC parameters, specified in the detail specification (RETS). (Interim electrical parameters are performed at the manufacturer's option.)

4.7 Burn-In

Burn-in shall be performed per MIL-STD-883, Method 1015; Conditions A, B, C or D on all Class B devices. (Burn-in condition varies with product type.) Burn-in shall be performed for 160 hours at 125°C (or for 80 hours at 150°C as allowed by Method 1015).

4.8 Final Electrical Parameters

Final electrical parameters shall be as specified in the applicable detail specification (RETS). DC testing shall be performed at 25°C, -55°C, 125°C. AC testing shall be performed at 25°C. The PDA (Percent Defective Allowable) shall be 10% maximum and shall only apply to DC measurements at 25°C.

4.9 External Visual Inspection

All 883B/RETS™ microcircuits shall receive external visual inspection per MIL-STD-883, Method 2009.

5.0 Quality Assurance Provisions

5.1 Quality Conformance Inspection

Quality conformance inspection shall be in accordance with Tables I, II, III and IV. Inspection lot sampling shall be in accordance with Method 5005 of MIL-STD-883. Inspection lots failing to meet quality conformance inspection for a given product assurance level shall be rejected. Sample selection shall be in accordance with MIL-M-38510.

5.1.1 Group A Inspection

Group A inspection shall consist of the electrical parameters in the RETS (Reliability Electrical Test Specification). If an inspection lot is made up of a collection of sublots, each sublot shall be subjected to Group A, as specificed (see Table I). Group A may be done in-line

5.1.2 Group B Inspection

Group B inspection consists of construction testing. This sample test sequence includes physical dimensions, resistance to solvents, internal visual

and mechanical, bond strength and solderability (see Table II). Group B qualifies the inspection sublot from which the sample is selected and all generically similar devices manufactured within the same inspection lot. Group B may be done in-line.

5.1.3 Group C Inspection

Group C inspection consists of die stress testing. This sample test sequence includes operating life, temperature cycling, constant acceleration, hermeticity, visual examination and end point electricals (see Table III). Group C qualifies the lot from which the sample is selected and all generically similar die types for a period of 90 days.

5.1.4 Group D Inspection

Group D testing further stresses the package and the die. The Group D tests include physical dimensions, lead integrity, hermeticity, thermal shock, temperature cycling, moisture resistance, mechanical shock, vibration variable frequency, constant acceleration, salt atmosphere, visual examination, and end point electricals (see Table IV). Group D qualifies the lot from which the sample is selected and all devices built in the same package for a period of 6 months.

Table I. Group A Electrical Test

Subgroups	Class B LTPD
Subgroup 1 Static tests at 25°C	5
Subgroup 2 Static tests at maximum rated operating temperature	7
Subgroup 3 Static tests at minimum rated operating temperature	7
Subgroup 4 (note 1) Dynamic tests at 25°C	5
Subgroup 5 (note 1) Dynamic tests at maximum rated operating temperature	7
Subgroup 6 (note 1) Dynamic tests at minimum rated operating temperature	7
Subgroup 7 (note 1) Functional tests at 25°C	5
Subgroup 8 (note 1) Functional tests at maximum and minimum rated operating temperature	10
Subgroup 9 Switching tests at 25°C	7

Note 1: These subgroups will be performed concurrently with subgroups 1-3.

Table II. Group B Inspection

Total Daniel Communication of the Communication of					
Test	Method	Conditions	Class B		
Subgroup 1 Physical dimension	2016		2 devices (No failures)		
Subgroup 2 a) Resistance to solvents	2015		4 devices (No failures)		
Subgroup 3 Solderability	2003	Soldering temperature of 260 ± 10°C	15 leads (3 units min. No failures)		
Subgroup 4 Internal visual and mechanical	2014	Failure criteria from design & construction requirements of applicable procurement document	1 device (No failures)		
Subgroup 5 Bond strength	2011	Condition C or D	15 Bonds (10 units min. No failures)		
Subgroup 6 Internal water-vapor content	1018	1000 ppm maximum water content at 100°C (only required on packages which contain a dessicant)	3 devices (No failures) or 5 devices (1 failure)		
Subgroup 7 Seal (fine and gross)	1014	As applicable	LTPD≈5		
Subgroup 8 Electrical parameters Electrostatic discharge sensitivity Electrical parameters	3015	Group A, subgroup 1 per RETS Condition A or B Group A, subgroup 1 per RETS	LTPD = 15(0) Only required for initial qualification or product redesign		

Table III. Group C Inspection

Table in Group o mopourum				
Test	Method Conditions		Class B LTPD	
Subgroup 1 Operating Life Test End point electricals	1005	Test conditions to be specified 1000 hours@+125°C as specified in the applicable detail specification (Subgroups 1, 2, and 3 of Group A)	5	
Subgroup 2 Temperature cycling Constant acceleration Seal (fine and gross) Visual examination End point electrical parameters	1010 2001 1014 1010	Test condition C Test Condition E, Y1 axis As applicable As specified in applicable device specification (Subgroups 1, 2, and 3 of Group A)	15	
Subgroup 10 AC parameters at 125°C		Per applicable RETS	10	
Subgroup 11 AC parameters at -55°C		Per applicable RETS	10	

Table IV. Group D Inspection

Test	Method	Conditions	Class B
			LTPD
Subgroup 1 Physical dimensions	2016		15
Subgroup 2 Lead integrity Seal (fine and gross) Lid torque	2004 1014 2024	Test conditions B2 (lead fatigue) As applicable As applicable	15
Subgroup 3 Thermal shock Temperature cycling Moisture resistance Seal (fine and gross) Visual examination End point electrical parameters	1011 1010 1004 1014 1004	Test condition B — 15 cycles Test condition C — 100 cycles As applicable As specified in the applicable device specification (Subgroups 1, 2, and 3 of Group A)	15
Subgroup 4 Mechanical shock Vibration variable frequency Constant acceleration Seal (fine and gross) Visual examination End point electrical parameters	2002 2007 2001 1014 1010 or 1011	Test condition B Test condition A Test condition E, Y, Axis As applicable As specified in the applicable device specification (Subgroups 1, 2, and 3 of Group A)	15
Subgroup 5 Salt atmosphere Seal (fine and gross) Visual examination	1009 1014 1009	Test condition A As applicable Paragraph 3.3.1 of Method 1009	15
Subgroup 6 Internal water vapor content	1018	5000 ppm maximum water content at 100°C	3 devices (No failures) or 5 devices (1 failure)
Subgroup 7 Adhesion of lead finish	2025		15

6.0 Data

6.1 Certificate of Conformance

All 883B/RETS™ microcircuits shipped shall be accompanied by a Certificate of Conformance as shown on the following page.

6.2 Attributes Data

Attributes data for 100% screening will not normally be provided, but shall be retained on file. Copies are available at nominal cost.

6.3 Quality Conformance Data

Quality conformance data will not normally be provided, but shall be retained on file. Copies are available at nominal cost.

7.0 Packaging

Packing and packaging shall be in accordance with MIL-M-38510.

8.0 Custom Marking

Since 883B/RETS microcircuits are fully compliant with Methods 5004 and 5005 of MIL-STD-883 they are typically fully compliant to Source Control and Specification Control Drawings prepared in accordance with MIL-STD-883 and MIL-STD-100. 883B/RETS devices may be dual-marked with applicable SCD numbers at no extra cost.

9.0 883S/RETS™ Microcircuits

For those semiconductor users requiring space level reliability, National Semiconductor also offers a program for fully compliant Class S devices. This program is described in our Brochure "883S/RETS™ Products from National Semiconductor".

883B/RETS PROGRAM CERTIFICATE OF CONFORMANCE

TEST	MIL-STD-883 METHOD**	REQUIREMENT
INTERNAL VISUAL	2010 B	100%
STABILIZATION BAKE	1008 C 24 HRS.@+150°C	100%
TEMPERATURE CYCLING	1010 C 10 CYCLES -65°C/+150°C	100%
CONSTANT ACCELERATION	2001 E 30,000 G's, Y ₁ AXIS	100%
FINE LEAK	1014 B 5×10 ⁻⁸	100%
GROSS LEAK	1014 C	100%
BURN-IN	1015 160 HRS.@+125°C	100%
	OR 80 HRS.@+150°C	•
FINAL ELECTRICAL	+25°C DC PER NSC RETS*	100%
PDA	10% MAX.	•
	+125°C DC PER NSC RETS*	100%
	-55°C DC PER NSC RETS*	100%
•	+25°C AC PER NSC RETS*	100%
QA ACCEPTANCE	GROUP A*** (SAMPLE, EACH LOT)	
QUALITY CONFORMANCE	GROUP B*** (SAMPLE, EACH INSPECTION LOT)	
	GROUP C*** (SAMPLE EVERY 90 DAYS PER MICROCIRCUIT GROUP)	
	GROUP D*** (SAMPLE, EVERY 6 MONTHS PER PACKAGE TYPE)	
EXTERNAL VISUAL	2009	100%

^{*}RETS = REL ELECTRICAL TEST SPECIFICATION

THIS IS TO CERTIFY THAT ALL 883B/RETS MATERIALS SUPPLIED ON YOUR PURCHASE ORDER COMPLY WITH ALL THE REQUIREMENTS, SPECIFICATIONS, AND DOCUMENTS PERTINENT TO THE NATIONAL 883B/RETS PROGRAM. ALL TEST DATA AND CERTIFICATION IS ON FILE AT OUR FACILITY.

NSC Part Nun	nber			
Cust. Ref. Par	t Number	_	QUALITY ASSURANCE REPRESENTATIVE	
P.O. Number		_		
Date Code(s)		_		
Lot Code(s) _		_		

^{**}ALL METHODS TO CURRENT REVISION LEVELS

^{***}ALL TESTS, LTPDs AND SAMPLE SIZES ARE AS DEFINED IN METHOD 5005

883S/RETS™ PRODUCTS FROM National Semiconductor

1.0 Scope

1.1 Purpose

This document establishes the requirements for screening and processing of integrated circuits in accordance with MIL-STD-883, Class S where such devices are not available as M38510 Class S devices. These products shall be referred to as 883S/RETS™ microcircuits.

1.2 Intent

This program is intended to provide the user with the ability to procure 883S/RETS microcircuits. These are standardized integrated circuits manufactured and processed by National Semiconductor Corporation in accordance with the requirements of MIL-STD-883, for Class S devices as specified herein.

2.0 Applicable Documents

The following specifications and standards form a part of this specification to the extent specified herein.

2.1 Specifications

Military

MIL-M-55565	Microcircuits, Packaging of
MIL-M-38510	General Specification for Microcircuits
MIL-C-45662	Calibration System Requirements
MIL-Q-9858	Quality System Requirements

2.2 Standards

Military

MIL-STD-105	Sampling Procedures and Tables
MIL-STD-883	Test Methods and Procedure for Microelectronics
MIL-STD-976	Certification Requirements for Microcircuits
MIL-STD-1331	Microelectronics Terms and Definitions

2.3 Detail Specification

The detail specification for a particular device is the National Semiconductor RETS (Reliability Electrical Test Specification — see Figure 1) or the MIL-M-38510 detail specification, as applicable. For devices which National Semiconductor has qualified to JM38510 Class S, this specification shall not apply. Those devices shall be furnished only as JAN devices. MIL-M-38510 test tapes will be utilized for those devices for which National Semiconductor intends to pursue qualification (contact factory for specifics).

3.0 Requirements

3.1 General

The individual requirements shall be as specified herein and in accordance with the applicable detail specification. The static and dynamic electrical performance requirements for the integrated circuits and electrical test methods shall be as specified in the detail specification.

3.1.1 Conflicting Requirements


In the event of conflict between the requirements of this specification and other requirements of the applicable device specification, the precedence in which requirements shall govern, in descending order, is as follows:

- a) Applicable device specification (detail specification).
- b) This specification.
- Specifications, standards, and other documents referenced in Section 2.1.

3.1.2 Terms, Definitions, and Symbols

For the purpose of this specification, the terms, definitions, and symbols of MIL-STD-883, MIL-STD-1331, and MIL-M-38510 shall apply and shall be used wherever they are pertinent, except as follows:

- a) Procuring Activity shall be that organization (either OEM manufacturer or government agency) which generates the actual purchase order or contract used to procure material under this specification. For material purchased through a franchised distributor, the procuring activity shall be that organization which places the purchase order or contract with the distributor.
- b. The Qualifying Activity shall be National Semiconductor's Quality Assurance Department.



3.1.3 Country of Manufacture

All 883S/RETSTM microcircuits provided under this specification shall be manufactured, assembled and tested within the U.S. and its territories.

3.1.4 Line Certification

883S/RETS microcircuits provided under this specification shall be fabricated and assembled in the United States on lines which have been certified for the fabrication and assembly of JAN microcircuits in accordance with the requirements of MIL-STD-976 and MIL-M-38510. (Note: This is not to be interpreted as implying in any way that parts supplied to this specification are JAN qualified devices.)

3.2 Product Assurance Requirements

883S/RETS microcircuits shall be those which have been subjected to, and passed all applicable requirements, tests, and inspections detailed herein, including wafer lot acceptance screening, qualification, and quality conformance inspection requirements. Where shown, method references are per MIL-STD-883.

3.2.1 Qualification

883S/RETS microcircuits furnished under this specification shall be products which have been produced and tested and have passed the qualification tests specified herein. The required qualification tests shall be Group A, Group B, and Group D testing as specified in Tables I, II, and III of this specification.

3.2.2 Screening

All 883S/RETS microcircuits to be delivered in accordance with this specification shall have been subjected to, and passed, all the screening tests detailed in Method 5004 of MIL-STD-883 for Class S devices (See Figure 2).

3.2.3 Quality Conformance Inspection

Microcircuits shall not be accepted or approved for delivery until the inspection lot has passed quality conformance inspection (see Section 5.1).

3.2.4 Wafer Lot Acceptance

883S/RETS microcircuits furnished under this specification shall be products from wafer lots that have been subjected to and have successfully met the wafer lot acceptance inspections and tests specified in Table IV. For radiation hardened devices only, wafer lot acceptance shall include total dose radiation testing.

3.2.5 Traceability

For 883S/RETS microcircuits, each delivered microcircuit shall be traceable to the inspection lot, inspection sublot, and wafer lot.

3.2.6 In-Process Verification and Die Attach Lead Bonding

Die attach and bonding operations shall be monitored in accordance with MIL-M-38510. Samples will be taken at the beginning of the shift and every two hours thereafter.

3.3 Design Documentation

National Semiconductor shall retain on file the design and construction information required by MIL-M-38510.

3.4 Internal Conductors

Internal thin film conductors on silicon die (metallization stripes, contact areas, bonding interfaces, etc.) shall meet the current density requirements of MIL-M-38510.

3.5 Lead Material and Finish

Lead material and finish shall be as defined in MIL-M-38510.

3.6 Glassivation

All 883S/RETS microcircuits shall be glassivated. The minimum glassivation thickness shall be $6,000\,\text{Å}$ for SiO_2 or $2,000\,\text{Å}$ for Si_3N_4 . The glassivation/nitridation shall cover all electrical conductors except the bonding pads.

3.7 Die Thickness

Unless otherwise specified, the minimum die thickness shall be 0.006 inch (0.15 mm).

3.8 Marking

3.8.1 Marking on Each Device

As a minimum, the following marking shall be placed on each microcircuit:

- a) Index point (see 3.8.4).
- b) Part number (see 3.8.5).
- c) Product assurance level (see 3.8.6).
- d) Inspection lot identification code (see 3.8.8).
- e) National Semiconductor Identification (see 3.8.9).
- f) Country of Origin (see 3.8.10).
- g) Serial number (see 3.8.11).
- h) Total dose radiation identifier (see 3.8.12), where applicable.

3.8.2 Marking on Initial Container

All of the marking specified in Section 3.8.1, except the index point, shall appear on the initial protection or wrapping for delivery. The serial number range shall be shown rather than individual serial numbers.




Figure 2. 883S/RETSTM PRODUCT Screening Flow (per MiL-STD-883, method 5004 and MiL-M-38510)

3.8.3 Marking Permanence

Marking shall be permanent in nature and remain legible after testing. Damage to marking caused by mechanical fixturing in Group B and D tests shall not be cause for lot rejection.

3.8.4 Index Point

The index point indicating the starting point for numbering of leads and/or mechanical orientation of the integrated circuit may be a tab, color dot, or other suitable indicator.

3.8.5 Part Number

The part number shall be the National Semiconductor part number.

3.8.6 Product Assurance Level

883S/RETS™ microcircuits shall be marked with a code indicating the product assurance level to which they have been tested and found to conform. The code shall consist of /883 followed by the letter S.

3.8.7 Formation of Lots

883S/RETS microcircuits shall be assembled into inspection lots and sublots as required to meet the product assurance inspection and test requirements of this specification. An inspection lot and sublot shall be as defined in MIL-M-38510. An inspection sublot may not contain dice from more than one wafer lot.

3.8.8 Inspection Lot Identification Code

Integrated circuits shall be marked by a 4-digit date code indicating the date the lot was sealed. The first 2 numbers in the code shall be the last 2 digits of the number of the year. The third and fourth numbers shall be 2 digits indicating the calendar week of the year. When the number of the week is a single digit, it shall be preceded by a zero. When an inspection lot contains more than one inspection sublot, an alpha character will be suffixed to the date code to maintain wafer lot and inspection sublot traceability (see paragraph 3.2.5). National Semiconductor shall prefix this date code with an alpha character indicating the point of assembly (F for Santa Clara, Y for Tucson).

3.8.9 National Semiconductor Identification

Integrated circuits shall be marked with the National Semiconductor logo (2).

3.8.10 Country of Origin

The letters "U.S.A." shall be marked below or adjacent to the other specified markings.

3.8.11 Serialization

Prior to the first recorded electrical measurement in screening, each 883S/RETS microcircuit shall be marked with a unique serial number. This serial number allows traceability of test results to the individual microcircuit within that inspection lot. Inspection lot records shall be maintained to provide traceability from the serial number to the specific wafer lot from which the devices originated.

3.8.12 Total Dose Radiation Identifier

Devices which have been subjected to and have passed total dose radiation testing in accordance with Method 1019 of MIL-STD-883 shall be marked with a total dose radiation identifier as specified in the applicable procurement document.

3.8.13 Marking Location and Sequence

Unless otherwise specified, the part number, inspection lot identification code, and serialization (where applicable) shall be located on the top surface of flat packages or dual-in-line configurations and on either the top or the side of cylindrical packages (TO-99 and similar configurations). The index point shall be marked as specified in Appendix C of MIL-M-38510. The balance of the markings may be placed in any suitable location so as to perform their required functions and not interfere with the other markings. Where package size prohibits marking of all information shown in Section 3.8.1, the order of priority for inclusion shall be a, b, d, q, c, h, e, f.

4.0 Conditions and Methods of Test

Conditions and methods of test shall be in accordance with Method 5004 of MIL-STD-883 and as specified herein on a 100% basis. The general requirements of MIL-STD-883 apply as applicable. This section establishes the stress screening tests and test methods for this program. The purpose of these tests is to assure the quality and reliability of the product to a level commensurate with the product's intended application.

4.1 Non-Destructive Bond Pull

Non-destructive bond pull testing shall be performed on 100% of all devices prior to internal visual inspection in accordance with MIL-STD-883 Method 2023.

4.2 Internal Visual Inspection (Precap)

Internal visual inspection shall be performed per MIL-STD-883, Method 2010 Condition A.



4.3 Stabilization Bake

Stabilization bake shall be performed per MIL-STD-883, Method 1008, Condition C. The devices shall be stored for 24 hours minimum at 150°C minimum.

4.4 Temperature Cycling

Temperature cycling shall be performed per MIL-STD-883, Method 1010, Condition C, 10 cycles, from -65° C to $+150^{\circ}$ C.

4.5 Constant Acceleration

Constant acceleration shall be performed per MIL-STD-883, Method 2001, Condition E, at $30,000\,\text{Gs}$ in the Y_1 axis only.

4.6 Particle Impact Noise Detection (PIND)

Particle impact noise detection testing shall be performed in accordance with MIL-STD-883, Method 2020 Condition A and MIL-M-38510.

4.7 Serialization

Each unit shall be serialized (see paragraph 3.8.11).

4.8 Interim Electrical Parameters (Pre Burn-In)

Interim electrical parameters shall be the 25°C DC parameters, specified in the detail specification. All 25°C DC parameters specified on the RETS or the MIL-M-38510 detail specification (as applicable) shall be read and recorded.

4.9 Burn-In

Burn-in shall be performed per MIL-STD-883, Method 1015, Conditions A, B, C or D, at the supplier's discretion. (Burn-in condition varies with product type.) For CMOS devices, the burn-in sequence shall include Static I, Static II, and Dynamic Burn-in (as shown in Figure 1).

The ambient temperature shall be 125°C, and the duration shall be 240 hours minimum, or equivalent in accordance with Method 1015. For CMOS devices, the Static I and Static II burn-in shall each be 24 hours in duration.

4.10 Interim Electrical Parameters (Post Burn-In)

The measurements defined in paragraph 4.8 shall be repeated. The PDA shall be 5.0%. For CMOS, the PDA shall be 5% for the Static I and Static II burn-ins combined and 5% for the Dynamic Burn-in. Drift limits (see 4.11) will be included in the PDA only for CMOS.

4.11 Delta Calculation

Deltas shall be computed for all parameters for which drift limits are established by the RETS or MIL-M-38510 detail specification (as applicable). All units failing the drift limits shall be removed from the lot. Drift limit failures shall not be included in the PDA (see 4.10) only for CMOS devices.

4.12 Final Electrical Parameters

Final electrical parameters shall be as defined in the applicable detail specification. DC testing shall be performed at +25°C, -55°C, and +125°C (except that any 25°C tests performed in 4.10 need not be repeated), and AC tests shall be performed at 25°C unless otherwise specified.

4.13 Hermeticity

Hermeticity test shall be performed per the following to determine the seal integrity of the package.

Fine Leak Testing: Fine leak testing shall be performed per MIL-STD-883, Method 1014, Condition B. The rejection criteria shall be per MIL-STD-883.

Gross Leak Testing: Gross leak testing shall be performed per MIL-STD-883, Method 1014, Condition C. The rejection criteria shall be per MIL-STD-883.

4.14 Radiographic Inspection

Radiographic inspection shall be performed in accordance with MIL-STD-883, Method 2012.

4.15 Quality Conformance Testing

Samples shall be randomly selected from the lot, and quality conformance inspection shall be performed in accordance with 5.0.

4.16 External Visual Inspection

All 883S/RETS™ microcircuits shall receive external visual inspection per MIL-STD-883, Method 2009.

5.0 Quality Assurance Provisions

5.1 Quality Conformance Inspection

Quality conformance inspection shall be in accordance with Tables I, II, and III. Inspection lot sampling shall be in accordance with Method 5005 of MIL-STD-883. Inspection lots failing to meet quality conformance inspection for the Class S product assurance level shall be rejected.

5.1.1 Group A Inspection

Group A inspection shall consist of the electrical parameters in the RETS or MIL-M-38510 detail specification (as applicable). Each inspection lot shall be subjected to Group A (see Table I). Group A testing may be performed on-line.

5.1.2 Group B Inspection

Group B inspection consists of those tests specified in Table II. Group B tests will be performed on every inspection lot, unless specifically waived by the procuring activity.

5.1.3 Group D Inspection

Group D testing consists of those package oriented tests specified in Table III. Group D testing will be performed within National's 883S/RETS™ program once every 6 months per package type, unless specifically waived by the procuring activity.

6.0 Data

6.1 Data Shipped with Parts

One copy of the following data shall be provided with each shipment of 883S/RETS microcircuits:

- a. Attributes and variables data for 100% screening.
- b. X-ray report.
- c. Wafer lot acceptance test results.
- d. The applicable RETS.

6.2 Data Retained on File

The following data will be maintained on file at National Semiconductor for 3 years (copies are available upon special request):

- a. X-ray film (radiographs).
- b. SEM photos.
- Attributes and variables data for Quality Conformance testing.

7.0 Packaging

Packing and packaging shall be in accordance with MIL-M-38510.

8.0 Hybrid Devices

Hybrid devices are not available through this 883S/RETS product program, but a hybrid Class S flow is defined in our brochure "883S/RETS Hybrids from National Semiconductor."

9.0 Radiation Susceptibility Data

National Semiconductor has a program for providing radiation susceptibility data on selected 883S/RETS device types. Contact the factory for details.

Table I. Group A Electrical Test (per Method 5005, Table I)

Subgroups	Class S LTPD
Subgroup 1 Static tests at 25°C	5
Subgroup 2 Static tests at 125°C	7
Subgroup 3 Static tests at -55°C	7
Subgroup 4 (Note 1) Dynamic tests at 25°C	5
Subgroup 5 (Note 1) Dynamic tests at 125°C	. 7
Subgroup 6 (Note 1) Dynamic tests at -55°C	7
Subgroup 7 (Note 1) Functional tests at 25°C	, 5
Subgroup 8 (Note 1) Functional tests at 125°C and -55°C	10
Subgroup 9 Switching tests at 25°C	7
Subgroup 10 Switching tests at 125°C	10
Subgroup 11 Switching tests at -55°C	10

Notes:

- National will normally perform these subgroups at the same time as subgroups 1, 2, and 3 respectively.
- 2. Group A testing may be performed on-line.

Table II. Group B Inspection (per Method 5005, Table IIA)

TEST	MIL-STD-883 METHOD	CONDITIONS	CLASS S LTPD OR SAMPLE SIZE
Subgroup 1 a) Physical dimensions b) Internal Water Vapor Content	2016 1018	(Note 4)	2 devices (0 failures) 3 devices (0 failures) or 5 devices (1 failure)
Subgroup 2 (Note 1) a) Resistance to solvents b) Internal visual for DPA c) Bond strength d) Die shear	2015 2013 and 2014 2011 2019	Failure criteria from design & construction requirements of applicable procurement document Test condition C or D Per Method 2019 for applicable die size	4 devices (0 failures) 2 devices (0 failures) LTPD = 10 (Note 6) 3 devices (0 failures)
Subgroup 3 Solderability (Note 2)	2003	Soldering temperature of 260 ± 10°C	LTPD = 15 (note 5)
Subgroup 4 a) Lead integrity b) Seal (fine and gross) c) Lid Torque	2004 1014 2024	Test condition B2 Cond. B or C, as applicable As applicable (Note 4)	2 devices (0 failures)
Subgroup 5 (Note 3) a) Electrical parameters b) Operating life c) Electrical parameters d) Seal (fine and gross)	1005 1014	Per applicable detail specification (Note 7) Test condition A, B, C or D Per applicable detail specification (Note 7) Cond. B or C, as applicable	LTPD=5
Subgroup 6 (Note 3) a) Electrical parameters b) Temperature cycling c) Constant acceleration d) Seal (fine and gross) e) Electrical parameters	1010 2001 1014	Per applicable detail specification (Note 8) Test condition C, 100 cycles min. Test condition E, Y1 axis only Condition B or C, as applicable Per applicable detail specification (Note 8)	LTPD = 15
Subgroup 7 (Note 9) a) Electrical parameters b) Electrostatic discharge sensitivity c) Electrical parameters	3015	Per applicable detail specification (subgroup 1 of Group A) Per applicable detail specification (subgroup 1 of Group A)	LTPD = 15(0)

Notes:

- 1. Samples subjected to this subgroup shall have been through the entire sequence of Subgroup 6 testing.
- 2. All samples shall have seen 240 hours at 125°C (or equivalent).
- 3. Resubmission of failed lots shall be in accordance with MIL-M-38510.
- Required only for packages utilizing glass-frit sealing. (National Semiconductor provides only solder- and weld-sealed packages for Class S processed devices.)
- 5. Sample leads must come from a minimum of three units.
- 6. Sample bonds must come from a minimum of four units.
- 7. Read-and-record subgroups 1, 2, and 3 of Group A. Screen subgroups 4-11 of Group A.
- 8. Read-and-record subgroups 1, 2, and 3 of Group A.
- 9. Only required for initial qualification and after product redesign.

Table III. Group D Inspection (per Method 5005, Table IV)

TEST	MIL-STD-883 METHOD	CONDITIONS	CLASS S LTPD
Subgroup 1 Physical dimensions	2016		LTPD = 15
Subgroup 2 (Note 1) a) Lead integrity b) Seal (fine and gross) c) Lid torque	2004 1014 2024	Test conditions B2 (lead fatigue) Cond. B or C, as applicable As applicable (Note 3)	LTPD = 15
Subgroup 3 a) Thermal shock b) Temperature cycling c) Molsture resistance d) End point electrical parameters e) Seal (fine and gross) f) Visual examination	1011 1010 1004 1014 1004	Test condition B — 15 cycles Test condition C — 100 cycles Per applicable detail specification (Note 4) Cond. B or C, as applicable	LTPD = 15
Subgroup 4 a) Mechanical shock b) Vibration variable frequency c) Constant acceleration d) Seal (fine and gross) e) Visual examination f) End point electrical parameters	2002 2007 2001 1014 1010	Test condition B Test condition A Test condition E, Y1 axis only Cond. B or C as applicable Per applicable detail specification (Note 4)	LTPD = 15
Subgroup 5 (Note 1) a) Salt atmosphere b) Seal (fine and gross) c) Visual examination	1009 1014 1009	Test condition A Condition B or C, as applicable Paragraph 3.3.1 of Method 1009	LTPD = 15
Subgroup 6 (Note 1) Internal water-vapor content	1018	5000 ppm maximum water content at 100°C	3 devices (0 failures) or 5 devices (1 failure)
Subgroup 7 (Note 1) Adhesion of lead finish	2025	·	LTPD = 15

NOTES:

- 1. Electrical rejects from the same inspection may be used.
- 2. Resubmission of failed lots shall be in accordance with MIL-M-38510.
- 3. Required only for packages utilizing glass-frit sealing. (National Semiconductor provides only solder- and weld-sealed packages for Class S processed devices.)
- 4. Subgroups 1, 2, and 3 of Group A.

Table IV. Wafer Lot Acceptance

Test	Limit		Sampling Plan	Notes
1. Wafer Thickness	Design Nominal ±2.0 mil. (±0.002 inches) 6.0 mil. (0.006 inches) minimum		Two wafers per wafer lot at incoming inspection.	1
2. Metallization Thickness	a) Conductor metal: 8kÅ minimum for single level m and top layer of multi-level meta		One wafer per metallization run.	
	6kÅ minimum for lower level me with a maximum deviation of ±2 from design nominal.			
	b) Barrier metal: ±30% of design r	ominal		
3. Thermal Stability	Process Technology	Limit	One wafer (or monitor) per lot.	2, 3
(ΔV _{FB} or ΔV _T)	Bipolar digital devices operating at greater than 10V and containing no MOS transistors.	≼ 0.75∨		
	Bipolar linear devices containing no MOS transistors.			
	Bipolar digital devices operating at greater than 10V and containing MOS structures.	≤1.0V		
	Bipolar linear devices operating at greater than 5.0V and containing MOS transistors.			,
	All MOS devices	<0.4V		
4. SEM	Per MIL-STD-883, Method 2018		Two wafers per metallization run.	
5. Glassivation Thickness	±20% of design nominal		Two wafers or test chips per glassivated lot.	
	6kÅ minimum for SiO ₂ 2kÅ minimum for Si ₃ N ₄			
6. Gold Backing Thickness	Per approved design nominal thick and tolerance.	ness	One wafer per lot.	4
7. Total Dose Radiation	Per MIL-STD-883, Method 1019		As required by the applicable	5
	Subsequent to radiation, test sam shall pass the post test radiation I specified by the applicable MIL-M	imits -38510	procurement document.	
	detail specification or the Nationa Semiconductor radiation specifica addition, all test samples shall pas subgroup 7 of Group A. Dose rate	tion. In ss		
	as specified in the applicable procurement document.			

NOTES:

- 1. This test is not required when the finished wafer design thickness is greater than 10 mils (0.010 inches).
- 2. Required only for bipolar digital operating at 10V or more, all linear, and all MOS.
- 3. All readings will be normalized to an oxide thickness of 1000 Å.
- 4. Required only for gold-backed wafers.
- 5. Required only for radiation-hardened devices, when specified in the applicable procurement document.

200Ω

 $10^{11}\Omega$

AH0014 DPDT/AH0015 Quad SPST/AH0019 Dual DPST Analog Switches

Absolute Maximum Ratings

VCC Supply Voltage	7.0V
V Supply Voltage	-30V
V ⁺ Supply Voltage	+30V
V ⁺ /V ⁻ Voltage Differential	40V
Logic Input Voltage	5.5V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Land Tomporature (Coldering, 10 and)	20000

General Description

This series of TTL/DTL compatible MOS analog switches feature high speed with internal level shifting and driving.

The package contains two monolithic integrated circuit chips: the MOS analog chip is similar to the MM450 type which consists of four MOS analog switch transistors. The second chip is a bipolar IC gate and level shifter. The series is available in both hermetic dual-in-line package and flatpack.

These switches are particularly suited for use in both military and industrial applications such as commutators in data acquisition systems, multiplexers, A/D and D/A converters, long time constant integrators, sample and hold circuits, modulators / demodulators, and other analog signal switching applications.

Features

- Large analog voltage switching ± 10V
 Fast switching speed 500ns
- Operation over wide range of power supplies
- Low ON resistance High OFF resistance
- Fully compatible with DTL or TTL logic
- Includes gating and level shifting

RETS0014D, Rev A; RET RETS0015D, Rev 1A (T	•	ŀ	+2	5℃	+12	!5℃	-5	5°C	ب Limit	
Parameter	Conditions (Note 1)		Min	Max	Min	Max	Min	Max	(25°C)	Units
Logical "1" Input Voltage (Note 2) (VIH)	VCC = 4.5V		2.0		2.0		2.0			V
Logical "0" Input Voltage (Note 2) (VIL)	VCC = 4.5V			.8		.8		.8	,	١ ١
Logical "1" Input Current (IIH)	VCC = 5.5V, VIN = 2.4V			5		5	l	5		μ,
	VCC = 5.5V, VIN = 5.5V			1 1		1		1		m.
Logical "0" Input Current (Ig.)	VCC = 5.5V, VIN = 0.4V			-400		-400		~400		Ι μ
Analog Switch ON Resistance (RON)	IIN = -1mA (VIN = +10V)			200		200	1	200		1
	$I_{INY} = 1mA (V_{IN} \simeq -10V)$			600		600		600		
ogical "0" Supply Current (ICCL)	VCC = 5.5V, VIN = 0	AH0014		3.0		3.0		3.0	l i	٦ ا
		AH0015		1.64		1.64		1.64		п
• 1		AH0019		.82		.82		.82		l m
.ogical "1" Supply Current (ICCH)	VCC = 5.5V, VIN = 4.5V	AH0014		1.6		1.6		1.6		, m
		AH0015		6.4		6.4		6.4		п
		AH0019		3.2		3.2		3.2		m
Analog Switch Output Leakage (Note 3) (ILO)	VCC = 5V, VOUT = -10V			.4		400		l i		1
Analog Switch Input Leakage (Note 3) (ILI) Analog Input (Drain) Capacitance (Note 4)	VCC = 5V, VIN = -10V	ļ		.2		200				٠
(CIN)	1MHz at Zero Bias	']		10		10		10		6
Output (Source) Capacitance (Note 4) (COUT) Temperature Coefficient of Input/Output	1MHz at Zero Bias			13		13		13,		,
Leakage (Note 4)					oles even	y 10 degr	ees Cent I	grade I		l
Analog Turn-OFF Time (tOFF)	$R_L = 6.8k\Omega$			500		l	t			١ ،
Analog Turn-ON Time (tON)	$R_L = 6.8k\Omega$	AH0014		425			l	1		ır
'		AH0015, AH0019		150		!	i	1		, r

Notes:

- 1. $V^+ = 10V$, $V^- = -20V$, $V_{CC} = 5V$ (4.5V for AH0019) except where otherwise specified.
- specified.
 2. Tested go-no-go only.
- Leakage currents at 25°C and -55°C are guaranteed thru +125°C testing.
- 4. Guaranteed parameter, no testing available.

Burn-In Circuits Dual-In-Line Package **Dual-In-Line Package Dual-In-Line Package** (9410HR) (8738HR) (94 10HR) CLOCK 0 5V f = 12.5kHz CLOCK 8 3V OUT 1 121 10k 12h 12k 12k 104 AH0019D AH0014D Top View Top View AH0015D Top View



AH0120/AH0130/AH0140/AH0150/AH0160 Series **Analog Switches**

Absolute Maximum Rating	38				
	L	evels		L	evels
	High	Medium		High	Medium
Total Supply Voltage (V ⁺ - V ⁻)	36V	34V	Input Voltage to Reference		
Analog Signal Voltage			(VIN - VR)	± 6V	± 6V
(V ⁺ - V _A or V _A - V)	30V	25V	Differential Input Voltage		
Positive Supply Voltage to			(VIN - VIN2)	± 6V	± 6V
Reference (V ⁺ - V _R)	25V	25V	Input Current, Any Terminal	30mA	30mA
Negative Supply Voltage to			Power Dissipation (Note 1)	500mW	500mW
Reference (VR - V ⁻)	22V	22V	Operating Temperature Range	-55°C to	+125°C
Positive Supply Voltage to Input			Storage Temperature Range	-65°C to	+150°C
(V+ - VIN)	25V	25V	Lead Temperature (Soldering, 10 sec)		300°C
	т				


General Description

The AHO100 series represents a complete family of junction FET analog switches. The inherent flexibility of the family allows the designer to tailor the device sefection to the particular application. Switch configurations available include dual DPST, dual SPST, DPDT, and SPDT. rds(ON) ranges from 10 ohms through 100 ohms. Parts are pin compatible with the popular DG 100 series.

RETS0126X, Rev A RETS0139X, Rev - RETS0140X, Rev A RETS0140X, Rev A RETS0141X, Rev B RETS0141X, Rev - RETS0145X, Rev B RETS0142X, Rev - RETS0146X,	Rev - RETS0152X, Rev A Rev A RETS0153X, Rev -	RETS0160X, Rev - RETS0162X, Rev A RETS0163X, Rev - RETS0164X, Rev -	(Teradyne W-301)	+25℃		125℃		5°C	(Note 5) 2 Limit	
Parameter	Con	ditions (Note 3)		Min Ma	x Min	Max	Min	Max	(25°C)	Units
Switch ON Resistance (RON)	ID = 10mA	AH0140, AH0141,	AH0145, AH0146	1		20	Ī	20	±5	Ω
		AH0129, AH0133,	AH0139, AH0144	3		60	Į	60	±5	Ω
		AH0126, AH0134,	AH0142, AH0143	8)	150	1	150	± 10	Ω
		AH0153, AH0151,	AH0163, AH0161	1	i	30	1	30	± 5	Ω
		AH0154, AH0152,	AH0164, AH0162	5)	100	1	100	± 10	Ω
Driver Leakage Current (Note 3) (IDL)	VD = VS = -20V		AH0126-AH0146	1		100	1	100	1	nA
	i		AH0151-AH0164	[[2	í	500	ĺ	500	í :	nA
Switch Leakage Current (Note 3) (ISL)	VDS = ±20V	AH0126-1	39, AH0142-144	1	1	100	1	100		nA
		AH0140, AH0141,	AH0145, AH0146	1)	1000	1	1000	1	nA
		AH0151, AH0153,	AH0161, AH0163	1)	1000		1000		nA
		AH0152, AH0154,	AH0162, AH0164	2	- 1	200	1	200	± 10	nA
Logical "1" Input Current (IIII)	VIN = 2.5			6)	120	i	120		μA
Logical "0" Input Current (IIL)	VIN = .8V			1 .		2		2	ł	μA
Positive Supply Current (Switch OFF)	VIN1 = VIN2 = .8V			1)	25	ļ	25	1	μΑ
(Switch ON)	VIN = 2.5V (one driver)]] 3.	o j	3.3	1	3.3	ļ	· mA
Negative Supply Current (Switch OFF)	VIN1 = VIN2 = .8V			-	0	-25		-25	1	μA
(Switch ON)	VIN = 2.5V (one driver)			-1	.8	~2.0	1	-2.0	İ	mA
Reference Input (Enable) Current ON (IREFON)	VIN1 = VIN2 = .8V			-	0	-25	1	-25	ļ	μА
OFF (IREFOFF)	V _{IN} = 2.5V (one driver)			-1	.4	-1.6	1	-1.6	i	mA.
Switch Turn-On Time (Note 4) (ton)	$V_A = \pm 10V$, $R_L = 1k\Omega$	AH0126-1	39, AH0142-144	0.	в	1	1	ł	ł	μS
		AH0140, AH0141,	AH0145, AH0146	1.	0		1	1	i	μ\$
	$V_A = \pm 7.5 V$, $R_L = 1 k\Omega$	AH0151, AH0153,	AH0161, AH0163	1.	0	1	1			· μ5
	1	AH0152, AH0154,	AH0162, AH0164	0.	8		ł	ļ .		μ8
Switch Turn-Off Time (Note 4) (tOFF)	VA = ± 10V, RL = 1kΩ	AH0126-	39, AH0142-144	1	6	1	1]	J	μS
	_	AH0140, AH0141,	AH0145, AH0146	2	5		1.	1		μs
	$V_A = \pm 7.5V$, $R_L = 1k\Omega$	AH0151, AH0153,	AH0161, AH0163	2.	5	į		1		μS
		AH0152, AH0154,	AH0162, AH0164	1.	6		1			μ8

Notes:

- 1. At operating temperatures above 25°C, derate linearly to a maximum of 200mW at +125°C.
- 4. Tested go-no-go only. 5. Class S only.
- 2. $V^+ = +12V$, $V^- = -18V$, $V_R = 0$, unless otherwise specified.
- 3. 25°C limits are guaranteed through 125°C measurements, but may be bench tested at extra cost.





AH2114 DPST Analog Switch

Absolute Maximum Rating	s
V ⁺ Supply Voltage	+25V
V Supply Voltage	-25V
V ⁺ -V ⁻ Differential Voltage	40V
Logic Input Voltage	25V
Power Dissipation (Note 1)	1.36W
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +125°C
Lead Temperature (Soldering, 10 sec.)	+200°C

General Description

The AH2114 is a DPST analog switch circuit comprised of two junction FET switches and their associated driver. The AH2114 is designed to fulfill a wide variety of high level analog switching applications including multiplexers, A to D Converters, integrators, and choppers. Design features include:

Features

- Low ON resistance, typically 75Ω
- High OFF resistance, typically 10 11
- Large output voltage swing, typically ± 10V
- Powered from standard op-amp supply voltages of ± 15V
- Input signals in excess of 1 MHz
- Turn-ON and turn-OFF times typically 1µs

RETS2114X, Rev Prelimi	nary (Teradyne W-301)	+2	+25°C		e 3) !5°C	(Note 3) -55°C			
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Static Drain-Source "ON" Resistance (RON)	IO = 1.0mA, VGS = 0		100		150		150		Ω
Drain-Gate Leakage Current (IOG)	VOS = 20V, VGS = -7V		1.0	i	- 60	1	60	i	nA
FET Gate-Source Breakdown Voltage (VGS)	VOS = 0, IG = 1μA	35	1	35	Ì	35	1		V
Drain-Gate Capacitance (CDG) (Note 4)	VOG = 20V, IS = 0, f = 1MHz	J	5.0		1	i			ρF
Source-Gate Capacitance (CSG) (Note 4)	VOG = 20 V, IO, f = 1MHz	1 .	5.0		ĺ		l		pF
DC Voltage range (V _{IN}) (Note 5)		±9		l	l l		į.	1	V
AC Voltage range (VIN) (Note 4)		±9	1	İ .	1				l v
Input 1 Turn-on time (tON1) (Note 4)	ViN1 = 10V	Į.	60	l	ļ		ļ		ns
Input 2 Turn-on time (tON2) (Note 4)	VIN2 = 10V	1	1.5	l					μS
Input 1 Turn-off time (IOFF1) (Note 4)	VIN1 = 10V		.75		1	1	1	1	μS
Input 2 Turn-off time (tOFF2) (Note 4)	VIN2 = 10V		80	l	1	l	1		ns


Notes:

- 1. Derate linearly at 100°C/W above 25°C.
- 2. $V^+ = +15V$, $V^- = -15V$, unless otherwise specified.
- 3. Temperature limits are guaranteed.

- 4. Guaranteed parameter.
- 5. Tested go-no-go only.

Burn-In Circuit

Metal Can Package (9779HR)



Top View

Switch is shown in Logical "1" position

Note: All capacitors are .1µF every five sockets.



DH0006/DH0008 Current Drivers

Absolute Maximum Ratings

Peak Power Supply Voltage (for 0.1 sec) 60V Continuous Supply Voltage 45V Input Voltage 5.5V Input Extender Current 5.0mA Peak Output Current DH0006H 1.5 Amp

(50ms On/1 sec Off) DH0008H 3.0 Amp Continuous Output Current

(See continuous operating curves.) Operating Temperature

-55°C to +125°C Storage Temperature -65°C to +150°C

General Description

The DH0006 and DH0008 are integrated high voltage, high current drivers designed to accept standard DTL or TTL logic levels and drive a load of up to 400mA at 28 volts for DH0008 and 3A at 45 volts for DH0008H. AND inputs are provided along with an Expander connection, should additional gating be required. The addition of an external capacitor provides control of the rise and fall times of the output in order to decrease cold lamp surges or to minimize electromagnetic interference if long lines are driven.

Since one side of the load is normally grounded, there is

less likelihood of false turn-on due to an inadvertent short in the drive line

Features

- Operation from a single +10V to +45V power supply
- Low standby power dissipation of only 35mW for 28V power supply
- 1.5A, 50ms pulse current capability (DH0006)
- 3.0A, 50ms pulse current capability (DH0008)

RETS0006H, Rev 1A; R (Teradyne W-301)			+2	5°C	+125℃		· -5	5°C	(Note 3) Limit	
Parameter	Conditions		Min	Max	Min	Max	Min	Max	(25°C)	Unit
Logical "1" Output Voltage (VOH)	VCC = 45V, VIN = 2.0V, IOUT = 1.6A	DH0008	42		43		43			
	VCC = 28V, VIN = 2.0V, IOUT = 800mA	DH0008	26.5	ľ	26.5	l	26.5		±.2	
	VCC = 28V, VIN = 2.0V, IOUT = 400mA	DH0006	26.5	ĺ	26.5	1	26.5	i	±.2	
•	VCC = 10V, VIN = 2.0V, IOUT = 150µA	DH0006	8.8		8.8		8.8			
Logical "O" Output Voltage (VOL)	VCC = 45V, VIN = .8V, RL = 1kΩ	DH0006		10		10		10		m
		DH0008		100		100		100	[1	m
Logical "1" Input Current (IIH)	VCC = 45V, VIN = 2.4V			5.0		5.0		5.0	±1.0	μ
	VCC = 45V, VIN = 5.5V			100		100		100	}	μ
ogical "0" Input Current (IIH)	VCC = 45V, VIN = .45V	}		-1.0	1	-1.0	ĺ	-1.0		μ
"OFF" Power Supply Current (ICCOFF)	VCC = 45V			2.0		2.0		2.0		m
"ON" Power Supply Current (ICCON)	VCC = 45V, VIN = 2V	ĺ		8.0		8.0		8.0	1	m
Logical "1" Input Voltage (Note 1) (VIH)		1	2.0		2.0		2.0		1	
Logical "O" Input Voltage (Note 1) (VIN)	1	1		0.8		0.8		0.8		
nput Breakdown Voltage (Note 1) (ByjN)			5.5	1	5.5		5.5			
Rise Time (Note 2) (t _f)	VCC = 28V, RL = 39Ω, VIN = 5V	DH0008		500					1	. п
Fall Time (Note 2) (t _f)	VCC = 28V, RL = 39Ω, VIN = 5V	DH0008		4.0				}		μ
Turn On Time (Note 2) (ton)	VCC = 28V, RL = 39Ω, VIN = 5V	DH0008		1.0				ĺ		μ
Turn Off Time (Note 2) (tOFF)	VCC = 28V, RL = 39Ω, VIN = 5V	DH0008		10						μ.
Rise Time (Note 2) (t _f)	VCC = 28V, RL = 82Ω	DH0006		300					i i	n
Fall Time (Note 2) (tf)	VCC = 28V, RL = 8211	DH0006		1.5						μ
Turn On Time (Note 2) (tON)	VCC = 28V, RL = 82Ω	DH0006		600						'n
Turn Off Time (Note 2) (tOFF)	VCC = 28V, RL = 82Ω	DH0006		5.2						μ
NAND output leakage (IL)	VIN = 0			40		40		40		m'


Notes:

- 1. Tested go-no-go only.
- 2. Guaranteed parameter.

3. Class S only.


Burn-In Circuits

Metal Can Package (8248HR)



Top View

Switching Time Waveforms



DH0011 (SH2001) High Voltage, High Current Driver

Absolute Maximum Ratings

Storage Temperature

87 Collector Voltage (Output) 40V Input Reverse Current 1.0mA Power Dissipation 800mW Operating Temperature Range

-55°C to +125°C -65°C to 150°C

General Description

The DH0011 high voltage, high current driver family consists of hybrid integrated circuits which provide a wide range of variations in temperature range, package, and output current drive capability. A summary of the variations is listed below.

Applications include driving lamps, relays, cores, and other devices requiring several hundred milliamp currents at voltages up to 40V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects the base of the output transistor.

RETS0011X, Rev 0A (Teradyne W-301, HDN-3	0-301-076)	+25°C		+125℃		-55℃		(Note 4)	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	(25°C)	Units
Logical "0" Output Voltage at Output 1 (VOL)	VCC = 4.5V, VIN = (A) (all inputs), IOUT = 250mA VCC = 4.5V, VIN(nand) = (A) VIN(nor) = (B).		.4	1	.45		.45		٧
	IOUT = 250mA		.4	1	.45		.45		٧
Logical "0" Output Voltage at Output 2 (VOL)	VCC = 4.5V, VIN = (B) other inputs at (A), IOUT = (C)		.4	} '	.45		.45		V
	VCC = 4.5V, VIN = (A), IOUT = (C)		.4	i i	.45		.45		٧
Logical "1" Input Current at NAND Inputs (IIH)	VCC = 5.5V, VIN = 4.0V, other inputs at 0, output open		2.0	1	5.0		Ì	i i	μA
Logical "1" Input Current at NOR Input (IIH)	VCC = 5.5V, VIN = 4.0V, other inputs at (A), output open		2.0	1	5.0		1		μA
Logical "0" Input Current at NAND Inputs (IIL)	VCC = 5.5V, VIN = 0, other inputs at 4.0V, output open		-1.6)	-1.5		-1.6	1	mA
Logical "0" Input Current at NOR Input (IIL)	VCC = 5.5V, VIN = 0, other inputs at (A), output open		-1.6	[-1.5		-1.6	,	mA
Logical "1" Output Voltage at Output 2 (VOH)	VCC = 4.5V, VIN = (A), IOUT = 0	2.0		1.8		2.2		±.2	٧
Output Leakage Current (ILOUT)	VCC = 4.5V, VIN = (A), VOUT = 40V		5.0	[200		l		μA
Supply Current (ICC)	VCC = 5.0V, VIN = (A)		30.6	1 .				1	mA
Breakdown Current (IBVCC)	VCC = 8.0V, VIN = (A)		29.6	\			ł		mA
Output Breakdown Voltage (Note 2) (BVCC)	VCC = 4.5V, IOUT = 5µA	40		l				ļ	v
calpar broadann ronago (rioto b) (ar 66)	VCC = 4.5V, IOUT = 200µA		1	40		Ì	İ		v
Logical "1" Input Voltage (Note 2) (V;H)		1.9		1.7		2.1			V
Logical "0" Input Voltage (Note 2) (VIL)			1.1	ì	0.8		1.4		V
Turn-On Time (Note 3) (ton)	VCC = 5.0V		160	Į		l	[Į i	лs
Turn-Off Time (Note 3) (tOFF)	VCC = 5.0V		220	İ	-				ns


Notes:

- 1. See table below for (A), (B) and (C) forcing functions.
- 2. Tested go-no-go only.

- 3. Guaranteed parameter.
- 4. Class S only.

Burn-In Circuit

Metal Can Package (8432HR)



Forcing Functions

	25°C	125°C	-55°C	
A	1.9	1.7	2.1	٧.
B	1.1	0.8	1.4	٧
©	8	7.5	8	mA ·



DH0034 High Speed Dual Level Transistor

Absolute Maximum Ratings VCC Supply Voltage 7.0V **Negative Supply Voltage** ~30V Positive Supply Voltage +25V Differential Supply Voltage 25V Maximum Output Current 100mA Input Voltage +5.5V **Operating Temperature Range** -55°C to +125°C Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 10 sec)

General Description

300°C

The DH0034 is a high speed level translator suitable for interfacing to MOS or junction FET analog switches. It may also be used as a universal logic level shifter capable of accepting TTL/DTL input levels and shifting to CML, MOS, or SLT levels.

Features


- Fast switching tpd0: typically 15ns; tpd1: typically 35ns.
- Large output voltage range: 25V
- Input is TTL/DTL compatible
- Low output leakage: typically 0.1µA
- High output currents: up to ± 100mA

RETS0034D, Rev 3B; RETS0034H, Rev 3A (Teradyne W-301)		+25℃		+125℃		-55℃		(Note 1)		
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25°C)	Units	
Logical "1" Input Current (IIH)	VIN = 2.4V		40		40		40	±4	μΑ	
	V _{IN} = 5.5V		1.0		1.0		1.0		mA	
Logical "0" Input Current (IIL)	V _{IN} = .4V	-0.1	-1.6	-0.1	-1.6	-0.1	-1.6		mA	
Power Supply Current (ICC)	VIN = 4.5V		38		38		38		mA	
· · · · · · · · · · · · · · · · · · ·	V _{IN} = 0	1 1	48	1	48	1	48	1	m A	
Logical "0" Output Voltage (VOL)	VCC = 14.5V, V" = -15V, VIN = 12V,	i		1		1				
	IOUT = 50mA, VGND = 10V	-14.5		-14.5		-14.5			٧	
Output Leakage Current (IL)	VIN = .8V, VOUT = 10V, VCC = 15.5V, V = -15V,	1								
· · · · · · · · · · · · · · · · · · ·	VGND = 10V] .	5.0	j .	5.0		5.0	± 1.0	μA	
Logical "1" Input Voltage (Note 3) (VIH)	VCC = 4.5V	2.0		2.0	1	2.0			٧	
Logical "0" Input Voltage (Note 3) (VIL)	VCC = 4.5V		0.8		8.0	}	0.8		V	
Logical "0" Output Voltage (Note 3) (VOL)	VCC = 4.5V, IOUT = 50 mA	V- + .5	ì	V- + .5	1	V~ + .5	l		١ ١	
Transition Time (Note 4) (t _t)	VCC = 5V, VOUT = 0V, RL = 510Ω		25	ŀ		1	l		n	
	VCC = 5V, RL = 510Ω	1	60	İ	ł	1	ł	1	n	

Notes:

- 1. Class S only.
- 2. $V_{CC} = 5.5V$, $V^- = -25V$, except as otherwise specified.
- 3. Tested go-no-go only.
- 4. Guaranteed parameter, no testing available.

Burn-In Circuits



DH0035 PIN Diode Switch Driver

Absolute Maximum Ratings

 V⁻ Supply Voltage Differential (Pin 5 to Pin 1 or 2)
 40V

 V⁺ Supply Voltage Differential (Pin 1 or 2 to Pin 8 or 9)
 30V

 Input Current (Pin 3 or 7)
 ± 75mA

 Peak Output Current
 ± 1.0 Amps

 Power Dissipation (Note 1)
 1.5W

 Storage Temperature Range
 −65°C to +150°C

 Operating Temperature Range
 −55°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

General Description

The DH0035 is a high speed digital driver designed to drive PIN diodes in RF modulators and switches. The device is used in conjunction with an input buffer such as the DM7830 or DM5440.

The DH0035 is capable of driving a variety of PIN diode types including parallel, serial, anode grounded and cathode grounded. For additional information, see AN-49 PIN Diode Drivers.

Features

Large output voltage swing

■ Peak output current in excess of 1 Amp

■ Inputs TTL/DTL compatible

Short propagation delay

High repetition rate

10ns 5MHz

30V

RETS0035G, Rev 1B (Teradyne W-301)		+25℃		+125℃		-55℃		∆ Limit	
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Logical "1" Input Voltage (Note 3) (VIH)	V _{OUT} = -8V, R _L = 100Ω	2.0		2.0		2.0			\
Logical "0" Input Voltage (Note 3) (VIL)	VOUT = +8V, RL = 100Ω	ı	0.4		0.4		0.4		١ ١
Logical "1" Output Voltage (VOH)	IOUT = -100mA	7.0	1	7.0	Ì	7.0)	1	٠ ا
Logical "0" Output Voltage (VOL)	IOUT = 100mA	1	-7.0	1	-7.0		-7.0		
Positive Short Circuit Current (Note 4) (IOS+)	V _{IN} = 0, R _L = 0, duty cycle ≤ 3%	400		400		400		i l	m
Negative Short Circuit Current (Note 4) (IOS-)	$V_{IN} = 1.5V$, $I_{IN} = 50$ mA, $R_L = 0$, duty cycle $\leq 3\%$	-800	1	-800	}	-800	}	i i	m
Turn-On Delay (Note 4) (tON)	VIN = 1.5V, VOUT = -3V	1	. 15	!	15		15		n
Turn-Off Delay (Note 4) (IOFF)	VIN = 1.5V, VOUT = +3V		30		30	1	30		,
ON Supply Current (ICCON) (Note 5)	VIN = 1.5V, V3 = .4V, IOUT = 0	-60		-60		-60	(, 1	m


Notes

- 1. Derate linearly at 10mW/°C for ambient temperatures above 25°C.
- 2. $V^+ = 10V$, $V^- = -10V$, Pin 5 grounded unless otherwise specified.
- 3. Tested go-no-go only.

- 4. Guaranteed parameter, no testing available.
- 5. Tested on negative supply to guarantee 60µA maximum limit.

Burn-In Circuit

Metal Can (TO-8) Package (8659HR)



Top View

Note: * All capacitors are .1 µF every five sockets.



LH0002 Current Amplifier

Absolute Maximum Ratings

Supply Voltage ± 22V Power Dissipation Ambient Input Voltage (Equal to Power Supply Voltage) Storage Temperature Range -65°C to +150°C -55°C to +125°C Operating Temperature Range ± 100mA Steady State Output Current Pulsed Output Current (50ms On / 1 sec Off) ± 400mA

General Description

The LH0002 is a general purpose thick film hybrid current amplifier that is built on a single substrate.

Features

High input impedance

■ Low output impedance High power efficiency

Low harmonic distortion

■ DC to 30MHz bandwidth

Output voltage swing that approaches supply voltage

■ 400mA pulsed output current

■ Slew rate is typically 200V/µs

■ Operation from ±5V to ±20V

These features make it ideal to integrate with an operational amplifier inside a closed loop configuration to increase

current output. The symmetrical output portion of the circuit also provides a low output impedance for both the positive 180kΩ and negative slopes of output pulses.

The LH0002 is available in an 8-lead low-profile TO-5

Applications


- Line drive
- 30MHz buffer
- High speed D/A conversion
- Instrumentation buffer
- Precision current source

RETS0002X, Rev 2B (Teradyne J-273)	+2	5°C	+12	5℃	-5	5°C	Δ Limit	:
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	(25℃)	Unit
Voltage Gain (Ay)	V _{IN} = ± 10V	0.95		0.95		0.95			
nput Resistance (RIN)	$R_S = 200k\Omega$, $V_{ N} = \pm 1V$	180		180		180			k
Output Resistance (ROUT)	$R_L = 50\Omega$, $V_{IN} = 1V$	1	10		10		10		
Output Voltage Swing (VOUT)	VIN = ± 12V	± 10		± 10		± 10			
	$V_{CC} = \pm 15V$, $V_{IN} = \pm 10V$, $R_{I} = 100\Omega$, $R_{S} = 50\Omega$	±9.5	l	1 .					ļ
C Output Offset Voltage (VOO)	RS = 300Ω		± 30		±30		± 30		n
C Input Offset Voltage (Note 2) (ViO)			± 100		± 100		± 100		n
C Input Offset Current (IjO)			± 10		± 10		± 10		,
Positive Supply Current (ICC+)			10	ļ	10		10		n
legative Supply Current (ICC-)			-10	İ	-10		-10		
Output Leakage Current (Note 2) (IL)	6		± 10	ł	± 10		± 10		,
farmonic Distortion (Note 2)	VIN = 5.0VRMS, f = 1kHz	1	0.5	1				1	,
Bandwidth (Note 2) (Bw)	$V_{IN} = 1.0 V_{RMS}$, $R_{L} = 50 \Omega$, $f = 1 MHz$	30		· '					- MI
Rise time (Note 2) (t _f)	$R_L = 50\Omega$, $\Delta V_{IN} = 100$ mV, $R_S = 50\Omega$		12						
AC Voltage Gain (Ay) (Note 2)	VIN = 3Vp.p. f = 1kHz	0.95	1	0.95		0.95			1
C Input Resistance (RIN) (Note 2)	RS = 200kΩ, VIN = 1VRMS, f = 1kHz	180		180		180			1
AC Output Resistance (ROUT) (Note 2)	RL = 50Ω, VIN = 1VRMS, f = 1kHz	1	10		10		10	l	ŀ
AC Output Voltage Swing (VOUT) (Note 2)	$Rs = 50\Omega$, $f = 1kHz$	± 10		± 10		± 10		i	l

1. $V_1^+ = V_2^+ = 12V$, $V_1^- = V_2^- = -12V$, $R_S = 10k\Omega$, $R_L = 1k\Omega$, unless otherwise 2. Guaranteed parameter, no testing available. specified.

Burn-In Circuit

Metal Can Package



Top View

LH0003 Wide Bandwidth Operational Amplifier

Absolute Maximum Ratings Supply Voltage ± 20V **Power Dissipation** See curve Differential Input Voltage ± 7V Input Voltage Equal to supply **Load Curent** 120mA Operating Temperature Range -55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C General Description
The LH0003 is a general purpose operational amplifier which features: slewing rate up to 70 volts/µsec, a gain bandwidth of up to 30MHz, and high output currents.

Features

■ Very low offset voltage typically 0.4mV
■ Large output swing > ± 10V into 100Ω load

■ High CMRR typically > 90dB
■ Good large signal frequency response: 50kHz to 400kHz depending on compensation

			·,pic	er Compenseson	
	Circuit Gain	C1 pF	C ₂ pF	Siew Rate R _L > 200Ω V/μs	Full Output Frequency RL > 2000 VOUT, ± 10V
	≥40	0	0	70	400
	≥10	5	30	30	350
	≥5	15	30	15	250kHz
	≥2	50	50	5	100
•	≥1	90	90	2	50

Typical Companyation

RETS0003X, Rev 3A (Teradyne W-301) +		+25℃		+125℃		-55℃		
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (V _{IO})	Rs = 100Ω		3.0		3.0		3.0	± 1.0	m۷
Input Offset Current (I _(O))		1	200		200	1	200	±20	nΑ
Input Bias Current (Ip)		l	2.0		2.0	İ	2.0	±0.4	μA
Supply Current (ICC)	VCC = ±20V	·	3.0		3.0		3.0	1 1	mA
Voltage Gain (Ay)	$RL = 100k\Omega$, $VOUT = \pm 10V$	20]	20		20			V/mV
	$R_L = 2k\Omega$, $V_{OUT} = \pm 10V$	15		15		15			V/mV
Output Voltage Swing (VOUT)	RL = 100Ω	±10	ļ.	±10		± 10	Į.		٧
Common Mode Rejection Ratio (CMRR)	-10V ≤ VCM ≤ +10V	70		70		70			dB
Power Supply Rejection Ratio (SVRR)	± 10V ≤ VCC ≤ ± 20V	70]	70		70	Į.		dB
Input Resistance (Note 2) (RIN)		60	1	75		45	ĺ	i i	kΩ


Notes:

- 1. $VCC = \pm 15V$ unless otherwise specified.
- 2. Tested go-no-go only.

3. Class S only.


Burn-In Circuit

Metal Can Package (9694HR)



Top View

Maximum Power Dissipation





LH0004 High Voltage Operational Amplifier

Absolute Maximum Ratings

Supply Voltage, Continuous ± 45V Power Dissipation (See Curve) 400mW Differential Input Voltage ± 7V Input Voltage Equal to supply **Short Circuit Duration** 3 800 Operating Temperature Range -55°C to +125°C -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0004 is a general purpose operational amplifier designed to operate from supply voltages up to \pm 40V. The device dissipates extremely low quiescent power, typically 8mW at 25°C and V_{CC} = \pm 40V.

Features

- Capable of operation over the range of ±5V to ±40V
- Large output voltage typically ±35V
- Low input offset current typically 20nA
- Low input offset voltage typically 0.3mV
- Frequency compensation with 2 small capacitors
- Low power consumption 8mW at ±40V

The LH0004's high gain and wide range of operating voltages make it ideal for applications requiring large output swing and low power dissipation.

The LH0004 is specified for operation over the -55°C to +125°C military temperature range.

Applications

- Precision high voltage power supply
- Resolver excitation
- Wideband high voltage amplifier
- Transducer power supply


RETS0004X, Rev 1B (eradyne w-301)		l		+125℃		-55℃		
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	Limit (25°C)	Units
Input Offset Voltage (ViO)	Rs = 5kΩ		1.0		2.0		2.0	± 0.5	mV
Input Offset Current (I(O)			20		100		100	±5	nA.
Input Bias Current (IjB)			100	1	300	1 .	300	± 20	nA
Large Signal Gain (Ay)	$VOUT = \pm 30V$, $R_L = 100k\Omega$	30	ĺ	10	ľ	10	1		V/mV
Positive Supply Current (ICC+)			150	l	175		175		μA
Supply Voltage Rejection Ratio (SVRR)	$R_S = 5k\Omega$, $\pm 20V \le V_{CC} \le \pm 40V$	70	,	70		70	l		dB
Common Mode Rejection Ratio (CMRR)	$R_S = 5k\Omega$, $-33V \le V_{CM} \le 33V$	70		70		70	[[dB
Negative Supply Current (ICC-)			100	1	135	ł	135	i i	· μA
Output Voltage Swing (VOUT)	$R_L = 10k\Omega$	± 30	ł	± 30	l	±30	1]	v
Input Resistance (Note 3) (RIN)		0.5	Ι.		1	ļ		i	MΩ
Input Voltage Range (Note 2) (V _{IN})		± 10	Ì	± 10	ł	± 10	l		v
Temperature Coefficient of Input Offset		1	1	(1	ľ			
Voltage (Note 3) (ΔV _{IO} /ΔT)	-55°C ≤ TA ≤ +125°C		10		İ	ŀ			μV/°C
Temperature Coefficient of Input Bias Curren		Į.	ļ	ļ]	J			
(Note 3) (Δ _{IO} /ΔT)	-55°C ≤ TA ≤ +125°C		2	1	Ì	i	1		nA/°C
Input Noise Voltage (Note 3) (VN)	$R_S = 1k\Omega$, $5Hz \le 1 \le 1000Hz$	ĺ	10		l	1			μVRMS
Short Circuit Current (Note 3) (IOS)		-50	+50	ł	ł	l	ł	}	mA
Output Voltage Swing (Note 3) (VOUT)	$R_L = 4k\Omega$	± 34	l	±34	l	1			٧

Notes:

- 1. $VCC = \pm 40V$ unless otherwise noted.
- 2. Tested go-no-go only.

- 3. Guaranteed parameter.
- 4. Class S only.

Burn-In Circuit




Top View

Note:

Pin 7 must be grounded or connected to a voltage at least 5 volts more negative than the positive supply (Pin 9). Pin 7 may be connected to the negative supply; however, the standby current will be increased. A resistor may be inserted in series with Pin 7 to Pin 9. The value of the resistor should be a maximum of 100Ω per volt of potential between Pin 3 and Pin 9.

Package Power Dissipation





LH0005A Operational Amplifier

Absolute Maximum Ratings

Supply Voltage ± 20V Power Dissipation (See curve) 400mW Differential Input Voltage ± 15V Input Voltage Equal to supply voltages Peak Load Current ± 100mA Storage Temperature Range -65°C to +150°C Operating Temperature Range -55°C to +125°C 300°C

Lead Temperature (Soldering, 10 sec)

General Description The LHOO05A is a hybrid integrated circuit operational amplifier employing thick film resistors and discrete silicon

semiconductors in its design. The select matching of the input pairs of transistors results in low input bias currents and a very low input offset current, both of which exhibit excellent temperature tracking.

- Very high output current capability: ±50mA into a 100 ohm load
- Low standby power dissipation: typically 60mW at ± 12V
- High input resistance: typically 2M at 25°C
- Full operating range: -55°C to +125°C
- Good high frequency response: unity gain at 30MHz

With no external roll-off network, the amplifier is stable with a feedback ratio of 10 or greater. By adding a 200pF capacitor between pins 9 and 10, and a 200 ohm resistor in series with a 75pF capacitor from pin 4 to ground, the amplifier is stable to unity gain. The unity gain loop phase margin with the above compensation is typically 70 degrees. With a gain of 10 and no compensation the loop phase margin is typically 50 degrees.


RETS0005AX, Rev A (Teradyne W-301)	+2	5℃	+125℃		-55°C		Δ Limit	
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (ViO)	Rs = 0	7	3.0		4.0		4.0	± 1.0	mV
Input Offset Current (I _{IO})	RS = 50kΩ		5.0	}	5.0	1	25	1	nA
Input Bias Current (IgB)	RS = 10kΩ		25	Į.	25	!	125	±5.0	nA
Positive Supply Current (Note 2) (ICC+)	Rs = 0	2.0	5.0	ı	5.0	l	5.0	ł	mA.
Negative Supply Current (Note 2) (ICC-)	RS = 0	-1.0	-4.0	ì	-4.0	l	-4.0	l	mA
Supply Voltage Rejection Ratio (Note 2)		}	1	1	Ì		1	1	i .
(SVRR)	RS = 0, ±8V ≤ VCC ≤ ± 12V	60		}	l	}	ì	ĺ	dB
Common Mode Rejection Ratio (CMRR)	RS = 0, ±7V ≤ VCC ≤ ± 17V, -4V ≤ VCM ≤ 4V	60	l	1	Į.	ļ	ł	1	d₿
Large Signal Gain (Ay)	$R_L = 100k\Omega$, $0 \le V_{CM} \le \pm 5V$	4		3		3	ļ		V/mV
Output Voltage Swing (VOUT)	$R_L = 100\Omega$, $V_{CM} = \pm 11.5V$	±5	l	± 5	l	±4	l	Į.	ν
	RL = 10kΩ, VCM = ± 11.5V	-10	+6	-10	+6	-10	+6	ĺ	V
Input Resistance (Note 3) (RIN)		1.0	1	1	1	ì]	ì	MΩ
Common Mode Rejection Ratio (Note 4)		1				1	1	}	
(CMRR)		1		60	ļ	60	1	l	dB ¹
Supply Voltage Rejection Ratio (Note 4)		1	1	1	l	ĺ	l	1	
(SVRR)	·]	60	ŀ	60		l	d₿

Notes:

- 1. VCC = ± 12V unless otherwise specified.
- 2. These tests guarantee the supply current curve shown below.
- 3. Tested go-no-go only.
- 4. Guaranteed parameter, no testing available


Burn-In Circuit

Metal Can Package (8447HR)




Top View

Supply Current



Maximum Power Dissipation





Z LH0020 High Gain Instrumentation Operational Amplifier

Absolute Maximum Ratings

Supply Voltage ± 22V **Power Dissipation** 1.5W Differential Input Voltage ± 30V ± 15V Input Voltage (Note 1) Output Short Circuit Duration Continuous Operating Temperature Range -55°C to +125°C

Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0020 is a general purpose operational amplifier designed to source and sink 50mA output currents. In addition

to its high output capability, the LH0020 exhibits excellent open loop gain, typically in excess of 100dB. The parameters of the LH0020 are guaranteed over the temperature range of -55°C to +125°C and ± 15 V \leq VCC $\leq \pm 22$ V.

Features

- Low offset voltage typically 1.0mV at 25°C over the entire common mode voltage range
- Low offset current typically 10nA at 25°C
- Offset voltage is adjustable to zero with a single potentiometer
- ± 14V, 50mA output capability

Output current capability, excellent input characteristics, and large open loop gain make the LH0020 suitable for application in a wide variety of applications from precision do power supplies to precision medium power comparator.


RETS0020G, Rev OA	(Teradyne W-301)	+2	+25℃		(Note 3) +125℃		e 3) 5℃	(Note 6)	
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25℃)	Units
Input Offset Voltage (VIO)	$R_S = 10k\Omega$		2.5		4.0		4.0	± 1.0	mV
Input Offset Current (I _{IO})			50	1	100	1	100	± 10	n A
Input Bias Current (I _{IB})			250	i	500	l	500	± 50	nA.
Large Signal Voltage Gain (Ay)	$R_L = 1k\Omega$, $V_{OUT} = \pm 10V$	100	1	50	ļ	50	}		V/mV
Power Supply Rejection Ratio (SVRR)	$\pm 5V \leq V_{CC} \leq \pm 15V$	90	l	90		90		Ì	dB
Common Mode Rejection Ratio (CMRR)	-5 ≤ V _{CM} ≤ +5V	90	1	90	i	90	Ì		dB
Short Circuit Current (IOS)	RL = 0		± 130	ļ	ļ				. mA
Output Voltage Swing (VOLT)	$R_L = 300\Omega$	14.2	1	14.0		14.0		'	V
Supply Current (ICC)	-	i	5.0		l	Ì			mA
Input Resistance (Note 4) (RIN)	1	0.6		l	l	ļ	l]	MΩ
Input Voltage Range (Note 5) (VIN)		± 12	ļ	± 12		± 12			v

- 1. For supply voltages less than \pm 15V, the absolute maximum input voltage is equal to the supply voltage.
- 2. $V_{CC} = \pm 15V$ unless otherwise specified.
- 3. Temperature limits are guaranteed through 25°C testing.

- 4. Tested go-no-go only.
- 5. Guaranteed parameter, no testing available.
- 6. Class S only.

Burn-In Circuit

Metal Can Package (8529HR)



Top View

LH0021 1.0 Amp Power Operational Amplifier

Absolute Maximum Ratings

Supply Voltage ± 18V Power Dissipation See curves Differential Input Voltage ± 30V Input Voltage (Note 1) ± 15V Peak Output Current (Note 2) 2.0 Amps Output Short Circuit Duration (Note 3) Continuous -55°C to +125°C Operating Temperature Range Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0021 is a general purpose operational amplifier capable of delivering large output currents not usually associated with conventional IC Op Amps. The LH0021 will

provide output currents in excess of one ampere at voltage levels of \pm 12V. In addition, both the inputs and outputs are protected against overload. The devices are compensated with a single external capacitor and are free of any unusual oscillation or latch-up problems.

Features

- Output current 1.0 Amp Output voltage swing \pm 12V into 10Ω Wide full power bandwidth 15kHz
- Low standby power 100mW at ± 15V Low input offset voltage and current 3mV and 100nA ■ High slew rate 1.5V/µs
- High open loop gain 100V/mV

The excellent input characteristics and high output capability of the LH0021 make it an ideal choice for power applications such as DC servos, capstan drivers, deflection yoke drivers, and programmable power supplies

The LH0021 is supplied in a 8-pin TO-3 package rated at 20 watts with suitable heat sink.


RETS0021K, Rev OD (T	eradyne J-273A)	+2	+25°C		+125℃		5°C	(Note 7)	
Parameter	Conditions (Note 4)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (VIO)			3.0		5.0		5.0	± 1.0	mV
Input Offset Current (I _{IO})		1	100		300	,	300	± 20	nA.
Input Bias Current (I _B)	1	ì	300	[.	1000		1000	± 50	nΑ
Voltage Gain (Ay)	$RL = 1k\Omega$, $V_{OUT} = \pm 10V$	100		[ļ			V/mV
	$RL = 100\Omega$, $VOUT = \pm 10V$	25	l	25		25	l		V/mV
Supply Current (ICC)	VOUT = 0	1	3.5		3.5	ļ	3.5	}	mA.
Power Supply Rejection Ratio (SVRR)	$\pm 5V \le V_{CC} \le \pm 15V$	80	<u> </u>	80		80	ĺ	Į.	d₿
Short Circuit Current (IOS)	RSC = 0.5Ω	±800	± 1600		!	[.	[l	mA
Output Voltage Swing (VOUT)	RL = 1000	± 13.5	1	± 13.5		± 13.5		{	V
Input Resistance (Note 6) (RIN)		0.3		1		i I			MΩ
Power Consumption (Note 6) (PD)	ļ	}.	105)	105	l	105		mW
Input Voltage Range (Note 5) (VIN)	,	± 12	·	± 12	i	± 12	t	Į	l v
Slew Rate (Note 6) (sr)	$AV = +1$, $RL = 100\Omega$, $C_C = 3000pF$	1.5	İ				ł	Į	V/us
Common Mode Rejection Ratio (CMRR)	-10V ≤ VCM ≤ +10V	70	Ì	70		70	l	l	dB
Temperature Coefficient of Input Offset	ļ	1	1	1		1	}		
Voltage (Note 6) (AVIO/AT)	-55°C ≤ TA ≤ +125°C	1	25	i		1	}	į	μV/°C
Change of Input Offset Voltage with Change		1	l	1		}]	i	['
in Output Power (Note 6) (ΔVIO/ΔVOUT)		ı	15		ì	1	1	1	μV/W
Temperature Coefficient of Input Offset		1	1	1	i	İ	Ì	1	'
Current (Note 6) (JliO/JT)	-55°C ≤ TA ≤ +125°C	1	1.0	ì	i	ĺ	Ì	Ì	nA/°C
Output Voltage Swing (VOUT)	$R_1 = 10\Omega$	± 11	1	1	1	1	}	1	l v
Small Signal Transient Response (Note 6)	1 -		1	1	1	1)	1	1
(tresp)	C _C = 3000pF		1.0	i))	1	l	μ8
Small Signal Overshoot (Note 6) (os)	C _C = 3000pF		20		1	1	j	1	96

Notes:

- 1. Rating applies for supply voltages above ± 15V. For supplies less than ± 15V, rating
 4. VCC = ± 15V, RS = 100Ω, CC = 3000pF, RSC = 0Ω, unless otherwise specified. is equal to supply voltage.
- 2. Rating applies for LH0041G and LH0021K with RSC = 0.
- Rating applies as long as package power rating is not exceeded.
- 5. Tested go-no-go only.
- 6. Guaranteed parameter.
- 7. Class S only.


Burn-In Circuit

Metal Can (TO-3) Package (9312HR)



Top View

Power Dissipation





LH0022 High Performance FET Op Amp

Absolute Maximum Ratings

Supply Voltage ± 22V **Power Dissipation** See graph Input Voltage (Note 1) ± 15V Differential Input Voltage (Note 2) ± 30V Voltage Between Offset Null and V ±0.5V **Short Circuit Duration** Continuous Operating Temperature Range -55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0022 is an FET input operational amplifier with very closely matched input characteristics, very high input

impedance, and ultra-low input currents with no compromise in noise, common mode rejection ratio, open loop gain, or slew rate. This device is internally compensated and is free of latch-up and unusual oscillation problems. The device may be offset nulled with a single 10k trimpot with negligible effect in CMRR.

Features

- Low input offset voltage 100 microvolts typ.
- High open loop gain 100dB typ.
 - Excellent slew rate 3.0V/µs typ. Internal 6dB/octave frequency compensation
- Pin compatible with standard IC Op Amps (TO-5 package)

The LH0022 is intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents and tightly matched input offsets.

The LHO022 provides low cost high performance for such applications as electrometer and photocell amplification, pico-ammeters, and high output impedance buffers.

RETS0022X, Rev E (T	eradyne W-301)	+2	5°C	+1:	25℃	-5	5℃	Δ Limit	
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Unit
Input Offset Voltage (ViO)	RS = 100kΩ		4.0	-	5.0		5.0		m
Input Offset Current (I _{1O}) (Note 8)]	ı	2.0	ł	2000	1	2000	1	1 6
Input Bias Current (I _{IB}) (Note 8)	}		0.05		10	ł	10)	
Supply Current (ICC)	<u>'</u>	1	2.5		2.5	ļ	2.5		
Power Supply Rejection Ratio (SVRR)	$R_S = 10k\Omega$, $\pm 5V \leq V_{CC} \leq \pm 15V$. 80		80		80	l	1] `` (
Common Mode Rejection Ratio (CMRR)	$R_S = 10k\Omega$, $V_{IN} = \pm 10V$	80		80		80	j] ' ,
Large Signal Voltage Gain (Ay)	$R_L = 2k\Omega$, $0 \le V_{OUT} \le \pm 10V$	100	l	50	1	50	i)	- V/I
Output Voltage Swing (Note 4) (VOUT)		- ± 10	ł	± 10	j	± 10	}	Ì	1
Output Short Circuit Current (IOS)	,	į	±50	}	±50		±50	ł	١,
input Voltage Range (Note 6) (VIN)		± 12	}	± 12)	± 12	ļ		1
Output Current Swing (Note 6) (IOUT)	VOUT = ± 10V	± 10	ł	±5	}	±5	J .		1 1
Power Dissipation (Note 6) (PD)		1	75		75	}	75		ĺπ
Input Resistance (Note 6) (RIN)	· ·	1010	l	ļ)		·		Ι.
Slew Rate (Note 7) (sr)		1.5	Į]]	ļ	1	ĺ	V/
Rise Time (Note 7) (tr)		- 1	1.5	1	}]	i '		1
Overshoot (Note 7) (os)		Į.	30	!	ļ].	i !		į.
Temperature Coefficient of Input Offset		1	1		ļ	1	1		i .
Voltage (Note 7) (ΔV _{IO} /ΔT)	· ·	1	10)	ļ	ĺ	1		۷/۰ لیا
Temperature Coefficient of Input Offset		1						•	
Current (Note 7) (ΔI _{IO} /ΔT)		1	Dou	Dies ever	y 10 degr	ees Centi	grade		l
Temperature Coefficient of Input Bias		1	_ :						1
Current (Note 7) (ΔI _{IB} /ΔT)	1	1 .	Dou	bies ever	y 10 degr	ees Centi	grade		1


Notes:

- 1. For supply voltages less than \pm 15V, the absolute maximum input voltage is equal to the supply voltage.
- 2. Rating applies for minimum source resistance of 10k Ω ; for source resistances less than 10k Ω , maximum differential input voltage is $\pm 5V$.
- 3. $V_{CC} = \pm 15V$ unless otherwise specified.
- 4. RL = $1k\Omega$ at 25°C; RL = $2k\Omega$ at 125°C and -55°C.

- The temperature coefficient of these parameters makes testing of them at -55°C both impractical and irrelevant.
- 6. Tested go-no-go only.
- 7. Guaranteed parameter.
- 8. Tested only functionally at 25°C, guarantee by testing at 125°C.


Burn-In Circuits

Dual-In-Line Package (8713HR)




Top View

Metal Can Package (8336HR)



Top View

Maximum Power Dissipation





LH0023G Sample and Hold Circuit

Absolute Maximum Ratings

Supply Voltage (V+ and V-) ± 20V Logic Supply Voltage (VCC) +7.0V Logic Input Voltage (V6) +5.5V Analog Input Voltage (V₅) + 15V Power Dissipation See graph **Output Short Circuit Duration** Continuous Operating Temperature Range ~55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LHO023 is a complete sample and hold circuit including input buffer amplifier, FET output amplifier, analog

signal sampling gate, TTL compatible logic circuitry and level shifting. It is designed to operate from standard ± 15V DC supplies, but provision is made on the LH0023/LH0023C for connection of a separate +5V logic supply in minimum noise applications. The principal difference between the LH0023 and the LH0043 is a 10:1 trade-off in performance on sample accuracy vs sample acquisition time. Devices are pin compatible except that TTL logic is inverted between the two types.

The LH0023 is ideally suited for a wide variety of sample and hold applications including data acquisition, analog to digital conversion, synchronous demodulation, and automatic test setup. It offers significant cost and size reduction over equivalent module or discrete designs.

Features

■ Sample accuracy 0.1% max

■ Hold drift rate 0.5mV/sec typ
■ Sample acquisition time 100µs max for 20V

■ Aperture time 150ns typ
■ Wide analog range ± 10V min
■ Logic input TTL/DTL

■ Offset adjustable to zero with single 10k pot

Output short circuit proof


RETS0023G, Rev OA (1	Feradyne W-301)		+25℃		+125℃		5℃	(Note 4)	
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	(25℃)	Units
Sample (Logic "1") Input Current (IIH)	VIN = 2.4V, VCC = 5.5V		5.0		5.0		5.0	± 1.0	μА
Hold (Logic "0") Input Current (IIL)	VIN = 0.4V, VCC = 5.5V		500	1	500)	500	±50	μА
Negative Supply Current (I ⁻)	$V_5 = 0$, $V_6 = 2.0V$, $V_{11} = 0$	1	6.0	ĺ	6.0	i	6.0		mA
Positive Supply Current (I+)	$V_5 = 0$, $V_6 = 0.4V$, $V_{11} = 0$	1	6.0	1	6.0	l	6.0	i	m.A
VCC Supply Current (ICC)	V ₅ = 0, V ₈ = 5.0V		1.6	1	1.6	ļ	1.6	1	m/
Output Offset Voltage (VOO)	RS = 10kΩ, V5 = 0, V6 = 0 (without null)	1	± 20	İ	±20	ĺ	± 20	±4	m'
Sample Accuracy	VOUT = ± 10V		.10	1	.10	1	.10	1	mV/\
Hold (Logic "0") DC Input Resistance (RINL)		20	1	İ	ĺ	1	i		k
Sample (Logic "1") Analog Input Current (IH)		1.	1.0	l	1.0	ŀ	1.0	1	μ
Pin 1 Leakage Current (IL1)	V5 = ± 10V, V11 = ± 10V		0.2		1.0	1	1.0	}	n/
Sample Acquisition Time (tacq) (Note 2)	VIN = ± 10V, CS = 0.01µF, 2VOUT = 20V		100		100	ĺ	100		μ
Sample (Logic "1") Input Voltage (Note 2)		1	1		ì	ì	ì		
(VIH)	VCC = 4.5V	2.0	1	2.0	Į.	2.0	l		١
Hold (Logic "0") Input Voltage (Note 2) (VIL)	VCC = 4.5V	1	0.8		0.8	Ì	0.8		١,
Analog Input Voltage Range (Note 2) (VIN)		± 10		± 10	ļ	± 10	1		١ ،
Analog Output Voltage Range (Note 2)				i	İ		1		
(VOUT)	R _L ≥ 1kΩ	± 10		± 10		± 10	1]	. 1
Sample (Logic "1") DC Input Resistance		i	i	1	l	l	1		
(Note 2) (RINH)	i	500	1	500	l	500			ks
Slew Rate (Output Amp) (Note 3) (s _r)		1.5		!	1	1	1		V /μ
Drift Rate (Note 3) (d _f)	VOUT = ±5V, CS = 0.01μF		20		250	l	250		mV/
Aperture Time (Note 3) (tag)		.}	300	1	300	1	300	ŀ	n

Notes:


- 1. $V^+ = + 15V$, $V^- = -15V$, $V_{CC} = 5V$ unless otherwise specified.
- 2. Tested go-no-go only.

- 3. Guaranteed parameter.
- 4. Class S only.

Burn-In Circuit



Metal Can Package



Power Dissipation

25 50 75 100 12 TEMPERATURE (°C)

Top View

Note: *Tie for operation with V+ = 15V only.



LH0024 High Slew Rate Operational Amplifier

Absolute Maximum Ratings

General Description

Supply Voltage ± 18V Input Voitage Equal to supply Differential Input Voltage ±5V Power Dissipation 600mW Operating Temperature Range -55°C to +125°C -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

The LH0024 is a very wide bandwidth, high slew rate oper-

ational amplifier intended to fulfill a wide variety of high

speed applications such as buffers to A to D and D to A converters and high speed comparators. The device exhibits useful gain in excess of 50MHz making it possible to use in video applications requiring higher gain accuracy than is usually associated with such amplifiers.

Features

 Very high slew rate 400V/us at Av = +1

Wide small signal bandwidth 70MHz typ 15MHz typ Wide large signal bandwidth

± 12V into 1K High output swing

Offset null with single pot

■ Low input offset

■ Pin compatible with standard IC op amps

The LH0024 combination of wide bandwidth and high stew rate make it an ideal choice for a variety of high speed applications including active filters, oscillators, and comparators as well as many high speed general purpose applications.

RETS0024H, Rev OA	(Teradyne W-301)	+2	5°C	+12	+125℃		+125℃		+125℃						-55℃		
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	Limit (25℃)	Units								
Input Offset Voltage (ViO)	Rs = 50Ω	T	4.0	T	6.0		6.0	± 1.0	mV								
Input Offset Current (I ₁ O)	ļ -		5.0	1	10.0	i	10.0	1 1	μΑ								
Input Bias Current (IIB)	1	J	30	1	40		40		μА								
Power Supply Current (ICC)		1	15		15	[15	1 1	mA								
Large Signal Voltage Gain (Av)	$R_L = 1k\Omega$	4.0		3.0		3.0		1 1	V/mV								
Input Voltage Range (Note 2) (V _{IN})	\ -	± 12	(± 12	ĺ	± 12	1	1 1	٧								
Output Voltage (Note 2) (VOUT)	$R_L = 1k\Omega$	± 12	1	± 10		± 10	i	i i	٧								
Slew Rate (Note 3) (s _f)	$V_{CC} = \pm 15V$, $R_L = 1k\Omega$, $C_1 = C_2 = 30pF$, $AV = +1$	400	l	1	ł	ł	l	1 1	V/μs								
Common Mode Rejection Ratio		ł	1	١.	1	1	1	1									
(Note 3) (CMRR)	$V_S = \pm 15V$, $\Delta V_{IN} = \pm 10V$, $R_S = 50\Omega$	55	ł	55	ł	55	l	1 1	dB								
Power Supply Rejection Ratio		1	i		l	1											
(Note 3) (SVRR)	$\pm 5V \le V_{CC} \le \pm 18V$, Rs = 50Ω	55	1	. 55	l	55	J	1 1	dB								


Notes:

- 1. VCC = ± 15V unless otherwise specified.
- 2. Tested go-no-go only.

- 3. Guaranteed parameter.
- 4. Class S only.

Burn-In Circuit

Metal Can Package (9533HR)





LH0032 Ultra Fast FET Operational Amplifier

Absolute Maximum Ratings

 Supply Voltage
 ± 18V

 Input Voltage
 ± VS

 Differential Input Voltage
 ± 30V

 Power Dissipation
 See Curve

 Operating Temperature Range
 −55°C to + 125°C

 Storage Temperature (Soldering, 10 sec)
 300°C

General Description

The LH0032 is a high slew rate, high input impedance differential operational amplifier suitable for diverse application in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability particularly suit it for comparator applications. It may be used in applications normally reserved for video amplifiers, allowing the use of operational gain setting and frequency response shaping into the megahertz region.

Features

- High slew rate 350V/µs
 High bandwidth 70 MHz
- High input impedance 10'12 min
 Low input bias current 100pA max
 Offset null with single pot
- Low input offset voltage
- No compensation for gains above 50

The LH0032's wide bandwidth, high input impedance and high output capacity make it an ideal choice for applications such as summing amplifiers in high speed D-to-As, buffers in data acquisition systems, and sample and hold circuits. Additional applications include high speed integrators and video amplifiers.

RETS0032G, Rev 2A (Teradyne J-273)	+2	5°C	+12	!5°C	-5	5°C	(Note 6)	
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (V _{IO})	Rs = 100kΩ		`5.0		10.0		10.0	± 1.0	m۷
Input Offset Current (I ₁ O) (Note 4)	Pulse correlated)	.025		25	ì	25		nΑ
	Measured in still air after 7 minutes (Note 3)	l l	.25			ĺ	(ļ	nA
Input Bias Current (I _{IB}) (Note 4)	Pulse correlated	- 1	0.1		50	l	50	1	nA
	Measured in still air after 7 minutes (Note 3)	- 1	1.0		1	}	}	ì	nA.
Power Supply Current (ICC)	Pulse correlated	. (23.0			i		[mA
	Measured in still air after 7 minutes (Note 3)	1	20.0			1		ŀ	mA
Large Signal Gain (Ay) (Note 5)	$R_L = 1k\Omega$, $V_{OUT} = \pm 10V$	48		45		45		1	dB
Common Mode Rejection Ratio (CMRR)	$\Delta V_{IN} = \pm 10V$	50	ł	50		50			dB
Supply Voltage Rejection Ratio (SVRR)	±5V ≤ VCC ≤ ±20V	50	ł	50		50			₫₿
Output Voltage Swing (VOUT)	$R_L = 1k\Omega$	± 10	1	± 10		± 10			V
Input Voltage Range (Note 2) (V _{IN})		± 10	1	± 10		±10			v
Input Resistance (Note 2) (RIN)		106							MΩ
Voltage Gain (Note 3) (Ay)	$R_L = 1k\Omega$, $V_{OUT} = \pm 10V$, $f = 1kHz$	60		57		57			dB
Slew Rate (Note 3) (s _f)	$AV = 1$, $\Delta V_{IN} = 20V$, $R_{L} = 1k\Omega$	350				1			'V/μs
Small Signal Rise Time (Note 3) (tr)	$AV = 1, \Delta V_{IN} = 1V, R_{L} = 1k\Omega$	- 1	20			١			ns
Small Signal Delay Time (Note 3) (td)	$AV = 1, \Delta V_{IN} = 1V, R_{L} = 1k\Omega$	j	25						ns
Temperature Coefficient of Input Offset		1				'			
Voltage (Note 3) (ΔV _{IO} /ΔT)	-55°C ≤ TA ≤ +125°C		150						μV/°C
Setting Time to 1% of Final Value (Note 3)	(1		1		1			ì
(t _{set})	$AV = -1$, $\Delta V_{IN} = 20V$, $R_L = 1k\Omega$		0.5						μs

Notes:


- 1. $VCC = \pm 15V$ unless otherwise specified.
- 2. Tested go-on-go only.
- 3. Guaranteed parameter;

4. 25°C Limit guaranteed by 125°C testing.

5mV max


- 5. The DC limit as tested correlates to the limit shown for f = 1kHz.
- 6. Class S only.

Burn-In Circuit



Top View

Maximum Power Dissipation





LH0033 Fast Buffer Amplifier

Absolute Maximum Ratings

Supply Voltage (V+ - V-) 40V Maximum Power Dissipation (see Curve) 1.5W Maximum Junction Temperature 175°C Input Voltage **Equal to Supplies** Continuous Output Current ± 100mA Peak Output Current ± 250mA Operating Temperature Range -55°C to +125°C -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0033 is a high speed, FET Input, voltage follower/buffer designed to provide high current drive at frequencies from DC to over 100MHz.

The LH0033 will provide \pm 10mA into 1k Ω loads (\pm 100mA

peak) at slew rates of 1500V/µs and exhibits excellent phase linearity up to 20MHz.

It is intended to fulfill a wide range of buffer applications such as high speed line drivers, video impedance transformation, nuclear instrumentation amplifiers, op amp isolation buffers for driving reactive loads and high impedance input buffers for high speed A-to-Ds and comparators.

Features

- Wide range single or dual supply operation
- DC to 100MHz Wide power bandwidth High output drive \pm 10V with 50 Ω load ■ Low phase non-linearity 2 degrees
- Fast rise times
- 2ns ■ High current gain 120dB ■ High input resistance $10^{10}\Omega$

Advantages

- Only +10V supply needed for 5V_p-p video out
- Speed does not degrade system performance
- Wide data rate range for phase ecoded systems
- Output drive adequate for most loads
- Single pre-calibrated package

RETS0033G, Rev 2A	(Teradyne J-273)	+2	5°C	+12	!5℃	-5	5°C	(Note 5) Δ Limit	
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (ViO)	Rs = 100kΩ		± 10		± 15		± 15	±3.0	mV
Input Bias Current (Note 2) (Ig)	Rs = 0	1	0.25	ł	10	ł	10	ļ.	nA
	Rs = 0, measured in still air after 7 minutes	1	!		ŀ	•	j	i	
	(note 4) pulse correlated		2.5			l			nA.
Voltage Gain (Ay)	$V_{iN} = \pm 10V$, $R_L = 1k\Omega$	0.97	i	0.97	Ì	0.97	ł	}	V/V
Output Impedance (ROUT)	$V_{IN} = 1V_{RMS}$, $R_L = 1k\Omega$, $\pm 10\mu A \le 10UT \le \pm 10mA$	1	10)	10	J	10	l	Ω
Output Voltage Swing (VOUT)	$R_L = 1k\Omega$, $V_{IN} = \pm 14V$	± 12	Į.	± 12	ļ	± 12	l	Į.	V
Supply Current (ICC)		l	22.0	[22.0	i	22.0	ł	mA .
Input Impedance (Note 3) (RIN)	1	1010	ł	10 ¹⁰	1	10 ¹⁰	'	1	Ω
Slew Rate (Note 4) (S _f)	$V_{IN} = \pm 10V$, $R_S = 50\Omega$, $R_L = 1k\Omega$	1000	ł	ĺ	1	ļ	ŀ	l* .	V/μ8
Power Consumption (Note 3) (PD)	V _{IN} = 0	1	660	1	660	ì	660	ì	mW
Temperature Coefficient of Input Offset		1	ł	}	1	1]	ì	}
Voltage (Note 4) (\(\Delta\ViO/\Delta\T\)	-55°C ≤ TA ≤ +125°C	1	250	1	1		1	1	μV / °C
Output Voltage Swing (Note 4) (VOUT)	$R_L = 100\Omega$, $V_{IN} = \pm 10V$	±9	1	±9	1	±9	1	ĺ	V
ICC Second Stage Mismatch (AICC)	ICC1 - ICC2	1	10	1	10	ļ	10	l	mA.


- 1. $V_C^+ = V^+ = +15V$, $V_C^- = V^- = -15V$, $R_S = 100k\Omega$, $V_{IN} = 0$ unless otherwise noted.
- 4. Guaranteed parameter.

2. 25°C limit is guaranteed by testing at 125°C.

5. Class S only.


3. Tested go-no-go only.

Burn-In Circuit



Top View

Power Dissipation



Note: Case is electrically isolated.

± 1V to ± 18V

LH0036 Instrumentation Amplifier

Absolute Maximum Rating	S
Supply Voltage	± 18V
Differential Input Voltage	± 30V
Input Voltage Range	± VCC
Shield Drive Voltage	± Vcc
CMRR Preset Voltage	. ± VCC
CMRR Trim Voltage	± VCC
Power Dissipation (Note 1)	1.5W
Short Circuit Duration	Continuous
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

General Description

The LH0036 is a true micro power instrumentation amplifier designed for precision differential signal processing. Extremely high accuracy can be obtained due to the 300MΩ input impedance and excellent 100dB common mode rejection ratio. It is packaged in a hermetic TO-8 package. Gain is programmable with one external resistor from 1 to 1000. Power supply operating range is between \pm 1V and \pm 18V. Input bias current and output bandwidth are both externally adjustable or can be set by internally set values.

Features

- $300M\Omega$ ■ High input impedance ■ High CMRR 100dB Single resistor gain adjust 1 to 1000 Low power 90μW
- Wide supply range
- Adjustable input bias current Adjustable output bandwidth
- Guard drive output

RETS0036G, Rev OB ((Teradyne W-301)		+25℃		!5℃	-5	5℃	(Note 5) Limit		
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min.	Max	(25℃)	Units	
Input Offset Voltage (ViO)	$R_S = 1k\Omega$, $V_{CM} = 0$		±1.0		±2.0		± 2.0	±0.5	mV	
Output Offset Voltage (VOO)	$RS = 1k\Omega$, $VCM = 0$	l	±5.0		± 6.0		± 6.0	1	mV	
Input Offset Current (I ₁ O)	VCM = 0	ł	±40		±80		± 80	± 10	nA	
Input Bias Current (Ig)	VCM = 0		± 100		± 150		± 150	± 20	nA	
Voltage Gain Deviation	10V = 10V	ľ	± 1.0		± 1.0		± 1.0	į .	96	
•	∆VIN = 0.1V	1	± 1.0		± 1.0		± 1.0	,	%	
	∆VIN = 10mV	ŀ	±1.0		± 1.0		± 1.0	[%	
Power Supply Current (ICC)		ł	400		400		400		μΑ	
Common Mode Rejection Ratio (CMRR)	$AV = 1, -10V \le VIN \le +10V$	ł	± 2.5		± 2.5		± 2.5	1	mV/V	
	$AV = 100, -10V \le VIN \le +10V$	ļ	± 250		± 250	İ	±250	}	۷/۷µ	
Power Supply Rejection Ratio (SVRR)	$A_V = 1$, $\pm 5V \le V_{CC} \le \pm 15V$	1	± 2.5		± 2.5		± 2.5	1	mV/V	
	$AV = 100, \pm 5V \le VCC \le \pm 5V$	į	±0.25		±0.25		±0.25	\	mV/V	
Output Voltage Swing (Note 3) (VOUT)	$R_L = 10k\Omega$	± 10	{	± 10	1	± 10	ł	1	٧	
	$V_{CC} = \pm 1.5V, R_L = 100k\Omega$	±0.6		±0.6	l	±0.6	ļ	4	V	
Input Voltage Range (Note 3) (VIN)		1 ± 10	<u> </u>	± 10	l	± 10	[v	
Common Mode Rejection Ratio (Note 4)		1)		J		ł	[
(CMRR)	$AV = 10$, $\Delta RS = 1k\Omega$		0.25		0.25		0.25	i l	mV/V	
Guard Drive Output		4.5	5.5	4.5	5.5	4.5	5.5		v	
CMRR Trim		4.5	5.5	4.5	5.5	4.5	5.5	1	l v	
Supply Voltage Range (VCC) (Note 3)			± 18		± 18	1	± 18	i i	v	


- 1. The maximum junction temperature is 150°C. For operation at elevated temperatures derate the G package on a thermal resistance of 90°C/W above 25°C.
 - 4. Guaranteed parameter.
- 2. $V_{CC} = \pm 15V$ unless otherwise specified. Temperature limits guaranteed through 25°C testing.

5. Class S only.

3. Tested go-no-go only.

Burn-In Circuit

Metal Can (TO-8) Package (9316HR)





LH0037 Low Cost Instrumentation Amplifier

Absolute Maximum Ratings ± 22V Differential Input Voltage ± 30V Input Voltage Range, Shield Drive Voltage ± VCC CMRR Preset Voltage, CMRR Trim Voltage ± VCC Power Dissipation (Note 1) 1.5W **Short Circuit Duration** Continuous -55°C to +125°C Operating Temperature Range Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 10 sec)

General Description

The LH0037 is a true instrumentation amplifier designed for precision differential signal processing. Extremely high accuracy can be obtained due to the 300MΩ input immediance and excellent 100dB common-mode rejection ratio. It is packaged in a hermetic TO-8 package. Gain is programmable with one external resistor from 1 to 1000. Power supply operating range is between ±5V and ±22V.

Features

High input impedance

100dB

High CMRR Single resistor gain adjust

1 to 1000 250mW

Low powerWide supply rangeGuard drive output

±5V to ±22V

RETS0037G, Rev OB	(Teradyne W-301)	+25℃		C +125%		-5	5℃	(Note 4)	
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (V _{IO})	RS = 1kΩ		± 1.0		±2.0		±2.0	±.5	mW
Input Bias Current (I _{IB})	ł	1	±0.5	}	± 1.5	{	± 1.5	±.2	μΑ
Input Offsent Current (I _{IO})		1	± 100	.	± 200	{	± 200	ſ	nA
Output Offset Voltage (VOO)	R _S = 1kΩ		± 5.0	(±6.0	ĺ	±6.0	l	mΫ
Supply Current (ICC)		[8.4	(8.4	ł	8.4		mA
Input Voltage Range (Note 3)(V _{IN})	Differential or Common Mode	± 12	l	± 12	i	± 12	ł	l	V
Power Supply Rejection Ratio (SVRR)	Ay = 1	ı	± 2.5		± 2.5	1	± 2.5		mV/V
	$AV = 100, \pm 5V \le VCC \le \pm 15V$	1	±.25	}	±.25)	±.25]	mV/V
Common Mode Rejection Ratio (CMRR)	ARS = 1k, Ay = 1	ł	± 2.5	ł	± 2.5	1	±2.5	1	mV/V
	\(\text{ARS} = 1k, \text{ Ay} = 10 \text{ (Note 5)}	1	± 0.25	ļ	±0.25]	±0.25	Ì	mV/V
	$\Delta R_S = 1k$, Ay = 100	. 1	±.10	ļ	±.10	l	±.10		mV/V
Output Voltage (VOUT)	RL = 2kΩ	± 10	l	± 10	}	± 10	İ	1	(v
Gain error (EAV)	AVCL = 1, AVCL = 100	1.	±1	ļ	±1	[±1	Ì	96
Guard Drive Output		±4.5	± 5.5	±4.5	± 5.5	±4.5	±5.5	İ	v
CMRR Trim		± 4.5	±5.5	±4.5	±5.5	±4.5	±5.5	ì	· v
Supply Voltage range (VCC) (Note 3)	}	1	±22	ĺ	± 22	Ì	± 22	{	v

Notes:

 The maximum junction temperature is 150°C. For operation at elevated temperatures, derate at 90°C/W.


300°C

- 4. Class S only.
 - 5. Guaranteed parameter.

2. $V_{CC} = \pm 15V$, $V_{S} = 0$, unless otherwise noted. 3. Tested go-no-go only.

Burn-In Circuit

Metal Can Package





LH0038 True Instrumentation Amplifier

Absolute Maximum Ratings

± 18V Supply Voltage ± 1V Differential Input Voltage (Note 1) Input Voltage ± VCC Power Dissipation (See Curve) 500mW Short Circuit Duration Continuous -55°C to +125°C Operating Temperature Range -65°C to +150°C Storage Temperature Lead Temperature (Soldering, 20 sec) 300°C

General Description

The LH0038 is a precision true instrumentation amplifier (TIA) capable of amplifying very low level signals, such as

thermocouple and low impedance strain gauge outputs. Precision thin film gain setting resistors are included in the package to allow the user to set the closed-loop gain from 100 to 2000. Since the resistors are of a homogenous single chip construction, they track almost perfectly so that temperature variations of closed loop gain are virtually

LH0038 exhibits excellent CMRR, PSRR, gain linearity, as well as extremely low input offset voltage, offset voltage drift and input noise voltage.

The devices are provided in a hermetically sealed 16-lead

Features

■ Ultralow offset voltage

25µV tvp., 100µV max

Ultralow offset drift

0.25 µV/°C max

Ultralow input noise

0.2µV p∙p 100, 200, 400, 500, 1k, 2k

■ Pin strap gain options Excellent PSRR and CMRR 120 dB

RETS0038D, Rev 1B (1	Teradyne W-301)	+2	5℃	+12	5℃	~5	5°C	(Note 2)	
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltagge (V _{IO})	RS = 50Ω, VCM = 0		± 100		± 125		± 125		μV
Output Offset Voltage (VOO)	RS = 50Ω, VCM = 0		± 10		± 15		± 15	1 1	mV
Input Bias Current (Ip)	VCM = 0		± 100		± 200		±200)	nA
Input Offset Current (I _I O)	VCM = 0		±5		± 8		±8)	n.A
Gain Error (EAV)	AVCL = 100 .	- (±0.3		±0.3	İ	±0.3	\	94
	AVCL = 175		±0.3		±0.3		±0.3		94
	AVCL = 200	4	±0.3		±0.3		±0.3	Į į	96
	AVCL = 1000		±0.5		±0.5		±0.5	J i	94
	AVCL = 2000	1	± 2.0	'	±2.0		±2.0	1	96
Output Voltage (VOUT)	RL = 10kΩ	10		10		10	}	1	١ ١
·	$R_L = 10k\Omega$		-10		-10		-10	}	١ ١
Output Short Circuit Current (IOS)		2.0	10.0				l	1	m/
	}	-10	-2		٠.		[.		m/
Power Supply Rejection Ratio (SVRR)	±5V < VCC < ±15V, ACVL = 100	}	±20	,	± 20	1	±20		μ٧/\
		94	i '	94		94	1	1	dl
	±5V < VCC < ± 15V, AVCL = 1000	ļ	±3.2		± 3.2	١.	±3.2	ì	μV/\
		114		114		114	ŀ	1	d
Common Mode Rejection Ratio (CMRR)	-10V < VCM < 10V, AVCL = 100	í	± 20		± 20	ļ	±20	ļ	٧/٧μ
	}	94	}	94		94	i		d
	-10V < VCM < 10V, AVCL = 1000	ì	± 2.0		± 2.0]	±2.0	i	1/ ۷μ
		114	1	114		114	İ	1	ď
Supply Current (ICC)		{	2.0	1		1	i	1	m/
Guard Voltage Error (EGV)	VCM = 0V, V+ = +5V, V- = -25V	-100	100	-100	100	-100	100	1	m'
	VCM = 0V, V+ = +25V, V- = -5V	-100	100	-100	100	-100	100	ļ	m'
Guard Offset (VGO)	VCM = 0	1	±0,1		±0.1	1	± 0.1	l	['
Supply Voltage Range (VCC) (Note 2) Temperature Coefficient of Input Offset		±5	± 18	±5	± 18	±5	±18		·
Voltage (ΔV _{IO} /ΔT) (Note 5) Common Mode Input Voltage Range (V _{CM})	AVCL = 2000, -55°C ≤ TA ≤ 125°C		±0.25		ļ				μV/°
(Note 4)) ± 10	1	± 10	i	± 10	1	1	

- 1. The inputs have diode over-voltage protection. Excessive currents will flow for differential voltages in excess of ± 1V. Input current should be limited to 10mA.
- 2. Class S only.

- 3. $V_C = \pm 15V$, unless otherwise specified.
- 4. Tested go-no-go only.
- 5. Guaranteed parameter.

Burn-In Circuit


OUTPUT SENSE OFFSET ADJUST NV. INPÜT 10kΩ NON. INV. INPUT. GUARD, CASE R200 10

Dual-In-Line Package

(9897HR)

Note: "Guard output is connected to the case.

Power Dissipation





LH0041 0.2 Amp Power Operational Amplifier

Absolute Maximum Ratings

Supply Voltage ± 18V **Power Dissipation** See Curves Differential Input Voltage ± 30V Input Voltage (Note 1) ± 15V Peak Output Current (Note 2) 0.5A Output Short Circuit Duration (Note 3) Continuous **Operating Temperature Range** -55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0041 is a general purpose operational amplifier capable of delivering large output currents not usually associated with conventional IC Op Amps. The LH0041 delivers currents of 200mA at voltage levels closely approaching

the available power supplies. In addition, both the inputs and outputs are protected against overload. The devices are compensated with a single external capacitor and are free of any unusual oscillation or latch-up problems.

Features

•	Output current	0.2A
	Output voltage swing	± 13V into 100Ω
	Wide full power bandwidth	15kHz

Low standby power 100mW at ± 15V
Low input offset voltage 3mV
and current 100nA

■ High slew rate 1.5V/µs
■ High open loop gain 100V/mV

The LH0041 is particularly suited for applications such as torque driver for internal guidance systems, diddle yoke driver for alpha-nueric CRT displays, cable drivers, and programmable power supplies for automatic test equipment.


RETS0041X, Rev 2A (Teradyne J-273A)		+25℃		5℃	-5!	-55℃		
Parameter	Conditions (Note 4)	Min	Max	Min	Max	Min	Max	Limit (25℃)	Unite
Input Offset Voltage (ViO)			3.0		5.0		5.0	± 1.0	m\
Input Offset Current (I)()		l	100	i	300		300	± 20	n.
Input Bias Current (I _{IB})		(300	1 1	1000	1 1	1000	±50	l n
Voltage Gain (Ay)	RL = 1k\(\Omega\), RS = 0\(\Omega\), VOUT = ± 10V	100		! !				}	V/m
•	$R_L = 100\Omega$, $R_S = 0\Omega$, $V_{OUT} = \pm 10V$	25		25	ĺ	25		1	V/m
Supply Current (ICC)	$Rs = 0\Omega$, $VOUT = 0V$	[3.5	1	3.5		3.5	ł	l m
Power Supply Rejection Ratio (SVRR)	±5 ≤ VCC ≤ ± 15V	80		80		80	l	1	, ا
Common Mode Rejection Ratio (CMRR)	-10V ≤ VCM ≤ +10V	70		70		70		1	
Output Voltage Swing (VOUT)	$R_L = 100\Omega$	± 13.0		± 13.0		± 13.0		Í	1
Short Circuit Current (IOS)	R _{SC} = 3.3Ω	ì	± 300	! !		!		l	, ,
Input Resistance (Note 6) (RIN)		0.3]	İ				, N
Input Voltage Range (Note 6) (VIN)	•	± 12	ľ	± 12	i	± 12		ĺ	[
Power Consumption (Note 6) (PD)	· ·	i	105		105	1	105	ł	m
Slew Rate (Note 6) (sr)	$A_V = +1$, $R_L = 100\Omega$, $C_C = 3000pF$	1.5] :	1		V/,
Temperature Coefficient of Input Offset		1 .		1 1				1	
Current (Note 6) (AliO/AT)	-55°C ≤ TA ≤ +125°C	ĺ	1.0					}	nA/°
Small Signal Transient Response		1	İ	[i]			
(Note 6) (tresp)	CC = 3000pF	[.1.0	i i					,
Small Signal Overshoot (Note 6) (os)	CC = 3000pF	ĺ	20			1			,

Notes

- Rating applies for supply voltages above ± 15V. For supplies less than ± 15V, rating is equal to supply voltage.
- 2. Rating applies with RSC = 0.
- 3. Rating applies as long as package power rating is not exceeded.
- 4. $V_{CC} = \pm 15V$, $R_S = 100\Omega$, $C_C = 100pF$ unless otherwise specified.
- 5. Tested go-no-go only.
- 6. Guaranteed parameter.
- 7. Class S only.


Burn-In Circuit

Metal Can Package (8666HR)



Top View

Power Dissipation





LH0042 Low Cost FET Operational Amplifier

Absolute Maximum Ratings

 Supply Voltage
 ± 22V

 Power Dissipation (see Curve)
 500mW

 Input Voltage (Note 1)
 ± 15V

 Differential Input Voltage (Note 2)
 ± 30V

 Voltage Between Offset Null and V
 ± 0.5V

 Short Circuit Duration
 Continuous

 Operating Temperature Range
 −55° C to +125° C

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0042 is a FET input operational amplifier with very closely matched input characteristics, very high input im-

pedance, and ultra-low input currents with no compromise in noise, common mode rejection ratio, open loop gain, or

Features

- Low input offset current
- Low input offset drift
- Low input offset voltage 100µV typ.
- High open loop gain 100dB typ.
 Excellent slew rate 3.0V/µs typ.
- Internal 6dB/octave frequency compensation
- Pin compatible with standard IC op amps

The LH0042 is intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents and lightly matched input offsets. The LH0042 provides low cost high performance for such applications as electrometer and photocell amplification, pico-ammeters, and high input impedance buffers.

Special electrical parameter selection and custom built circuits are available on special request.

RETS0042X, Rev A (T	eradyne W-301)	+2	5°C	+12	5°C	5	5℃	Limit)	
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Units	
Input Offset Voltage (VIO)	RS = 100kΩ		20		20		20		mV	
Input Offset Current (Note 6) (I ₁ O)	}	ĺ	5.0	İ	5000	ľ	5000		pA.	
Input Bias Current (Note 6) (Ig)		ļ	.025	}	50	1	50	1	nΑ	
Supply Current (ICC)		1 .	3.5	Ì	3.5	ĺ	3.5	ļ	mA.	
Power Supply Rejection Ratio (SVRR)	$RS = 10k\Omega$, $\pm 5V \le VCC \le \pm 15V$	70	}	70		70	i	i	d₿	
Common Mode Rejection Ratio (CMRR)	$RS = 10k\Omega$, $VIN = \pm 10V$	70	i	70	l	70		ł	d₿	
Large Signal Voltage Gain (Ay)	$R_L = 1k\Omega$, $V_{OUT} = \pm 10V$	50	}	50	1	50	i	ì	V/mV	
Output Voltage Swing (VOUT)	$R_L = 1k\Omega$, $T_A = 25^{\circ}C$ ($R_L = 2k$,		!	ļ	ĺ	ĺ	i		1	
	-55°C ≤ TA ≤ 125°C	±10	1	± 10	ì	± 10	Ì	1	l v	
Output Short Circuit Current (IOS)	1	l	±50	1	. ± 50		± 50	ł	mA.	
Input Voltage Range (Note 5) (V _{IN})	1	± 12	1	± 12	Ì	± 12	ļ	ļ	v	
Output Current Swing (Note 5) (IQUT)	VOUT = ± 10V	± 10		±5		±5	l	l	mA.	
Power Dissipation (Note 5) (PD)	1	1	105	l	105		105		- mW	
Slew Rate (Note 4) (sr)		1.5		l	l	l	į		V/µs	
Rise Time (Note 4) (t _f)	`)	ì	1.5	1	ł				μ\$	
Overshoot (Note 4) (os)		1	30	1		{	į .		96	
Temperature Coefficient of Input Offset	1 .	ł	1	1	[l	1		
Voltage (Note 4) (ΔV _{IO} /ΔT)	-55°C ≤ TA ≤ +125°C	į	30	ļ	ł	1	1	{	μV/°C	
Temperature Coefficient of Input Offset	, ,	i							1	
Current (Note 4) (ΔI _{IO} /ΔT)	-55°C ≤ TA ≤ +125°C	1	Dou	bles ever	y 10 degr	ees Centi	grade		1	
Temperature Coefficient of Input Bias		- 1								
Current (Note 4) (ΔI _{IB} /ΔT)	-55°C ≤ TA ≤ +125°C	Doubles every 10 degrees Centigrade								

Notes

- 1. For supply voltages less than \pm 15V the absolute maximum input voltage is equal to the supply voltage.
- 2. Rating applies for minimum source resistance of $10k\Omega$. For source resistances less than $10k\Omega$ maximum differential input voltage is $\pm 5V$.
- 3. $VCC = \pm 15V$ unless otherwise specified.

4. Guaranteed parameter.

- 5. Tested go-no-go only.
- 6. Guaranteed at 25°C through 125°C testing.

Burn-In Circuits

Dual-In-Line Package Header Package Maximum Power Dissipation (8713HR) (9336HR) 14 NC OWER DISSIPATION (mW) 700 +15V 13 NC NON INVERT. 500 TO 5 AND DIP INVERT 400 11 OUTPUT NC 300 NON-INVERT 200 OFFSET NULL 100 OUTPUT O -15 V 50 TEMPERATURE (°C) Top View Top View



LH0043 Sample and Hold Circuit

Absolute Maximum Ratings

Supply Voltage (V+ and V-) ± 20V Logic Input Voltage (V6) ± 5.5V Analog Input Voltage (V5) ± 15V Power Dissipation See Graph Output Short Circuit Duration Continuous -55°C to +125°C Operating Temperature Range Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0043 is a complete sample and hold circuit including input buffer amplifier, FET output amplifier, analog signal sampling gate, TTL compatible logic circuitry and level

shitting. It is designed to operate from standard ± 15VpC supplies. The principal difference between the LH0023 and the LH0043 is a 10:1 trade-off in performance on sample accuracy vs. sample acquisition time. Devices are pin compatible except that TTL logic is inverted between the two types.

The LH0043 is ideally suited for a wide variety of sample and hold applications including data acquisition, analog to digital conversion, synchronous demodulation, and automatic test setup. It offers significant cost and size reduction over equivalent module or discrete designs. Each device is available in a hermetic TO-8 package and is completely specified over both full military and instrument temperature ranges.

Features

■ Sample acquisition time 15µs max for 20V
.4µs typ for 5V
■ Aperture time 20ns typ

Hold drift rate 1mV/s typ

Sample accuracy 0.1% max
Wide analog range ± 10V min
Logic input TTL/DTL

■ Offset adjustable to zero with single 10k pot

Output short circuit proof


RETS0043G, Rev 4B (T	eradyne W-301)	+2	5℃	+12	25℃	-5	5°C	(Note 4) Δ Limit	
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	(25°C)	Unit
Sample (Logical "0") Input Current (I)L)	V ₆ = 0.4V		-1.5		-1.5		-1.5		9
Hold (Logical "1") Input Current (IIH)	V ₆ = 2.4V		5.0		5.0	ł	5.0	± 1.0	μ.
Negative Supply Current (ICC-)	V5 = 10V, V6 = 2V, V11 = 0	l	-22	!	-22	ļ	-22		rr
Positive Supply Current (ICC+)	V5 = 10V, V6 = 0.4V, V11 = 0		18		18	l ·	18		m
Output Offset Voltage (VOO)	$V_5 = V_6 = Ground, R_S = 10k\Omega$!	± 40	ļ	± 40]	± 40	±8	п
Sample Accuracy	$V_{OUT} = \pm 10V$, $R_L = 1k\Omega$		0.1	l	0.1	Į	0.1		ĺ
Analog Input Current (IIN)	$V_6 = 0.8V$	i	5.0	!	5.0		5.0		
Drift Rate (dr) (Note 3)	$V_5 = \pm 10V$, $V_6 = 2.4V$, $C_5 = 0.01 \mu F$		2.5	·	2500	ļ	2500		mV
Output Amplifier Slew Rate (s _f) (Note 3)	VOUT = Sy, CS = .001μF	1.5	ł	1.5	l	1.5	ł		V/
Hold (Logical "1") Input Voltage (Note 2) (VIH)		2.0		2.0	}	2.0	!		
Sample (Logical "0") Input Voltage		[Ì	1	ł	l	1	
(Note 2) (V _{IL})		1	0.8	ì	0.8	ļ	0.8		
Analog Input Voltage Range (Note 2) (VIN)		± 10	(± 10		± 10	i	ľ	
DC Input Resistance (Note 2) (RIN)		1010	i			i	ì		
Analog Voltage Output Range (Note 2)	•	1		ĺ	[i	i	{	
(V _{OUT})	$R_L = 1k\Omega$	± 10	}	}			ļ		
Pin 1 Leakage Current (Note 3) (IL1)	VCC = ± 10V, V11 = ± 10V		.025	Į.	25	ĺ	25	ĺ	
Drift Rate (Note 3) (d _f)	VOUT = ± 10V, CS = 0.001µF	1	.025	ļ	25	}	25	1	mV/r
Aperture Time (Note 3) (tap)		1	60		60	!	60		
Sample Acquisition Time (Note 3) (tacq)	ΔVOUT = 20V, CS = 0.001μF	ł	15	1	15	ļ	15] .	,
	ΔVOUT = 20V, CS = 0.01μF	1	50	1	50		50		
Analog Voltage Output Range (Note 3)	·	1	ł	l	}	l	}	l .	Į
(V _{OUT})	RL = 2kΩ	1	l	± 10		± 10	l	ļ	l

Notes


- V⁺ = +15V, V⁻ = -15V Unless otherwise specified. Temporary limits are guaranteed through 25°C testing.
- 3. Guaranteed parameter.
- 4. Class S only.

2. Tested go-no-go only. Burn-In Circuit

Metal Can (TO-8) Package (9806HR)



Power Dissipation





LH0044/LH0044A Precision Low Noise Operational Amplifier

Absolute Maximum Ratings

Supply Voltage ± 20V 600mW Power Dissipation (See Curve) Differential Input Voltage (Note 1) ± 15V input Voltage (Note 2) ± 15V Output Short Circuit Duration Continuous Operating Temperature Range -55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Temperature Range (Soldering, 10 sec) 300°C

General Description

The LH0044 is a low noise, ultra-stable, high gain, precision operational amplifier family intended to replace either chopper-stabilized monolithic or modular amplifiers. The devices are particularly suited for differential mode, inverting, and non-inverting mode applications requiring very low initial offset, low offset drift, very high gain, high CMRg, and high PSRR. In addition, the LH0044 Series' low initial offset and offset drift eliminate costly and time consuming null adjustments at the systems level. The superior performance afforded by the LH0044 Series is made possible by

advanced processing and testing techniques, as well as active laser trim of critical metal film resistors to minimize offset voltage and drift. Unique construction eliminates thermal feedback effects.

The LH0044 Series is an excellent choice for a wide range of precision applications including strain gauge bridges, thermocouple amplifiers, and ultrastable reference amplifiers.

The device is available in standard TO-5 op amp pinout and is compatible with LM108A, LM725, and LM741 type amplifiers

RETS0044X, Rev -; RET (Teradyne W-301)	50044AX, Rev –		+2	5℃	+12	5℃	-5	5℃	Limit	
Parameter	Conditions (Note 3)		Min	Max	Min	Max	Min	Max	(25℃)	Units
Input Offset Voltage (VIO)	$V_{CM} = 0V$, $R_S = 50\Omega$	0044		50		150		150		μ۷
		0044A		25	ĺ	75	١	75		μ۷
Input Offset Current (I _{IO})		0044		5		5	i	10	1	nA.
•		0044A		2.5		2.5		5.0	Į.	nA.
Input Bias Current (I _{IB})	•	0044		30	ì	30		100	±6	n A
		0044A		15	Į.	15	ļ	50	±5	nA.
Power Supply Rejection Ratio (SVRR)	±5 ≤ VCC ≤ ± 15V		114		114		114			dB
Common Mode Rejection Ratio (CMRR)	-10V ≤ VCM ≤ +10V		114	1	114		114	ì	۱·	d₿
Open Loop Voltage Gain (Ay)	$R_L = 10k\Omega$, $V_{OUT} = \pm 10V$		114		114		114	ļ		dB
Output Voltage Swing (VOUT)	$R_L = 10k\Omega$	0044	± 12	1	± 12		± 12	1	Ì	v
		0044A	± 13	1	± 13		± 13	l	<u> </u>	\ v
Power Supply Current (ICC)	IL = OA	0044		4.0		4.0		4.0	± 1.0	mA.
· · · · · · · · · · · · · · · · · · ·		0044A		3.0	ļ.	3.0	}	3.0	± 1.0	m A
Power Dissipation (Note 4) (Pd)		0044		120		120	1	120		mW
•		0044A		90		90]	90		mW
Differential Input Impedance (Note 4) (RIN)		0044	2.5		2.5	i	2.5		ļ.	MΩ
		0044A	5.0		5.0		5.0	j		MΩ
Temperature Coefficient of Input Offset	-55°C ≤ TA ≤ +125°C	0044		1.0	ļ	}	}	}	ł	μV/°C
Voltage (Note 5) (ΔVIO/ΔT)		0044A		0.5		l		}		μV/°C
Temperature Coefficient of Input Offset	-55°C ≤ TA ≤ +125°C	0044		80	Ì	1	Ì]	1	pA/°C
Current (Note 5) (AliO/AT)		0044A		40	ļ	į	ļ	ļ	į.	pA/°C
Temperature Coefficient of Input Bias Current	-55°C ≤ TA ≤ +125°C	0044		600	i	ĺ	j			pA/°C
(Note 5) (Δl _{IB} /ΔT)	,,	0044A		300	ł	1	}	}	1	DA/°C
Long Term Stability (Note 5)	t = 1 month	0044		2.0	l	İ	i	Ì	ļ	'μV/t
• • • • • • • • • • • • • • • • • • • •		0044A	-	1.0	1)	ì	l	1	μV/t
Thermal Feedback Coefficient (Note 5)				0.02	l	ļ		ļ	ł	μV/mV
Input Voltage Range (Note 6) (VIN)	, "	0044	± 12	1	± 12	ĺ	± 12	l		V
		0044A	± 13	}	± 13	{	± 13	1		l v
Input Noise Voltage (Note 6) (VN)	BW = 0.01Hz to 10Hz, Rs = 5012	0044		0.8						μV _{D-D}
		0044A		0.7	ì	l	ì		1	μV _D .p
	BW = 0.01Hz to 10Hz, Rs = 10kΩ imbalance	0044		1.0	Į.	l	ļ .	ļ		μV _{D-D}
		0044A	!	0.9	1	Í	I	1	1	μV _D -p

Notes:

- The inputs are shunted by back-to-back diodes for over-voltage protection. Excessive current will flow for differential input voltages in excess of 1V. Input current should be limited to less than ImA.
- For supply voltages less than ± 15V, the absolute maximum input voltage is equal to the supply voltage.
- V_{CC} = ± 15V unless otherwise specified. Temperature limits are guaranteed by 25°C testing.
- Tested go-no-go only.
- 5. Guaranteed parameter, no testing available.
- 6. Guaranteed parameter, may be tested at extra cost.

Burn-In Circuit

Note:

Case is electrically isolated. Compensation is not normally required however. For maximum stability 0.01 μF capacitor should be placed between Pins 7 and 8 when device is used below closed loop gains of 10.

OVER 1 7 V+ +15V OVER 1 7 V+ +15V INVERT 2 6 OUTPUT NON-INVERT 3 5

Metal Can Package

(9181HR)

Top View

Maximum Power Dissipation



LH0045 Two Wire Transmitter

+50V
± 20mA
OV to VREF
± 20V
50mA
5.0mA
1.5W
3.0W
5°C to +125°C
5°C to +150°C
300°C

General Description

The LH0045 Two Wire Transmitter is a linear integrated circuit designed to convert the voltage from a sensor to a current, and send it through to a receiver, utilizing the same simple twisted pair as the supply voltage.

The LH0045 contains an internal reference designed to power the sensor bridge, a sensitive input amplifier, and an output current source. The output current scale can be adjusted to match the industry standards of 4.0mA to 20mA or 10mA to 50mA.

Designed for use with various sensors, the LH0045 will interface with thermocouples, strain gauges, or thermistors. The use of the power supply leads as the signal output eliminates two or three extra wires in remote signal applications. Also, current output minimizes susceptibility to voltage noise spikes and eliminates line drop problems.

Features

- High sensitivity
- > 10μA/μV 2.0mV
- Low input offset voltage
 Low input bias current
- 2.0nA 10V to 50V
- Single supply operation
 Programmable bridge reference
 (LH0045G)
 - nmable bridge reference D45G) 5.0V to 30V
- Non-interactive span and null adjust
- Over compensation capability
- Supply reversal protection


RETS0045G, Rev A; RET (Teradyne W-301)		+2	5℃	+12	25°C	-5	5°C	(Note 6)	
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25°C)	Unit
Input Offset Voltage (V _{IO})	ICC = 4mA		2.0		3.0	[3.0	± 1.0	m
Input Offset Current (IjO)		}	0.2		0.4	ĺ	0.4	ŀ	
Input Bias Current (Ip)			2.0		3.0	(3.0	± 1.0	1 1
Open Loop Supply Current (ICC)	VCC = 50V	1	3.0		3.0	1	3.0	i	l n
Reference Voltage (VREF)	IREF = 2mA	4.3	5.9		1	[ĺ	ĺ
_	IREF = 2mA, Pins 5 & 6 open (Note 3)	8.6	12	ľ		ł	l	ŀ	l
Supply Voltage Range (VCC) (Note 4)	1	9.0	50.0	9.0	50.0	9.0	50.0	1	ĺ
Reference Voltage Load Regulation		1			,	j		ļ	l
(VRLOAD)	0 ≤ IREF ≤ 2mA	ļ	0.2			Į		1	1
Reference Voltage Line Regulation (VRLINE)	∆VCC = 10V to 45V	1	0.5	}	1	ļ	l		mV
Power Supply Rejection Ratio (SVRR)	AVCC = 10V to 45V, ICC = 12 mA	1	0.1		0.1	ł	0.1	l	mv
Common Mode Rejection Ratio (CMRR)	∆VIN = 10V to 3.3V, IS = 4.0mA	1	0.1)	0.1	l	0.1	1	l mV
Open Loop Transconductance	ΔICC = 4mA to 20mA	10 ⁶		1		i	l	١.	١,
•	ΔICC = 10mA to 50mA	2 × 10 ⁶	1	1		ł		!	1 7
Resistor R5	ICC = 1.0mA	950	1050	1	1	1	ļ	İ	1 '
Resistor Rg	ICC = 12mA	95	105	ł		ì	l	ł	ł
Input Voltage Range (Note 4) (VIN)] **	1.0	3.3	1.0	3.3	1.0	3.3	ļ	
Input Resistance (Note 4) (RIN)		30	ſ	ľ	ì	ì	ł	l	,
Temperature Coefficient of Rs	· ·	1	l			ł	ŀ		l .
(Note 5) (AR5/AT)	ICC = 1.0mA, -55°C ≤ TA ≤ +125°C		300	i .		(1	ł	ppm/
Temperature Coefficient of Rg]		i		ļ	1		Ι
(Note 5) (ARg/AT)	ICC = 12mA, -55°C ≤ TA ≤ +125°C	1	300		1	1		i	ppm/
Input Voltage Range (Note 5) (VIN)	1	1.0	7.6	1.0	7.6	1.0	7.6		
Supply Voltage Range (Note 5) (VCC)	Pins 5 & 6 open (Note 3)	15.0	50.0	15.0	50.0	15.0	50.0		1

Notes:

- For operating at elevated temperatures, the TO-8 package must be derated at 30°C/W (junction to case) or 83°C/W (junction to ambient) and the TO-3 package must be derated at 25°C/W (junction to case) or 40°C/W (junction to ambient).
- 2. ±10V ≤ V_{CC} ≤ +50V, pin 5 shorted to pin 6 (TO-8 package only) unless otherwise specified. Temperature limits guaranteed by 25°C testing.
- TO-8 package only.
- 4. Tested go-no-go only.
- 5. Guaranteed parameter, no testing available.
- 6. Class S only.

Burn-In Circuits


Metal Can (TO-8) Package (9265HR) -



Top View

Note: * Pin 5 is shorted to pin 6 to obtain a nominal +5.1V, VREF. Left open VREF = +10V. The case is isolated from the circuit for both TO-3 and TO-8.

Metal Can (TO-3) Package



Top View



LH0052 Precision FET Operational Amplifier

Absolute Maximum Ratings

 Supply Voltage
 ± 22 V

 Power Dissipation (See Graph)
 500mW

 Input Voltage (Note 1)
 ± 15V

 Upflerential Input Voltage (Note 2)
 ± 30V

 Voltage Between Offset Null and V
 ± 0.5V

 Short Circuit Duration
 Continuous

 Operating Temperature Range
 -55°C to + 125°C

Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0052 is a FET input operational amplifier with very closely matched input characteristics, very high input impedance, and ultra-low input currents with no compromise

in noise, common mode rejection ratio, open loop gain, or slew rate. The internally laser nulled LH0052 offers $200\mu V$ maximum offset and $5\mu V/^{\circ} C$ offset drift. Input offset current is less than 100 femtoamps at room temperature and $100\rho A$ maximum at $+125^{\circ} C$.

Features

■ Low input offset current 500 femtoamps max
■ Low input offset drift 10µV/°C max

■ Low input offset voltage 100µV typ
■ High open loop gain 100dB typ

3.0V/µs typ

■ Internal 6dB/octave frequency compensation

■ Pin compatible with standard IC op amps

(TO-5 package)

Excellent slew rate

The LH0052 is intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents tightly matched input offsets. The LH0052 is particularly suited for long term high accuracy integrators and high accuracy sample and hold buffer amplifiers.

RETS0052H, Rev 0A; R (Teradyne W-301)	E150052D, Rev 0A	+2	5°C	+12	.5°C	-5	5°C	(Note 8)	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (V _{IO})	Rs = 100kΩ		0.5		1.0		1.0	± 0.25	mV
Input Offset Current (Note 5) (I _{IO})			0.5	(500	1	Note 4		pΑ
Input Bias Current (Note 5) (IJB)			2.5	1	2500	Į	Note 4	[pA
Supply Current (ICC)		1	3.5		3.5		3.5		mA
Power Supply Rejection Ratio (SVRR)	$R_S = 10k\Omega$, $\pm 5V \le V_{CC} \le \pm 15V$	74		74	1	74	ì]	d₿
Common Mode Rejection Ratio (CMRR)	$R_S = 10k\Omega$, $V_{IN} = \pm 10V$	74	ļ	74		74	{	\	dB
Large Signal Voltage Gain (Ay)	$R_L = 2k\Omega$, $V_{OUT} = \pm 10V$	100	İ	50		50	ļ		V/mV
Output Voltage Swing (VOUT)	$R_L = 1k\Omega$ at 25°C ($R_L = 2k\Omega$ at -55°C & +125°C)	± 10	l	± 10		± 10			(v
Output Short Circuit Current (IOS)		1	± 50	ì	ì	1)	1	mA
Input Voltage Range (Note 6) (VIN)	an.	± 12	1	± 12	1	± 12	ł	1 1	l v
Ouptut Current Swing (Note 6) (IOUT)	VOUT = ± 10V	± 10	l	±5	Į.	±5	ŀ		mA.
Power Dissipation (Note 6) (PD)		1	105		105	1	105		mW
Input Resistance (Note 6) (RIN)		1011	1	1	ì	Ì	Ì	l	Ω
Slew Rate (Note 7) (s _f)		1.5	{	} .	ĺ	1	{	1	V/μs
Rise Time (Note 7) (t _f)			1.5	l	l	[ļ	1	μs
Overshoot (Note 7) (os)		1	30	1		i		ļ	96
Temperature Coefficient of Input	+25°C ≤ TA ≤ +125°C	ì	5	1]	1		l .	μV/°C
Offset Voltage (Note 7) (\(\Delta V \rightarrow IO / \Delta T \right)	-55°C ≤ TA ≤ +25°C	1	5	į	1	1	ł	}	μV/°C
Temperature Coefficient of Input Offset		ł							1
Current (Note 7) (Δ ₁₀ /ΔT)	-55°C ≤ TA ≤ +125°C	1	Dou	bles ever	y 10 degr	ees Cent	igrade		
Temperature Coefficient of Input Bias		ì							
Current (Note 7) (AIB/AT)	-55°C ≤ TA ≤ +125°C	1	Dou	bles ever	y 10 degr	ees Cent	igrade		i

Notes:

- 1. For supply voltages less than \pm 15V the absolute maximum input voltage is equal to the supply voltage.
- 2. Rating applies for minimum source resistance of 10k Ω ; for source resistances less than 10k Ω maximum differential input voltage is \pm 5V.
- 3. VCC = ± 15V unless otherwise specified.
- The temperature coefficient of these parameters makes establishment of -55°C limit impossible.
- 5. These parameters are guaranteed at 25°C by testing at 125°C.
- 6. Tested go-no-go only.
- 7. Guaranteed parameter.
- 8. Class S only.

Burn-In Circuits

Dual-in-Line Package Metal Can (TO-5) Package Maximum Power Dissipation (8713HR) (8336HR) NC. 700 OFFSET NULL 13 600 NC. INVERT DISSIPATION INVERT 12 NON-INVERT 500 INPUT TO-5 AND DIP INPUT INPUT 늧 OUTPUT 400 1,1 NC NC 10 OFFSET 200 NULL NON-INVERT OFFSET 9 V+ INPUT NULL OUTPUT 100 TEMPERATURE (C) Top View

Top View



LH0053 High Speed Sample and Hold Amplifier

Absolute Maximum Rati	ngs
Supply Voltage (V+ and V-)	± 18V
Gate Input Voltage (Vg and V7)	± 20V
Analog Input Voltage (V ₄)	± 15V
Input Current (Is and Is)	± 10mA
Power Dissipation (See curve)	1.5W
Output Short Circuit Duration	Continuous
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C

Lead Temperature (Soldering, 10 sec)

General Description

The LH0053 is a high speed sample and hold circuit capable of acquiring a 20V step signal in under $10\mu s$.

The device is ideally suited for a variety of high speed data acquisition applications including analog buffer memories for A to D conversion and synchronous demodulation.

An auxiliary switch within the device extends its usefulness in applications such as preset integrators.

Features

- Sample acquisition time 10µs max for 20V signal
- FET switch for preset or reset function
 - Sample accuracy null
- Offset adjust to 0V
- DTL/TTL compatible FET gate
- Single storage capacitor

RETS0053G, Rev OA (Teradyne W-301)	+2	+25°C		25°C	-5	5°C	(Note 5) Drift ∆ Limits (25°C)	
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	Only	Units
Supply Current (ICC)	$V_4 = 0, V_6 = 0.5V$		18.0		18.0		18.0		mA
Analog Output Voltage Range (VOUT)	$R_L = 2k\Omega$	± 10	1	± 10	l	± 10	J .		v
Output Offset Voltage (VOO)	$V_4 = 0, V_6 = 0.5V$		7.0		10		10	± 2	m۷
Sample Accuracy	$V_4 = \pm 10V$, $V_8 = 0.5V$	1	0.2	l	1.	l	ł	1	%
Leakage Current, Pin 5 (Note 2) (IL5)	$V_4 = \pm 10V$	J	.03	J	30		Note 3		nA
Drift Rate	V4 = ± 10V, CF = 1000pF		.03	1	3.0	1	Note 3		V/s
Analog Input Voltage Range (Note 2) (VIN)		±10	Ì	± 10	ļ	± 10	l		V
Aperture Time (Note 4) (tap)	$\Delta V_6 = 4.5V$	1	25	ł		ì			ns
Sample Acquisition Time (tacq) (Note 4)	$V_4 = \pm 10V$, CF = 1000pF	(10	(İ	{	ì		μs
•	$V_4 = \pm 10V$, $C_F = 100pF$	j	9	j	J				μs
Q2 Switch ON Resistance (RON)	V7 = 0.5V, I8 = 1.0mA	ŀ	300	ļ .	'		[Ω
Input Bias Current (Note 4) (IIB)	V ₄ = 0	1	250	}	Į		ļ		nA
Input Resistance (Note 4) (RIN)		9.0	11.0	ł	ĺ	ŀ			kΩ
Sample ("0") Input Voltage (Note 4) (VIL)		1	0.5	ĺ	0.5	1	0.5		V
Hold ("1") Input Voltage (Note 4) (VIH)	ł .	4.5	ļ	4.5	J	4.5			v
Sample ("0") Input Current (Note 4) (IIL)	V ₆ = .5V		-5.0	1	-100		-100		μΑ
Hold ("1") Input Current (Note 4) (IIH)	V6 = 4.5V	{	.001	1	1.0	}	Note 3		μΑ


Notes

- 1. VCC = ±15V, V311 = 0, V9 = 0, C511 = 1000pF.
- 2. Measured go-no-go only.
- This parameter is unmeasurable at -55°C, the room temperature limit is guaranteed at -55°C.
- 4. Guaranteed parameter.
- 5. Class S only.


Burn-In Circuit

Metal Can Package (9293HR)

300°C



Power Dissipation



300nA max



LH0061 0.5 Amp Wide Band Operational Amplifier

Absolute Maximum Ratings Supply Voltage ± 18V Power Dissipation See Curve Differential Input Current (Note 1) ± 10mA Input Voltage (Note 2) ± 15V Peak Output Current 24 Output Short Circuit Duration (Note 3) Continuous Operating Temperature Range -55°C to +125°C -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0061 is a wide band, high speed, operational amplifier capable of supplying currents in excess of 0.5A at voltage levels of \pm 12V. Output short circuit protection is set by external resistors, and compensation is accomplished with a single external capacitor. With a suitable heat sink the device is rated at 20W.

The wide bandwidth and high output power capabilities of the LHO081 make it ideal for such applications as AC servos, deflection yoke drivers, capstan drivers, and audio amplifiers.

Features

■ Low input current

 Output current 	0.5A
 Wide large signal bandwidth 	1MHz
■ High slew rate	50V/μs
 Low standby power 	240mW


RETS0061X, Rev OB (Teradyne W-301)	+2	+25℃		+25℃		!5℃	-5	5℃	(Note 7) Δ Limit	
Parameter	Conditions (Note 4)	Min	Max	Min	Max	Min	Max	(25°C)	Units		
Input Offset Voltage (VIO)	Rs = 0		4.0		6.0		6.0	± 1.0	mV		
Input Offset Current (I _I O)			100	ļ	300	ļ	300	±20	nA		
Input Bias Current (I _{IB})			300	i	1000	i	1000	± 50	nA.		
Voltage Gain (Ay)	$V_{OUT} = \pm 10V$, $R_L = 1k\Omega$	50	}	ł	ì	1	1	ì	V/mV		
Power Supply Current (ICC)	RS = 0, VOUT = 0	3.5	10	ĺ	10	l	10	Į	mA.		
Power Supply Rejection Ratio (SVRR)	$\pm 5V \leq V_{CC} \leq \pm 15V$, Rs = $10k\Omega$	70	}	70	1	70			dB		
Common Mode Rejection Ratio (CMRR)	$\Delta V_{CM} = \pm 10V$, $R_S = 10k\Omega$	70	ļ	70	ĺ	70	1	ł	dB		
Short Circuit Current (IOS)	VOUT = 0, RSC = 1Ω	± 400	±800	l	ł	i		1	mA.		
Output Voltage Swing (VOUT)	$R_L = 20\Omega$	± 10	ł	± 10	ì	± 10	ì	1	v		
Input Resistance (Note 5) (R _{IN})	1	0.3	Í		ł	i	l	Į.	MΩ		
Power Consumption (Note 5) (PD)	· ·]	300	ļ	300	l	300		mW		
Input Voltage Range (Note 5) (VIN)		±11	l	±11	l	±11	1	1	v		
Slew Rate (Note 6) (s _f)	$AV = +1$, $R_L = 100\Omega$, $C_C = 3000pF$	50	l		l				V/μ8		
Voltage Gain (Note 6) (Ay)	$V_0 = \pm 10V, R_L = 20\Omega$	- 5	i	5)	5	Ì	1	V/mV		
Small Signal Overshoot (Note 6) (os)	C _C = 3000pF		20	l	į	ļ	ļ	ļ	%		

Notes:


- The inputs are shunted with back-to-back diodes for overvoltage protection. Excessive current will flow if a differential voltage in excess of 1V is applied between the inputs without limiting resistors.
- 2. For supply voltages less than \pm 15V the absolute maximum input voltage is equal to the supply voltage.
- 3. Rating applies as long as package power rating is not exceeded.
- 4. VCC = \pm 15V unless otherwise specified. Temperature limits are guaranteed by testing at 25°C.
- 5. Tested go-no-go only.
- 6. Guaranteed parameter.
- 7. Class S only.

Burn-In Circuit


Metal Can (TO-3) Package



Power Dissipation



Safe Operating Area





LH0062 High Speed FET Op Amp

Absolute Maximum Ratings

Supply Voltage ± 20V Power Dissipation (See graph) 500mW Input Voltage (Note 1) ± 15V Differential Input Voltage (Note 2) ± 30V Short Circuit Duration Continuous Operating Temperature Range -55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH0062 is a precision, high speed FET input operational amplifier with more than an order of magnitude improvement in slew rate and bandwidth over conventional FET IC

op amps. In addition it features very closely matched input characteristics, very high input impedance, and ultra low input currents with no compromise in noise, common mode rejection ratio or open loop gain. The device has internal unity gain frequency compensation, thus assuring stability in all normal applications. This considerably simplifies its application, since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feed-forward compensation will boost the slew rate to over 120V/µs and almost double the bandwidth. (See LB-2, LB-14, and LB-17 for discussions of the application

of feed-forward techniques.) Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under 1µs. In addition, it is free of latch-up and may be simply offset nulled with negligible effect on offset drift or CMRR.

The LH0082 is designed for applications requiring wide bandwidth, high slew rate and fast settling time while at the same time demanding the high input impedance and low input currents characteristic of FET inputs. Thus it is particularly suited for such applications as video amplifiers, sample/hold circuits, high speed integrators, and buffers for A/D conversion and multiplex system.

RETS0062X, Rev 3A (1	Teradyne W-301)		+25℃		+125℃		5°C	(Note 8)		
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Units	
Input Offset Voltage (ViO)	R _S = 100kΩ		5.0		7.0		7.0	± 1.0	m\	
Input Offset Current (Note 4) (I _{IO})			0.1	1	2		Note 5	ł	n/	
Input Bias Current (Note 4) (IjB)		1	0.1	i	10		Note 5	l	n/	
Open Loop Voltage Gain (Ay)	$R_L = 2k\Omega$, $VOUT = \pm 10V$	50	l.	25		25		ļ	V/mV	
Power Supply Rejection Ratio (SVRR)	$\pm 5V \leq V_{CC} \leq \pm 15V$	80	1	80		80	1	ł	dE	
Common Mode Rejection Ratio (CMRR)	-10V ≤ VCM ≤ +10V	80	}	80		80	}		df	
Output Voltage Swing (VOUT)	$R_L = 2k\Omega$	± 12		± 10		± 10		ł	۱ ۱	
Output Short Circuit Current (IOS)	•	i	± 50	ł	1			ł	m	
Power Supply Current (ICC)	,	3.5	8.0	ì	8.0		8.0	ì	m/	
Input Voltage Range (Note 6) (VIN)		± 10		± 10	[± 10		ĺ	١ ١	
Power Consumption (Note 6) (PD)		ļ	240	1	240		240		mV	
Input Offset Current (Note 7) (IOS)			2				i	1	p/	
Input Bias Current (Note 7) (Ip)		1	10	ł			ł		p/	
Slew Rate (Note 7) (s _f)	(Voltage follower)	50		1				}	V/μ:	
Output Current Swing (Note 7) (IOUT)	VOUT = ± 10V	± 10	1	[ĺ		[-	ĺ	m/	
Temperature Coefficient of Input Offset		1	ł	1] .	,	
Voltage (Note 7) (ΔV _{IO} /ΔT)	$R_S = 100k\Omega$, $-55^{\circ}C \le T_A \le +125^{\circ}C$		25				!		μV/°(
Temperature Coefficient of Input Offset Current (Note 7) (ΔI ₁ O/ΔT)			Dou	bles even	y 10 degr	es Centi	grade			
Temperature Coefficient of Input Bias Current (Note 7) (ΔI _{IB} /ΔT)	,	Doubles every 10 degrees Centigrade								

Notes:

- 1. For supply voltages less than \pm 15V the absolute maximum input voltage is equal to the supply voltage.
- Rating applies for minimum source resistance of 10kΩ; for source resistances less than 10kΩ maximum differential input voltage is ± 5V.
- 3. VCC = ± 15V unless otherwise specified.
- Because of the current measuring limitations of automated test equipment, these tests
 are gross functional tests to guarantee parametric values. (See Note 7.)

10 BALANCE/

DUTPUT

- Because of the temperature coefficient, no meaningful limits can be established for these parameters at -55°C.
- 6. Tested go-no-go only.
- 7. Guaranteed parameter.
- 8. Class S only.

Burn-In Circuits


Dual-In-Line Package

Metal Can (TO-5) Package

INVERT

NON INVER

+15 V





50 100 150 TEMPERATURE (°C)

Maximum Power Dissipation

Top View

Top View

Note: All capacitors are .1 µF every five sockets.



LH0063 Damn Fast Buffer

Absolute Maximum Ratings

Appointe maximum maning	,5
Supply Voltage (V ⁺ - V ⁻)	140V
Maximum Power Dissipation (See Curv	ve) 5W
Maximum Junction Temperature	175°C
Input Voltage	Equal to Supplies
Continuous Output Current	± 250mA
Peak Output Current	± 500mA
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

General Description

The LH0063 is a high speed, FET Input, voltage follower/buffer designed to provide high current drive at frequencies from DC to over 100MHz. The LH0063 will provide ±250mA into 50Ω loads (±500mA peak) at slew rates of up to 60001/µs. In addition, it exhibits excellent phase linearity up to 20MHz.

Features

■ Damn fast

Wide range single or dual supply operation

Wide power bandwidth DC to 100MHz

High output drive ± 10V with 50Ω load
Low phase non-linearity 2 degrees

Low phase non-linearity 2 degrees
Fast rise times 3ns

■ High current gain
 ■ High input resistance
 120dB
 10¹⁰Ω

It is intended to fulfill a wide range of buffer applications such as high speed line drivers, video impedance transformation, nuclear instrumentation amplifiers, op amp isolation buffers for driving reactive loads and high impedance input buffers for high speed A-to-Ds and comparators. In addition, the LHOO63/LHOO63C can continuously drive 50% coaxial cables or be used as a diddle yoke driver for high

resolution CRT displays. For additional applications information see AN-48.

Advantages

2000V/µs

- Only +10V supply needed for 5V_{p-p} video out
- Speed does not degrade system performance
- Wide data rate range for phase encoded systems
- Output drive adequate for most loads
- Single pre-calibrated package

RETS0063K, Rev 1A	(Teradyne W-301)		+25℃		!5℃	-55℃		ک Limit	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	(25℃)	Unit
Power Supply Current (ICC)	VCC = ± 15V, RL = ∞		±65						n
Output Offset Voltage (VOO)	VCC = ± 15V	1	±25	ì	± 100	Ì	± 100		п
Input Bias Current (I _{IB}) (Note 3)	VCC = ± 15V		.2		100		100		r
Voltage Gain (Ay)	$V_{IN} = \pm 10V$, $R_S = 100k\Omega$, $R_L = 1k\Omega$ (Note 1)	0.94	1	0.94	1	0.94	1 1		V.
•	$V_{IN} = \pm 10V$, $R_S = 100k\Omega$, $R_L = 50\Omega$ (Note 1)	0.92	1.0	0.92	1.0	0.92	1.0		V
Output Voltage Swing (VOUT) Input Resistance (Note 2) (RIN)	$V_{CC} = \pm 5V$, $R_L = 50\Omega$.5 10 ¹⁰ .							۷p
Output Impedance (Note 2) (ROUT)	VOUT = ± 10V, Rs ≈ 100kΩ	1	1 4	}	4		4		
Slew Rate (Note 3) (sr)	$V_{CC} = \pm 15V$, $R_S = 50\Omega$, $R_L = 50\Omega$, $V_{IN} = \pm 10V$	2000	1	l					V/,
	$V_{CC} = \pm 15V$, $R_S = 50\Omega$, $R_L = 1k\Omega$, $V_{IN} = \pm 10V$	4000	ļ	[V/
Output Voltage Swing (VOUT)	RL = 500, VCC = ± 15V	± 10		± 10		± 10	(}		
Bandwidth (Note 3) (GBW)	$V_{IN} = 1V_{RMS}$, $V_{CC} = \pm 15V$, $R_L = 50\Omega$	100	ł						М
Rise Time (Note 3) (t _f)	$V_{CC} = \pm 15V$, $R_S = 50\Omega$, $R_L = 50\Omega$, $\Delta V_{IN} = 0.5V$		3			ļ	1		
Propagation Delay (Note 3) (tpd)	$V_{CC} = \pm 15V$, $R_S = 50\Omega$, $R_L = 50\Omega$, $\Delta V_{IN} = 0.5V$		3						
Harmonic Distortion (Note 3)		1	0.5	١.			1		

Notes

- 1. For AV^+ , $V^+ = +25V$, $V^- = -5V$, for AV^- , $V^+ = +5V$, $V^- = -25V$.
- 3. Guaranteed parameter.

2. Tested go-no-go only.

Burn-In Circuit


+15V O VC + 1 8 VC O -15V O -15V O OFFSET ADJUST OFFSET PRESET

Metal Can (TO-3) Package


Top View

Note: Case is electrically isolated.

Power Dissipation



DC Safe Operating Area





LH0070 Series Precision BCD Buffered Reference LH0071 Series Precision Binary Buffered Reference

Absolute Maximum Ratings

 Supply Voltage
 40V

 Power Dissipation (See Curve)
 600mW

 Nort Circuit Duration
 Continuous

 Output Current
 ± 20mA

 Operating Temperature Range
 -55°C to +125°C

 Storage Temperature (Soldering, 10 sec)
 300°C

General Description

The LH0070 and LH0071 are precision, three terminal, voltage references consisting of a temperature compensated zener diode driven by a current regulator and a buffer amplitier. The devices provide an accurate reference that

is virtually independent of input voltage, load current, temperature and time. The LH0070 has a 10.000V nominal output to provide equal step sizes in BCD applications. The LH0071 has a 10.240V nominal output to provide equal step sizes in binary applications.

The output voltage is established by trimming ultra-stable, low temperature drift, thin film resistors under actual operating circuit conditions. The devices are short-circuit proof in both the current sourcing and sinking directions.

The LH0070 and LH0071 series combine excellent long term stability, ease of application, and low cost, making them ideal choices as reference voltages in precision D to A and A to D systems.

Features

 Accurate output voltage LH0070 LH0071

10V ± 0.01% 10.24V ± 0.01% 12.5V to 40V

Single supply operation
Low output impedance

0.1Ω 0.1mV/V 20μVp-p

Excellent line regulation
Low zener noise

3-lead TO-5 (pin compatible with the LM109)

Short circuit proof

■ Low standby current

3mA

•	0070H-2, Rev 00 RETS0071H-1, 0071H-0, Rev 00 RETS0071H-2,		+2	5℃	(Not +12			e 2) 5℃	Limit	
Parameter	Conditions (Note 1)		Min	Max	Min	Max	Min	Max	(25°C)	Unit
Output Voltage (VOUT)		LH0070	9.5	10.5	9.5	10.5	9.5	10.5		,
		LH0071	9.75	10.75	9.75	10.75	9.75	10.75		
Output Accuracy (Note 3)		-0, -1		±.1	i	±.3		±.3	•	1
	1	-2		±.05		±.2		±.2		İ
Output Voltage Change with Temperature						1				
(Note 5) (AVOUT/AT)	$-25^{\circ}\text{C} \le \text{T}_{A} \le 25^{\circ}\text{C}, 25^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$	-0		±.2	1			.	i	ĺ
	1	-1		±.1	1					ł
		-2		±.04						1
ine Regulation (VRLINE)	13V ≤ V _{IN} ≤ 33V	-0, -1		±.1	1	1		.		
		-2		±.03	ł				l	
oad Regulation (VRLOAD)	OmA ≤ IOUT ≤ 5mA			±.03				ļ		
nput Voltage Range (Note 3) (V _{IN})	1		12.5	40	12.5	40	12.5	40		1
Quiescent Current (IQ)	13V ≤ VIN ≤ 33V, IOUT = 0		1,	. 5	1	5	1 1	5		"
Change in Quiescent Current (AIQ)	$13V \leq V_{IN} \leq 33V$, $I_{OUT} = 0$			1.5]	1.5	ŀ	1.5		, n
Output Resistance (Note 4) (ROUT)				1	1	1		1 1	1	ĺ
ong Term Stability (Note 4)	1	-0, -1		±.2			1			96/
	1,	-2	ľ	±.05	1	1		i	l	96/


Notes:

- 1. $V_{IN} = +15V$, $R_L = 10k\Omega$ unless otherwise specified.
- 2. Temperature characteristics are guaranteed, not measured.
- 3. Tested go-no-go only.


- 4. Guaranteed parameter, no testing available.
- 5. Tested 100% 25°C \leq T_A \leq 85°C guaranteed, not tested -25°C \leq T_A \leq 25°C.

Burn-In Circuit

Metal Can (TO-5) Package



Power Dissipation





LH0075 Positive Precision Programmable Regulator

Absolute Maximum Ratings

General Description

The LH0075 is a precision programmable regulator for negative voltages. Regulated output voltages from 0 to +27V may be obtained by using 1 external resistor. Also available without any external components are several fixed regulated voltages with accuracies to 0.1% (5V, 6V, 10V, 12V, and 15V). The output current limit is adjustable from 0 to 200mA using 2 external resistors. These features provide an inventory of precision regulated values in 1 package.

Features

- Line regulation typically 0.008%/V
- Load regulation typically 0.075%
- Remote voltage sensing
- Ripple rejection 80dB
- Output adjustable to 0V
 Adjustable precision current limit
- Output current to 200mA

RETS0075G, Rev OA (T	eradyne W-301)	+2	+25℃		+25℃		+25℃		!5°C	-5	5°C	Δ Limit	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	(25°C)	Units				
Line Regulation (VRLINE)			.02						%/V				
Load Regulation (VRLOAD)	VOUT ≥ 5V	i	3.2)				%				
	VOUT ≤ 5V		.3		ŀ			[%				
Reference Current (IREF)	VIN = 15V	.998	1.002		Ι.	1		1	mA				
Minimum Load Current (IL)		98	102	98	102	98	102	Į į	μА				
Output Voltage Range (Note 2) (VOUT)) 0	27	0	27	0	27		V				
Minimum Input Voltage (VIN)		± 10		± 10	l	± 10	į		v				
Input Output Differential Voltage (VDIFF)	1mA ≤ IL ≤ 200mA		3.2			i			V				
Quiescent Supply Current (ICC)	-	į	6.5	Į.	6.5	[6.5	1	mA				
Initial Output Voltage Tolerance	VOUT = 2V, 5V, 6V, 10V (Note 3)		±.5		±.5		± .5		%				
Functional Voltage Change with Temperature	-55°C ≤ TA ≤ 125°C	Į	.003	 	ł	ļ	}		%/°C				
Current Limit Function (ICL)	IL = 0	0	10	0	10	0	10		mA				
	IL = 50mA	45	55	45	55	45	55	1	mA				
	IL = 200mA	195	205	195	205	195	205		mA				


Notes

- 1. Guaranteed parameter.
- 2. Tested go-no-go only.

3. $V_{IN} = -15V$, V_{OUT} obtained by using R4, R5, R6, and R8 individually.

Burn-In Circuit






Top View

Note: Case is electrically isolated.

Maximum Power Dissipation





LH0076 Negative Precision Programmable Regulator

Absolute Maximum Ratings

Input Voltage -32V Output Voltage -27V **Output Current** 200mA Power Dissipation See Curve Operating Temperature Range -55°C to +125°C

Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 sec)

General Description

The LH0076 is a precision programmable regulator for negative voltages. Regulated output voltages from 0 to -27V may be obtained by using 1 external resistor. Also available without any external components are several fixed regulated voltages with accuracies to 0.1% (-3V, -5V, -6V, -8V, -9V, -12V, -15V and -18V). The output current limit is adjustable from 0 to 200mA using 2 external resistors. These features provide an inventory of precision regulated values in 1 package.

Features

- Line regulation typically 0.005%/V
- Load regulation typically 0.02%
- Remote voltage sensing
- Ripple rejection 70dB
- Output adjustable to OV
- Adjustable precision current limit ■ Output current to 200mA

RETS0076G, Rev OA (Teradyne W-301)	+2	5℃	(Not	-		e 1) 5°C	ک Limit	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	(25°C)	Units
Line Regulation (VRLINE)	-12V ≤ VIN ≤ -32V		.02						%/V
Load Regulation (VRLOAD)	$V_{OUT} \ge -5V$, $1mA \le I_L \le 200mA$	1	7.5	Ì		1	1		mV
	$VOUT \le -5V$, $1mA \le I_L \le 200mA$ (Note 1)		.15	ļ	ļ	J	ļ	j	96
Reference Current (IREF)	V _{IN} = -15V	.998	1.002	l		Į	1		mA `
Minimum Load Current (ILIM)		98	102	98	102	98	102		μA
Output Voltage Range (Note 2) (VOUT)	(0	-27	0	-27	0	-27		V
Minimum Input Voltage (Note 2) (V _{IN})		-10	l	-10	İ	-10	ł	l .	٧ ا
Input-Output Differential Voltage (VDIFF)	1mA ≤ IL ≤ 200mA	ı	3.2				ŀ		v
Quiescent Supply Current (ICC)	1	-10	+15	-10	+15	-10	+15		mA
Initial Output Voltage Tolerance	VOUT =3V, 5V, 6V, 9V (Note 3)	1	±.5	ļ	±.5		±.5		%
Functional Output Voltage (VOUT)		-15	-5	-15	-5	-15	-5		V V
Functional Power Supply Current (ICC)	,	-12	-5	-12	-5	-12	-5	1	mA
Functional Current Limit Voltage (VCL)	V _{IN} - 32V	4.5	5.5			ļ	1		v

Notes:


- 1. Guaranteed parameter.
- 2. Tested go-no-go only.

3. $V_{IN} = -15V$, V_{OUT} obtained by using R4, R5, R6, and R8 individually.

Burn-In Circuit


Metal Can Package (LH0076)

300°C



Note: Case is electrically isolated.

Maximum Power Dissipation



LH0082 Optical Communication Receiver

Absolute Maximum Ratings

General Description

The LH0082 is a general purpose, low-noise, fiber optic receiver, which may also be used as a fast current to voltage converter, or as a high speed voltage amplifier. The circuit includes a 2GHz gain-bandwidth FET-input amplifier, a 2.4 volt reference, a comparator with hysteresis, and all the necessary resistors and capacitors for feedback and coupling, all integrated in a hermetic dual-in-line package. The large gain-bandwidth of the preamp enables fast response even with high capacitance photodiodes. A separate analog output permits the reception of analog signals to 20MHz via a fiber optic link. The internal comparator converts a low level analog signal to a CMOS/TTL/DTL compatible logic signal at data rates up to 15Mbits /s NRZ. The LH0082 can be used with an external comparator at data rates to 50Mbits /s.

Features

- Single 4.5 to 12 volt supply
- DC to 50Mbits/s NRZ data bandwidth
- Low noise
- < 10⁻⁹ bit error rate
- Pin selectable sensitivity: -45dBm/-35dBm*
- CMOS/TTL/DTL compatibility
- Can be used with photodiodes, PIN photodiodes, phototransistors, avalanche photodiodes, and photomultipliers
- > 80dB dynamic range
- * Assumes 0.5 A/W PIN diode input

RETS0082D, Rev OA (T	eradyne J-273A)	A) +2		(Note 2) +125℃					
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Preamplifier:									
Input Bias Current (IjB) (Note 2)			.2	l	1	ŀ	1		nA
Input Capacitance (CIN) (Note 2)			5	ļ	}	i	}	\	pF
Voltage Gain (Ay)		70			ŀ	ľ	İ	1	V/V
Output Quiescent Voltage (VOQ)		1.9	2.6	1.2	2.2	2.2	3.2		١٧
Output Voltage Swing (VOUT)	No Load	3.5		ľ	ĺ	ĺ	i	İ	١ ١
Transimpedance	Low Sensitivity	90	110		1	İ	l	[k۵
	High Sensitivity	0.9	1.1	1	}		ł	l .	M!
Power Supply Current (ICC1)		10	30			1			m/
Comparator/Reference:			1		1	1	ì	i i]
Comparator Input Resistance (RIN) (Note 2)	1 4	.95	1.05						k٤
Hysteresis Voltage (VH) (Note 2)		. 7	11	ŀ	ł	1	1	1	m\
Reference Voltage (VREF)		2.2	2.6	l	l			1	l v
Low Level Output Voltage (VOL)	IOL = 3.2mA		0.5		{	1		1	٠, ١
High Level Output Voltage (VOH)	IOH = -1mA	3.8			ŀ			-	١ ،
Power Supply Current (ICC9H)	V _{OUT} ≥ 3.8V	4.5	17	'	(l		m.A
(I _I CC9L)	VOUT ≤ .5V	9.5	22	ĺ	1				m/
Total Supply Current (ICC) (Note 3)	High or Low Sensitivity	14.5	52			1			l mA


Notes:

- 1. VCC1 = 5V, VCC9 = 5V, unless otherwise specified.
- 2. Guaranteed parameter.

3. Tested go-no-go only.

Burn-In Circuit

Dual-In-Line-Package (9981HR)



Top View

Note: One supply ground for every 10 devices.



LH0084 Digitally Programmable Gain Instrumentation Amplifier

Absolute Maximum Ratings

± 18V Supply Voltage (Note 1) Analog Input Voltage (Note 2) ± 15V Differential Input Voltage (Note 2) ± 30V Digital Input Voltage -4V, +18V Power Dissipation (See Curve) 2.5W **Output Short Circuit Duration** Continuous Operating Temperature Range -55°C to +125°C -65°C to +150°C Storage Temperature Lead Temperature (Soldering, 20 sec) +300°C

General Description

The LHO084 is a self-contained, high speed, high accuracy, digitally-programmable-gain instrumentation amplifier. It consists of paired FET-input variable-gain voltage-

follower input stages followed by a differential-to-singleended output stage. The input stage is programmable in accurate gain steps of 1, 2, 5, or 10 controlled by the logic levels of a 2-bit TTL-compatible digital input word. For additional flexibility, the output stage is pin-strappable to fixed gains of 1, 4, or 10 for an overall gain range of 1 to 100

Applications include increased dynamic range A-to-D converters, test systems, and post multiplexer amplifier for data acquisition systems.

The device exhibits high input impedance, low offset voltage, high CMRR and PSRR, high speed, and excellent gain accuracy and gain non-linearity.

Features

 Excellent gain accuracy and gain non-linearity
 Extremely low gain drift

0.002% typ 1ppm/°C typ 10ppm/°C max 10¹¹Ω typ

0.1% max

High input impedance
 High CMRR and PSRR

70dB min

High CMRR and PSRR
 TTL compatible digital inputs

■ High speed, settling to 0.1%

4µs max

RETS0084D, Rev Prelim	inary (Teradyne W-301)	+2	5°C	+12	:5°C	-5	5°C	Limit	1
Parameter	Conditions (Note 4)	Min	Max	Min	Max	Min	Max	(25°C)	Unit
input Offset Voltage (VIO)	R _S = 100Ω, VCM = 0		10		15		15		m
Output Offset Voltage (VOO)	$R_S = 100\Omega$, $VCM = 0$	į	10		15		15		m
Input Bias Current (IgB) (Note 3)	RS = 100Ω, VCM = 0	ł	.5		500]	500	1	п
nput Offset Current (I _{IO}) (Note 3)	RS = 100Ω, VCM = 0		.2		800	i	200		,
nput Voltage Range (VIN) (Note 5)		± 10		± 10		± 10			ì
Gain Error (EAV)	Ay = 1 to 10	1 1	0.1		0.2	l	0.2	ł	
	Ay = 10 to 100		0.2		0.3		0.3		1
Gain Temperature Coefficient (AAV/AT)		, ,						l	ĺ
(Note 6)	-55°C ≤ TA ≤ +125°C	1 1	20			ĺ	[[ppm/°
Common Mode Rejection Ratio (CMRR)	$V_{IN} = \pm 10V$, $AV = 1$	70		70		70	l	1	0
	Ay = 10	76		76		76	ŀ	l	0
	Ay = 100	80		80		80		1) (
Power Supply Rejection Ratio (SVRR)	$\pm 8V \leq V_{CC} \leq \pm 18V$, AV = 1	70		70		70			0
the state of the s	Ay = 10	76		76	-	76	i	i	1 0
	. Ay = 100	80		80		80	l ·	1	0
Output Voltage Swing (VOUT)		± 10		± 10	İ	± 10	1]	1
Output Short Circuit Current (IOS)		±5	± 30	±2	± 30	±2	± 30		п
Logical "0" Input Voltage (VIL) (Note 5)			0.7		0.7	1	0.7		1
Logical "1" Input Voltage (VIH) (Note 5)		2.0	ł	2.0		2.0		1	} .
_ogical "0" Input Current (IIL)	V _{IN} = .4V		40		40		40		μ.
Logical "1" Input Current (IIH)	V _{IN} = 2.4V		10		10	İ	10		۱ ۱
Power Supply Voltage Range (VCC) (Note 5)	,	±8	± 18	±8	± 18	±8	± 18	ſ	ĺ
Power Supply Current (ICC+)	VCC = ± 18V		26		26	1	26	l) m
(ICC-)	VCC = ± 18V	1.	14	ł	14	l	14	ľ	ļ m
Power Dissipation (Pd) (Note 5)	VCC = ± 18V	1	720		720		720	}	m'
	VCC = ± 15V (Note 6)		600	l	600		600	1	, m
Slew Rate (s _r) (Note 6)	VOUT = ± 10V	10	.,		,	1	1	l	V/,
Settling Time (tset) (Note 6)	$\Delta V_{OUT} = \pm 20V$, $\Delta V = 1$		3.0	1		l	l	i	'
	Ay = 10)	3.5	!	1	1	J]	1
	Ay = 100	ĺ	4.0	1		l		l	

Notes:


- 1. Improper supply power-on sequence may damage the device.
- 2. For supply voltages less than \pm 15V the maximum input voltage is equal to the supply voltage.
- 3. 25°C limit is guaranteed through 125°C testing.

- 4. VCC = ± 15V, RL = 10kΩ, unless otherwise specified.
- 5. Tested go-no-go only.
- Guaranteed parameter.


Burn-In Circuit

Dual-In-Line Package (9968HR)

Note: Case is electrically isolated. Capacitors are .1µF every five sockets.



Power Dissipation





LH0086 Digitally Programmable Gain Amplifier

Absolute Maximum Ratings Supply Voltage (Note 1) ± 18V Analog Input Voltage (Note 2) ± 15V Digital Input Voltage -4V/+18V Power Dissipation (See Curve) Output Short Circuit Duration continuous -55°C to +125°C Operating Temperature Range Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C **General Description**

The LH0086 is a self-contained high speed, high accuracy, digitally-programmable gain amplifier. It consists of a FET input operational amplifier, a precision resistor ladder and a digitally programmable switch network. A three bit TTL compatible digital input word selects accurate gain steps

of 1, 2, 5, 10, 20, 50, 100, or 200. The LH0086 exhibits low offset voltage, high input impedance, PSRR, high speed, and excellent gain accuracy and gain linearity.

Features

■ Excellent gain accuracy and gain non-linearity.

.05% Typ. 1ppm/°C Typ. Extremely low gain drift. High input impedance. 10¹¹ Typ.

■ High SVRR TTL compatible digital inputs.

■ High speed, settling to .1%

80dB min. 5μs Typ.

RETS0086X, Rev Prelim	RETS0086X, Rev Preliminary		+25°C		5°C	−55°C			
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (VIO)			5.0		7.0		7.0		m۷
Input Bias Current (IJB) (Note 6)		į.	0.5	1	500	}	500		nA
Input Offset Current (I _{IO})]	ł	0.2	1	200		200		nA
Input Voltage Range (VIN) (Note 5)	Î	± 10	l	± 10		± 10			V
Output Voltage Swing (VOUT)	$R_L = 10k\Omega$	± 10	١.	± 10		± 10			v
Power Supply Rejection Ratio (SVRR)	±8V ≤ VCC ≤ ± 18V	80		80	l	80			₫B
Output Short Circuit Current (IOS) (Note 4)	1	±5	± 30	±2	± 30	±2	± 30		mA
Logical "0" Input Voltage (VIL) (Note 5)	•	İ	.7	Ì	.7	l	.7		v
Logical "1" Input Voltage (VIH) (Note 5)		2.0	1	2.0	1	2.0			v
Logical "0" Input Current (IIL)	V _{IL} = .4V	ì	4.0	Ì	4.0	1	4.0		` μA
Logical "1" Input Current (IIH)	V _{IH} = 2.4V	1	i	1	i	1)		μΑ
Supply Voltage Range (VCC) (Note 5)		±8	± 18	±8	± 18	±8	± 18		v
Power Supply Current (ICC+)		İ	15.5		15.5	}	15.5		mA
(ICC-)		(8.5	Į.	8.5	}	8.5	1	mA
Power Dissipation (Pd) (Note 5)		Į	370		370	1	370	1	mW
Voltage Gain (Ay)	Ay = 1	1	l	Į.	ĺ	l	1		V/V
	Ay = 2	1	l	l	l	[V/V
	Av = 5	ì			i	l	(V/V
	Ay = 10	ì	j			1			V/V
	Ay = 20	1	Ì	1	Ì	i		[V/V
	Ay = 50	}	1		1	Ì.	l		V/V
	Ay = 100	1	1	i	1	1	ĺ	Ì	V/V
	Ay = 200	}	١	ł	1	1	i	1	V/V
Gain Error (Ave) (Note 4)	Ay = 1	1	.01	[.02	1	.02	Ì	%
•	$A_V = 2, 5, 10$	(.05	1	.10		.10		%
	Ay = 20, 50, 100, 200	l	.20	Į.	.30	}	.30		%

- 1. Improper supply power on sequence may damage the device.
- 2. For supply voltages less than \pm 15V the maximum input voltage is equal to the supply
- 3. $V_{CC} = \pm 15V$, $R_L = 10k\Omega$, pin 10 connected to pin 11, pin 5 connected to pin 6 unless otherwise specified.
- 4. Guaranteed parameter.
- 5. Tested go-no-go only. 6. 25°C limits guaranteed through 125°C testing

Burn-In Circuit

Dual-In-Line Package (9967HR) DIGITAL GND 13 v٠ D2 D1 SIGNAL GND FEED BACK 10 VOUT SENSE VOUT FORCE OFFSET ADJ OFFSET ADJ Top View

Note: Capacitors are .1 µF every fifth socket.



LH0091 True RMS to DC Converter

Absolute Maximum Ratings

 Supply Voltage
 ± 22V

 Input Voltage
 ± 15V Peak

 Output Short Circuit Duration
 Continuous

 Operating Temperature Range
 −55°C to +125°C

 Storage Temperature Range
 −65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

General Description

The LH0091, rms to dc converter, generates a dc output equal to the rms value of any input per the transfer function:

EOUT (DC) =
$$\sqrt{\frac{1}{T}} \int \frac{T}{O} E_{IN}^{2}(t) dt$$

The device provides rms conversion to an accuracy of 0.1% of reading using the external trim procedure. It is possible to trim for maximum accuracy $(0.5\text{ mV}\pm0.05\%\text{ typ})$ for decade ranges, i.e., 10 mV-100 mV, 0.7V-7V, etc.

Features

- Low cost
- True RMS conversion
- 0.5% of reading accuracy untrimmed
- 0.5% of reading accuracy with external trim
- Minimum component count
- Input voltage to ± 15V peak for Vs = ± 15V
- Uncommitted amplifier for filtering, gain, or high crest factor configuration
- Military or commercial temperature range

RETS0091X, Rev - (Teradyne W-301)		+25°C		(Note 1) +125°C		(Note 1) -55°C		(Note 5) Limit	
Parameter	Conditions (Note 2)	Min	Max	Min	Max-	Min	Max	(25℃)	Units
Converter Characteristics									
Total Unadjusted Error (Note 3, Figure 1)	50mV _{rms} ≤ V _{IN} ≤ 7V _{RMS}	1	40, ± 1	ļ	65, ±3	İ	65, ±3		mV, %
Total Adjusted Error (Note 3, Figure 2)	50mVRMS ≤ VIN ≤ 7VRMS	i	1, ±.2		1, ±.2	i	1, ±.2		mV, %
Frequency for Specified Adjusted Error		ĺ	· ·	ĺ	1 1		i i		
(Note 3)	V _{IN} ≤ 7V _{RMS} (sine wave)	30	}	30]]	30	1		kH:
Frequency for 1% Additional Error (Note 3)	V _{IN} ≤ 7V _{RMS} (sine wave)	100	1	100	1 !	100			kH
Crest Factor (Note 3)	(Crest Factor = Vpeak + VRMS of a wave form)	5	[5	1 1	5	1		
Input Voltage Range (Note 4) (VIN)		±.05	±11	±.05	± 11	±.05	±11		Vpea
Input Impedance (Note 4) (RIN)	1	4.5			1				k
Output Voltage Swing (VOUT)	R _L = 2.5kΩ	± 10	i '	± 10	1 1	± 10	1		
Op amp characteristics	f -	1	1		1 1				
Output Voltage Swing (VOUT)	R _L = 2.5kΩ	± 10		± 10	1 1	± 10			
Quiescent Current (IQ)	VCC = ± 15V		18		18		25		m.
Input Offset Voltage (VIO)	R _S = 10kΩ	1	10		20		20	±2	m
Input Offset Current (I _{IO})		1 -	200	l	500		500		n
Input Bias Current (I _{IB})		1	500	i	1500		1500		n
Large Signal Voltage Gain (Ay)	$V_{OUT} = \pm 10V$, $R_L = 2k\Omega$	15	(10	1 1	10	1		V/m

Notes

- 1. Temperature characteristics are guaranteed, not tested.
- 2. $VCC = \pm 15V$, unless otherwise specified.
- 3. Guaranteed parameter, no testing available.

- 4. Tested go-no-go only.
- 5. Class S only.

Burn-In Circuit

Dual-In-Line Package





Figure 1 LH0091 Basic Connection (No Trim)



Note: $C_{EXT} \ge 1\mu F$; frequency $\ge 1kHz$

Procedure:

- Apply 50mVpc to the input. Read and record the output.
- Apply -50mVpc to the input. Use R2 to adjust for an output of the same magnitude as in step 1.
- Apply 50mV to the input. Use R3 to adjust the output for 50mV.
- Apply -50mV to the input. Use R2 to adjust the output for 50mV.
- Apply ± 10V alternately to the input. Adjust R1 until the output readings for both polarities are equal (not necessary that they be exactly 10V).
- Apply 10V to the input. Use R4 to adjust for 10V at the output.
- Repeat this procedure to obtain the desired accuracy.



LH0094 Multifunction Converter

Absolute Maximum Ratings

± 22V

Supply Voltage Input Voltage
Output Short Circuit Duration ±22V continuous **Operating Temperature Range** -55°C to +125°C

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C **General Description**

The LH0094 multifunction converter generates an output

voltage per the transfer function:

EO = Vy $(VZ/V\chi)^m$, $0.1 \le m \le 10$

m is continually adjustable, and is set by two resistors.

RETS0094D, Rev 1A (Teradyne W-301)	+2	5℃	+12	25℃	-5	5°C ′	A Limit	
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	(25°C)	Unite
Output Voltage Swing, (VOUT)									
Multiplication Mode	$R_L = 10k\Omega$	10	Ì	10	1	10			
Division Mode	$R_L = 10k\Omega$	10	l	10		10			
Square Mode	$R_L = 10k\Omega$	10		10	<u>'</u>	10	ł		
Square Root Mode	$R_L = 10k\Omega$	10	l	10	}	10)		l
Ower Supply Current (ICC)		- 1	5		5		5		n
Output Offset Voltage (VCC)	VX = 10V, VY = VZ = 10V, Multiplication Mode	ì	5	1	5		5		п
Aultiplication Accuracy 1	$V_X = 10V$, $V_Y = .03V$, $V_Z = .01V$	45	.45	65	.65	65	.65		%
2	VX = 10V, VY = .5V, VZ = .5V	45	.45	65	.65	65	.65		961
3	VX = 10V, $VY = 1V$, $VZ = 1V$	45	.45	65	.65	65	.65	·	% 1
4	$V_X = 10V$, $V_Y = 5V$, $V_Z = 5V$	45	.45	65	.65	65	.65		961
5	VX = 10V, VY = 10V, VZ = 10V	45	.45	65	.65	65	.65		% i
Division Accuracy 1	$V_X = .5V$, $V_Y = 10V$, $V_7 = .01V$	45	.45	65	.65	65	.65		961
2	$V_X = 1V$, $V_Y = 10V$, $V_Z = .5V$	45	.45	65	.65	65	.65		% 1
3	Vx = 5V, Vy = 10V, Vz = 1V	45	.45	65	.65	65	.65	1	961
4	VX = 10V, VY = 10V, VZ = 5V	45	.45	65	.65	65	.65		961
5 ``	VX = 10V, VY = 10V, VZ = 10V	45	.45	65	.65	65	.65	1	961
Square Accuracy 1	$V_X = V_Y = 10V, V_Z = .1V$	-1.0	1.0	l	ļ	ĺ	}	}	%
. 2	$V_X = V_Y = 10V, V_Z = .5V$	-1.0	1.0	1		ļ	ľ	1	% I
3	$V_{X} = V_{Y} = 10V, V_{Z} = 1V$	-1.0	1.0	i	1	ĺ	ì	1	96
4	VY = VY = 10V, V7 = 5V	-1.0	1.0			Į	l	Į	961
5	Vx = Vy = 10V, V7 = 10V	-1.0	1.0]			ĺ .	İ	961
Square Root Accuracy 1	$V_X = V_Y = 10V$, $V_7 = .03V$	45	.45	1		1	1	1	% 1
2	VY = VY = 10V. V7 = 1V	45	.45	ļ			ł	i	%
3	$V_X = V_Y = 10V, V_7 = .5V$	45	.45	İ	i	Ì	1	1	% 1
4	$V_X = V_Y = 10V, V_Z = 1V$	45	.45	1	l	l	Į į		% 1
5	$V_X = V_Y = 10V, V_7 = 5V$	- 45	.45	i		İ	ļ	ĺ	961
6	$V_X = V_Y = 10V, V_Z = 10V$	45	.45		1	1	1		961
nput Voltage (VIN) (Note 2)] "	ا ا	10	١٥	10	٥	10	l	ľ


1. VCC = ±15V, unless otherwise specified.


2. Tested go-no-go only.


Simplified Schematic

Burn-In Circuit

Dual in-Line Package (9733HR)









LH0101/LH0101A Power Operational Amplifier

Absolute Maximum Ratings

Lead Temperature (Soldering < 10 sec)

Supply Voltage, VCC ± 22V Power Dissipation at TA = 25°C, Pd (Note 1) 5W Power Dissipation at T_C = 25°C (Note 2) 62W Differential Input Voltage, VIN ± 40V (< ± VCC) ± 20V (< ± VCC) Input Voltage Range, VCM Peak Output Current (50ms pulse), IO(PK) Output Short Circuit Duration Continuous (Note 3) Operating Temperature Range, TA -55°C to +125°C Storage Temperature Range, TSTG -65°C to +150°C Maximum Junction Temperature, TJ 150°C

General Description

The LH0101 is a wideband power operational amplifier featuring FET inputs, internal compensation, virtually no crossover distortion, and rapid settling time. These features make the LH0101 an ideal choice for DC or AC servo amplifiers, deflection yoke drives, programmable power supplies, and disk head positioner amplifiers. The LH0101 is packaged in an 8 pin TO-3 hermetic package, rated at 20 watts with a suitable heat sink.

Features

- 5 Amp peak, 2 Amp continuous output current
- 300kHz power bandwidth
- 850mW standby power (± 15V supplies)
- 300pA input bias current
- 10V/µs slew rate
- Virtually no crossover distortion
- 2µs settling time to 0.01%
- 5MHz gain bandwidth

RETS0101K, Rev 0A; RETS0101AK, Rev 0A (Teradyne J-273, Test Box HDN-30-273)		+25℃		+125°C		(Note 5) -55°C		Limit		
Parameter	Conditions (Note 4)		Min Max		Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (VIO)	VIN = 0, RS = 501)	0101		10		15		15		m۷
		0101A		3	i	7,		7		m\
input Offset Current (IIO)	V _{IN} = 0	0101		.25		250		250		n/
2.9		0101A		.075	}	75	ì	75		n/
nput Bias Current (I _{IB})	VIN = 0	0101		1	ł	1000	1	1000		n/
		0101A		.3	}	300		300		n.
arge Signal Voltage Gain (Ay)	VOUT = ± 10V, Rs = 100Ω (10Ω for 0101A)		50		50		50			V/m\
Output Voltage Swing (VOUT)	RSC = 0, Ay = +1, RL = 1000		12	j	12	l	12	J .		
	R _L = 10Ω		11.25		11.25		11.25			١ ١
*	$R_1 = 5\Omega$		10.5	l	10.5		10.5			,
Common Mode Rejection Ration (CMRR)	10 AVIN = ± 10		85	1	85		85			di
Supply Voltage Rejection Ratio (SVRR)	±5V ≤ VCC ≤ ± 15V		85	1	85		85			di
Supply Current (ICC)	1			35		35				m.
Slew Rate (Sr) (Note 6)		0101A	7.5				l		,	V /μ
Gain Bandwidth (GBW) (Note 6)	ì	0101A	4	1	1	1	!	ł		MH

Notes:


- 1. Derate linearly at 25°C/W to zero at 150°C (see curve).
- 2. Derate linearly at 2°C/W to zero at 150°C (see curve).
- 3. Within rated power dissipation, $R_{SC} = .35\Omega$, $T_A = 25^{\circ}C$.

- 4. VCC = ± 15V unless otherwise specified.
- 5. -55°C testing guaranteed
- 6. Guaranteed parameter, sampled to 10% LTPD

Burn-in Circuit

Metal Can (TO-3) Package (9312HR)


300°C



Top View

Note: Capacitors are .1 µF every fifth socket.

Maximum Power Dissipation





LH1605 5-Amp High Efficiency Switching Regulator

Absolute Maximum Rating	S
Input-Output Differential (VIN-VOUT)	5V min
Input Voltage (VIN)	35V max
Output Current (IOUT)	6A max
Operating Temperature (TJ)	150°C
Internal Power Dissipation (Note 1)	20W
Duty Cycle	20% to 80%
V ₇₋₈	60V
17-8	6A
Storage Temperature	-65°C to +150°C
Operating Temperature	-55°C to +125°C
Lead Temperature (Soldering, 10 sec)	300°C

General Description

The LH1605 is a hybrid switching regulator with high output current capabilities. It incorporates a temperature-compensated voltage reference, a duty cycle modulator with the oscillator frequency programmable, error amplifier, high current-high voltage output switch, and a power diode. The LH1605 can supply up to 5A of output current over a wide range of regulated output voltage.

Features

- Step down switching regulator
- Output adjustable from 3.0 to 30V
- 5A output current
- High efficiency
- Frequency adjustable to > 100kHz
- Standard 8-pin TO-3 package


RETS1605X, Rev Pre	el. (Teradyne J-273)	+2	+25℃		+125°C		-55℃			
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25°C)	Limit (25°C) Units	
Output Voltage Range (VOUT)	IOUT = 2A, VIN ≥ (VOUT + 5V)	3.0	30.0						٧	
Switch Saturation Voltage (VS)	IC = 5A	f	2.0	i		1	1		٧	
	IC = 2A	İ	1.2	i	ì		1		٧	
Diode ON Voltage (VF)	I _D = 5A	1	2.8	i	١)	1		. V	
	ID = 2A	1	2.0	1	1	ì	}		V	
Supply Voltage Range (VCC)		10	35	j	1	i	1		v	
Diode Reverse Current (IRD)	V _{RD} = 25V	1	5	}	1	ì	1		μΑ	
Quiescent Current (IQ)	IOUT = .2A, duty cycle = 100%	1	60		}		1		mA	
	duty cycle = 0%	1	20	1	1				mA	
Pin 2 Voltage (VREF)		2.28	2.72	i	}			1	v	

Notes

 Derate at 30°C/W case to ambient, 6.5°C/W junction to case for operation above 2. VIN = 15V, VOUT = 10V unless otherwise specified. 25°C

Burn-In Circuit

Metal Can (TO-3) Package



Pin Functions

- 2 External Capacitor (VREF)
- 3 Error Amplifier Input
- 4 Timing Capacitor CT
- 5 Input
- 7 Steering Diode (Anode)
- 8 Output
- Case Ground



LH2011/LH2011B Operational Amplifier

Absolute Maximum Ratings

General Description

The LH2011 is two LM11's in a single package. The LM11 is a precision dc amplifier combining the best features of existing bipolar and FET op amps. It is similar to the LM108A, except that input currents have been reduced by more than a factor of ten. Offset voltage and drift have also been improved.

Compared to FETs, the device provides inherently lower offset voltage and offset voltage drift, along with at least

an order of magnitude better long-term stability. Low frequency noise is also somewhat reduced. Bias current is significantly lower even under laboratory conditions, and its low drift makes compensation practical. Offset current is almost unmeasureable. Although not as fast as FETs, it does have a much lower power drain. This low dissipation has the added advantage of eliminating warm-up time in critical applications.

RETS2011X, Rev Prel.; (Teradyne J-273A)	RETS2011XB, Rev Prel.		+2	5℃	+12	5°C	-5	5°C	(Note 6)	
Parameter	Conditions (Note 3)		Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (V _{IO})		2011		0.3		0.6		0.6	±.1	mV
		2011B		0.6	1	1.1	l	1.1	±.2	m۷
Input Offset Current (I _{IO})	· I · .	,		10		30	ì	30		ρA
Input Bias Current (IJB)		2011		50		150		150	í I	pΑ
	Ĭ	2011B		100	1 1	300	l	300	! !	DΑ
Large Signal Voltage Gain (Ay)	VCC = ± 15V, IOUT = ± 2mA, VOUT = ± 12V	, 1	100	l			1		1	V/mV
	$V_{CC} = \pm 15V$, $I_{OUT} = \pm 2mA$, $V_{OUT} = \pm 11$.			ľ	50		50	ł	1	V/mV
	VCC = ± 15V, IOUT = ±.5mA, VOUT = ± 12	v J	250	1	1		İ	ļ		V/mV
	VCC = ± 15V, LOUT = ±.5mA, VOUT = ± 11			!	100		100	(i :	V/mV
Common Mode Rejection Ratio (CMRR)	VCC = ± 15V, -13V ≤ VCM ≤ 14V		110	-]	}	dB
	VCC = ± 15V, -12.5V ≤ VCM ≤ 14V			ì	100		100	1		dB
Supply Voltage Rejection Ratio (SVRR)	±2.5V ≤ VCC ≤ ±20V		100	İ	96		96	ł	i i	dB
Power Supply Current (Icc)	1	2011		0.6		0.8		0.8	1	mA
	,	2011B		0.8		1.0	ĺ	1.0	[mA.
Temperature Coefficient of Input	ì	2011		3.0	1	i]			μV/°C
Offset Voltage (AVIO / AT) (Note 4)	-55°C ≤ TA ≤ 125°C	2011B		5.0	1	i		ļ		μV/°C
Temperature Coefficient of Input		2011		1.5			ł	ł		pA/°C
Bias Current (ΔIjB/ΔT) (Note 4)	-55°C ≤ TA ≤ 125°C	2011B		3.0			ł	Ì		pA/°C
Common Mode Input Voltage Range	VCC = ±20V		+19		+ 19		+19	(Ï	V V
(VCM) (Note 5)	VCC = ±20V		-18	l	-17.5	l	-17.5	ļ	}	v
COMP. CLOSE OF	VCC = ± 2.5V	·	+1.5]	+1.5		+1.5	l		ľ
	VCC = ±2.5V	i	.5		-0	ŀ	-0	}	l	v
	VCC = ± 15V	ļ	+14	l ·	+14	l	+14	!	1	v
	VCC = ± 15V		-13		-12.5	ĺ	-12.5	ĺ	(v.

Notes:


- The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used. In addition, a 2 kΩ minimum resistance in each input is advised to avoid possible latch up initiated by supply reversals.
- 2. The maximum operating junction temperature is 150°C for the LM11. Devices must be

derated based on package thermal resistance.


- 3. VCC ± 20V, VCM = 0 unless otherwise specified.
- 4. Guaranteed parameter.
- 5. Tested go-no-go only.
- 6. Class S devices only.

Burn-In Circuits

Dual-In-Line Package (8627HR)



Flat Package (8776:4R)





LH2101A Dual High Performance Operational Amplifier

Absolute Maximum Ratings	3
Supply Voltage	+22V
Power Dissipation (Note 1)	500 mW
Differential Input Voltage	+30V
Input Voltage (Note 2)	+ 15V
Output Short-Circuit Duration	Continuous
Operating Temperature Range	-55°C to 125°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

General Description

The LH2101A dual operational amplifier is two LM101A type op amps in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles. For additional information, see the LM101A data sheet and National's Linear Application Handbook.

Features

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics
- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of 10V/µs as a summing amplifier


RETS2101AD, Rev OA (Teradyne W-301, TDN-25-301-059)		+25°C		+125℃		-55°C			
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (ViO)	RS = 50k!2		2.0		3.0		3.0		mV
Input Offset Current (I _I O)		1	10	1	20	1	20	1	nA.
Input Bias Current (IjB)		1	75	l	100	Į.	100	1	nA
Power Supply Current (ICC)	VCC = ±20V	I	3.0	i	2.5	l	l	į.	mA.
Supply Voltage Rejection Ratio (SVRR)	$R_S = 50k\Omega$, $\pm 5V \le V_{CC} \le \pm 20V$	80)	80	l	80	1		d₿
Common Mode Rejection Ratio (CMRR)	RS = 50kΩ, -10V ≤ VCM ≤ +10V	80		80	j.	80	Ì	ł	d₿
Large Signal Voltage Gain (Ay)	VOUT = ± 10V, RL = 2kΩ	50	1	25	١.	25	i		V/mV
Short Circuit Current (IOS)		i	±50	}	±50	1	± 50		mA.
Output Voltage Swing (VOUT)	RL = 10kΩ	± 12	ĺ	± 12	l	± 12	ļ	ļ	V .
	RL = 2kΩ	± 10	ľ	± 10	İ	± 10	Į	ļ	v
Input Resistance (RIN) (Note 4)		1.5	1	}	ĺ		İ		MΩ
Input Voltage Range (VIN) (Note 5)	VCC = ±20V	± 15	1	± 15		± 15]		v
Temperature Coefficient of V _{IO} (Note 4)	-55°C ≤ TA ≤ 125°C	1	15	1	ŀ	ì	Ì	1	μV/°C
Temperature Coefficient of I _{IO} (Note 4)	25°C ≤ TA ≤ 125°C	1	.1	1		{	}	1	nA/°C
	-55°C ≤ TA ≤ 25°C	- [.2	į.		Į.	ł	1	nA/°C

Notes:

- The maximum junction temperature of the LH2101A is 150°C. For operating temperatures of devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.
- 2. For supply voltage less than \pm 15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. VCC = ± 15V unless otherwise specified.
- 4. Guaranteed parameter.
- 5. Tested go-no-go only


Burn-In Circuits

Dual-In-Line Package (8627HR)



Top View

Flat Package (8776HR)



16



LH2108/LH2108A Dual Super Beta Operational Amplifiers

Absolute Maximum Ratings

Supply Voltage ± 20V Power Dissipation (Note 1) 500mW Differential Input Current (Note 2) ± 10mA Input Voltage (Note 3) ± 15V **Output Short Circuit Duration** Continuous Operating Temperature Range -55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

General Description

The LH2108A and LH2108 of dual operational amplifiers are two LM108A or LM108 type op amps in a single hermetic package. Featuring all the same performance characteristics of the single device, these duals also offer closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two single devices. For additional information see the LM108A or LM108 data sheet and National's Linear Application Handbook.

Features

■ Low offset current
■ Low offset voltage
■ Low offset voltage
LH2108A
LH2108

0.7 mV 0.3mV 0.7mV

50pA

Wide input voltage rangeWide operating supply range

± 15V ± 3V to ± 20V


RETS2108D, Rev 0B; RETS2108AD, Rev 0C (Teradyne J-273A, HDN-30-273-003)		+25°C		+125℃		-55°C		(Note 4)		
Parameter	Conditions (Note 3)		Min	Max	Min	Max	Min	Max	(25°C)	Units
Power Supply Current (ICC)				0.6		0.4		0.8		mA
Short Circuit Current (IOS)				± 30	1	± 30	ĺ	± 30	1	mA
Output Voltage Swing (VOUT)	$V_{CC} = \pm 15V$, $R_L = 10k\Omega$		± 13	1	± 13		± 13	1	1	V
Voltage Gain (Ay)	$V_{CC} = \pm 15V$, $R_L = 10k\Omega$, $V_{OUT} = \pm 10V$	2108	50	ĺ	25	l	25	ł	1	V/mV
	1	2108A	80		40	ľ	40	ł		V/mV
Input Offset Voltage (V _{IO})	RS = 0, VCM = 0, VCM = ± 15V	2108		2.0	{	3.0	ł	3.0	±.5	mV
		2108A		0.5	ł	1.0	1	1.0	±.25	m۷
	$R_S = 1M\Omega$, $V_{CM} = 0$, $V_{CM} = \pm 15V$	2108		2.0	ł	3.0		3.0	±.5	mV
		2108A		0.5	ì	1.0	1	1.0	± 25	m۷
	$V_{CC} = \pm 5V$, $V_{CM} = 0$, $R_S = 0$, $1M\Omega$	2108		2.0	l	3.0		3.0	±.5	mV
		2108A		0.5		1.0		1.0	±.25	mV
Input Bias Current (I _{IB})	VCM = 0, VCM = ± 15V)		2.0	·	3.0	ĺ	3.0	± 1.0	nΑ
· · · · · · · · · · · · · · · · · · ·	VCC = ±5V, VCM = 0			2.0		3.0	ĺ	3.0	± 1.0	· nA
Input Offset Current (I _{ID})	VCM = 0, VCM = ± 15V			0.2	[!	0.4		0.4	}	nA
	VCC = ±5V, VCM = 0	- 1		0.2		0.4		0.4	1	n A
Common Mode Rejection (CMRR)	-15V ≤ VCM ≤ +15V	2108	85	1	85		85		!	dB
	1	2108A	96	1	96		96		ļ	dB
Power Supply Rejection Ratio (SVRR)	±5V ≤ VCC ≤ ±20V	2108	80	}	80		80	i]	dB
		2108A	96		96		96		'	dB

Notes:

- The maximum junction temperature of the LH2108A/LH2108 is 150°C. For operating devices in the flat package at elevated temperatures, the derating is based on a thermal resistance of 185°C/W when mounted on a 1716-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dualin-line package is 100°C/W, junction to ambient.
- The inputs are shunted with back-to-back diodes for overvoltage protection. Theretore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.
- 3. $VCC = \pm 20V$ unless otherwise specified.
- 4. Class S only.


Burn-In Circuits

Dual-In-Line Package (8627HR)



Top View

Flat Package (8776HR)



±5V to ± 18V



LH2110 Dual Voltage Follower

Absolute Maximum Ratings	3
Supply Voltage	± 18V
Power Dissipation (Note 1)	500mW
Input Voltage (Note 2)	± 15V
Output Short Circuit Duration (Note 3)	Continuous
Operating Temperature Range	-55°C to 125°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	+300°C

General Description

The LH2110 dual voltage follower is two LM110 type followers in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information, see the LM110 data sheet and National's Linear Application Notebook.

Features

Low input current	1nA
■ High input resistance	1010 (
High slew rate	30V/μs
■ Wide bandwidth	20MHz

			•				
2	5°C	+12	5°C	-5	5°C	ک Limit	
	Max	Min	Max	Min	Max	(25°C)	Units
	±4		±6		±6		m۷
	3.0		10.0	1	10.0	1	nA
	l	.999	}	.999	ł	1	V/V
	i	440	Į.	+ 10	1	1	1 1/

Wide operating supply range

Output short circuit proof

RETS2110, Rev 1A (T	eradyne W-301)	+2	5℃	+12	25℃ ————	-5	5°C	Limit .	1
Parameter	Conditions (Note 4)	Min	Max	Min	Max	Min	Max	(25℃)	Units
Input Offset Voltage (VIO)	$R_S = 10k\Omega$		±4		±6		±6		mV
Input Bias Current (IIB)	$R_S = 1M\Omega$	1	3.0		10.0	1	10.0	1	nA
Voltage Gain (Ay)	$VOUT = \pm 10V$, $RL = 8k\Omega$.999	1	.999	}	.999	ì	1	V/V
Output Voltage Swing (VOUT)	$R_L = 10k\Omega$	± 10	1	± 10	}	± 10	1	1	l v
Supply Current (ICC)	VIN = 0 (limit is per follower)	1	5.5	İ	4.0	}	l	l	mA.
Power Supply Rejection Ratio (SVRR)	±5V ≤ VCC ≤ ±20V ·	70	1	ĺ]	ļ	ļ	Į.	dB
Input Resistance (RIN) (Note 5)		1010	1	Ì		ļ	!	Ī	Ω
Output Resistance (ROUT) (Note 5)		ì	2.5	ļ	Į.	ļ	1	{	Ω

Notes:


- 1. The maximum junction temperature of the LH2110 is 150°C. For operating devices in the flat package at elevated temperatures, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.
- 2. For supply voltages less than \pm 15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Continuous short circuit is allowed for case temperature to 125°C and ambient temperatures to 70°C. It is necessary to insert a resistor greater than $2k\Omega$ in series with the input when the amplifier is driven from low impedance sources to prevent damage when the output is shorted.

Flat Package


- 4. VCC = ± 15V unless otherwise specified.
- 5. Guaranteed parameter.

Burn-In Circuits

Dual-In-Line Package (8627HR)



Top View



Top View



LH2111 Dual Voltage Comparator

Absolute Maximum Ratings

Lead Temperature (Soldering, 10 sec)

Total Supply Voltage (V+ - V-) 36V Output to Negative Supply Voltage (VOUT - V") -50V Ground to Negative Supply Voltage (GND - V-) 30V Differential Input Voltage ± 30V Input Voltage (Note 1) ± 15V Power Dissipation (Note 2) 500mW Output Short Circuit Duration 10 sec -55°C to 125°C Operating Temperature Range Storage Temperature Range -85°C to 150°C

300°C

General Description

The LH2111 dual voltage comparator is two LM111 type comparators in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information see the LM111 data sheet and National's Linear Application Handbook.

Features

Wide operating supply range ±15V to a single ±5V
Low input currents 6nA
High sensitivity 10µV
Wide differential input range ±30V
High output drive 50mA, 50V

RETS2111X, Rev 0 (Te	radyne J-273)	+2	5°C	+12	:5°C	-5	5°C	(Note 5)	
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input Offset Voltage (VIO)	V _{CM} = +13.5V, -14.5V, 0		3.0		4.0		4.0	±.5	mV
	$R_S = 50k\Omega$, $V_{CM} = +13.5V$, $-14.5V$, 0		3.0		4.0	[4.0	±.5	mV
, •	V85 = V86 = 0, VCM = +13.5V, -14.5V, 0		3.0			[.	ĺ		mV
	$V_{85} = V_{86} = 0$, $R_S = 50k\Omega$, $V_{CM} = +13.5V$, $-14.5V$, 0		′3.0			[mV
	V+ = 4.5V, V- = 0, VOUT = .4V, VCM = 3V, & .5V		5.0		6.0	ļ .	6.0		mV
	V+ = 4.5V, V- = 0, VOUT = 4.5V, VCM = 3V, .5V		3.0		4.0	,	4.0	1	mV
Input Offset Current (IIO)	RS = 50kΩ, V _{CM} = +13.5V, -14.5V, 0		10.0	}	20.0		2.0		nA
	$V_{85} = V_{86} = 0$, $R_S = 50k\Omega$, $V_{CM} = +13.5V$, $-14.5V$, 0		30.0	}			}		nA
Input Bias Current (IgB)	$RS = 50k\Omega$, $V_{CM} = +13.5V$, $-14.5V$, 0		100		100)	150	± 10	nA
Large Signal Gain (Ays)	RL = $1k\Omega$, $VOUT = -12V$ to $+35V$	40	ì	30	İ	30	1		V/mV
Emitter Follower Gain (AVEF)	$RL = 600\Omega$, $V_1 = -15V$ to $+12V$	10	ł	8	}	8			V/mV
Common Mode Rejection Ratio (CMRR)	+13.5V ≥ VCM ≥ -14.5V	80	į.	80	1	80	!		dB
Negative Supply Current (ICC-)			-5.0		-5.0	ļ	15	±.5	mA
Positive Supply Current (ICC+)	1		6.0	1	6.0	!	15		mA
Input Leakage Current (IU)	VCC = ± 18V, V28 = 1V, V38 = 30V, VOUT = 50V		j	Ì	l	ł	ł		
	(Note 4)		10	ļ	30	ĺ	ĺ	1	nΑ
	VCC = ± 18V, V28 = 30V, V38 = 1V, V _{OUT} = 50V _. (Note 4)		10		30		-		nA

VCC = ± 18V, I5 + I6 = 5mA, VOUT = 50V (Note 4)

VCC = ± 18V, I5 + I6 = 5mA, VOUT = 50V (Note 4)

IOUT = 50mA, VIN = -5mV

IOUT = 8mA, VIN = -6mV

VIN = 100mV with 5mV overdrive

Notes:

- This rating applies for ± 15V supplies. The positive input voltage limit is 30V above the
 negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.
- The maximum junction temperature is 150°C. For operating at elevated temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2 ounce copper conductor. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.
- 3. V_{CC} = ± 15V, V_{CM} = 0, V_{OUT} = 1.4V, V₅₆ = 0, R_S = 0, unless otherwise specified (V₈₅ = voltage differential between V⁺ and balance; V₈₆ = voltage differential between V⁺ and bal/strobe; V₅₆ = voltage differential between balance and bal/strobe; V₂₈ = voltage differential between V⁺ and in^{-†}, V₃₈ = voltage differential between V⁺ and in^{-†}, I₅ = current on balance; I₆ = Current on bal/strobe).

500

04

0.4

nΑ

V

mΑ

- 4. With respect to V
- Class S only. V_{IO} deltas are not measured at V_{CM} = 0; I_{IB} deltas are measured only at V_{CM} = 0.
- 6. Guaranteed parameter

25

1.5

0.4

4.0

Burn-In Circuits

Output Leakage Current (ILO)


Ground Leakage Current (ILG)

Strobe ON Current (STR) (Note 6)


Response Time (tresp) (Note 6)

Saturation Voltage (VSAT)

Dual-In-Line Package (9106HR)



Flat Package (8626HR)





LH24250 Dual Programmable Operational Amplifier

Absolute Maximum Ratings Supply Voltage + 18V Power Dissipation (Note 1) 500mW Differential Input Voltage (Note 2) + 15V Input Voltage (Note 3) +15V **Output Short Circuit Duration** Continuous Operating Temperature Range -55°C to +125°C -65°C to +150°C Storage Temperature Range

Lead Temperature (Soldering, 10 sec)

General Description

The LH24250 dual programmable micropower operational amplifier is two LM4250 type op amps in a single hermetic package. Featuring all the same performance characteristics of the LM4250, the LH24250 duals also offers closer thermal tracking, lower weight, reduced insertion cost and smaller size than two single devices. For additional information, see the LM4250 data sheet and National's Linear Application Handbook.

Features

- ± 1V to ± 18V power supply operation
- Standby power consumption as low as 20 μW
- Offset current programmable for less than 0.5 nA to 30 nA
- Programmable slew rate
- May be shut-down using standard open collector TTL
- Internally compensated and short circuit proof

RETS24250X, Rev — (Teradyne J-273)		+25℃		+125℃		-55℃		ا Limit	
Parameter	Conditions (Note 3)	Min	Max	Min	Max	Min	Max	(25°C)	Units

Electrical testing is performed using the LM4250 test tapes. See RETS4250X in the linear section.

Notes:

- 1. Derate linearly 2 mW/°C case temperature above 25°C.
- 2. This rating applies to maximum voltage differential between input terminals. The maximum input voltage on either input terminal is limited to +V up to ± 15V.


300°C

3. This rating limited to \pm supply voltage to a maximum of \pm 15V.

Typical Quiescent Current Setting Resistor


(Pin 8 to V-)

VCC	10µA	30µA	100µA	300µA
± 1.5V	1.5ΜΩ	470kΩ	150kΩ	
± 3V	$3.3M\Omega$	1.1 $M\Omega$	330kΩ	100kΩ
±6V	7.5MΩ	2.7ΜΩ	750kΩ	220kΩ
±9V	13MΩ	4MΩ	1.3ΜΩ	350ks
± 12V	18МΩ	5.6MΩ	1.5ΜΩ	510kΩ
± 15V	22MΩ	7.5MΩ	2.2MΩ	620kΩ




Burn-In Circuits

Dual-In-Line Package (9496HR)



Top View

Flat Package (8837HR)



Top View



LH740A FET Input Operational Amplifier

Absolute Maximum Ratings

 Supply Voltage
 ± 22V

 Maximum Power Dissipation
 500mW

 Differential Input Voltage
 ± 5V

 Input Voltage
 ± 15V

 Short Circuit Duration
 Continuous

 Departing Temperature Range
 -55°C to +125°C

Operating Temperature Range -55°C to +125°C Storage Temperature Range -65°C to +150°C

Lead Temperature (Soldering, 10 sec)

General Description

The LH740A is a FET input, general purpose operational amplifier with high input impedance, closely matched input characteristics, and good slew rates.

Features

300°C

- Internal 6dB/octave frequency compensation
- Unity gain slew rate in excess of 6V/µs
- Unity gain bandwidth of 1MHz

- Input offset is adjustable with a single 10k pot
- Pin compatible with LM741, LM709, LM101A, and μA740
- Excellent offset current match over temperature, typically 100pA
- Output is continuously short-circuit proof


RETS740AX, Rev - (T	eradyne W-301)	+25℃		+125℃		+125℃		-5	5℃	∆ Limit	1
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	(25°C)	Unit		
input Offset Voltage (ViO)	R _S = 100kΩ		15.0		20.0		20.0		m		
Input Offset Current (I _{IO})	(Note 2)	{	100	ĺ	500	1	500	ł	1 1		
nput Bias Current (Ip)	(Note 2)	ł	.2	1	4.0	l	4.0	ļ			
Supply Current (ICC)		. 1	4.0	ł		1		1	1 .		
Power Supply Rejection Ratio (SVRR)	$R_S = 10k\Omega \pm 5V \le V_{CC} \le \pm 15V$	80		80	ĺ	80	1	(
Common Mode Rejection Ratio (CMRR)	$R_S = 10k\Omega V_{IN} = \pm 10V$	80		80		80	1	1.) (
arge Signal Voltage Gain (Av)	$R_L = 2k\Omega$, $V_{OUT} = \pm 10V$	50	J	40		40	1	1	V/n		
Output Voltage Swing (VOUT)	$R_L = 2k\Omega$	± 10		± 10	ĺ	± 10	1	1	ĺ		
	$R_L = 10k\Omega$	± 12		± 12	}	± 12	ł	Į	1		
Output Short Circuit Current (IOS)	_	ļ	± 50]					۱ ،		
nput Voltage Range (VIN) (Note3)	The second secon	± 12	1	± 12		± 12	ĺ	Í	ĺ		
Output Current Swing (IOUT) (Note 3)	VOUT = ± 10V	± 10		±5	1	±5		ł) n		
Power Dissipation (Pp) (Note 3)	1	Į	120	J	l	1			m		
nput Resistance (RIN) (Note 3)	,	108		Ì		l			1		
Slew Rate (s _r) (Note 4)		2.0	ì	Ì	ì	1	l	}	V/,		
Rise Time (t _f) (Note 4)		1	1.0	ļ	ļ	j			1 1		
Overshoot (OS) (Note 4)	•		20	İ	l	1	1				
Temperature Coefficient of Input Offset	<i>y</i>	ì	Į.	ì	١.	1		1	l		
Voltage (Note 4) (AVIO/AT)	-55°C to + 125°C	1	50)	ļ	J			_μV/°		
Temperature Coefficient of Input Offset	1	Į.	1		1	1	1	Į.			
Current (Note 4) (ΔI _{IO} /ΔT)	-55°C to + 125°C	1	4.0	(Ì	ì	}		pA/°		
Temperature Coefficient of Input Bias		. [1]	l	}	J]			
Current (Note 4) (Alig / AT)	-55°C to + 125°C	1	40	1	I	l	l	1	pA/°		

HOLES

- 1. $V_{CC} = \pm 15V$, unless otherwise specified.
- 2. Parameter guaranteed at 25°C, may be tested at extra cost.
- 3. Tested go-no-go only.
- 4. Guaranteed parameter.

Burn-In Circuit

Metal Can Package





MH0007 DC Coupled MOS Clock Driver

Absolute Maximum Ratings VCC Supply Voltage 87 V Supply Voltage -40V V⁺ Supply Voltage +28V (V⁺ - V⁻) Voltage Differential 30V Input Voltage 5.5V Power Dissipation (TA = 25°C, see curve) 800mW Peak Output Current ± 500mA Storage Temperature Range -65°C to +150°C **Operating Temperature Range** -55°C to +125°C

Lead Temperature (Soldering, 10 sec)

General Description

300°C

The MH0007 is a voltage translator and power booster designed for interfacing between conventional TTL or DTL voltage levels and those levels associated with inputs or clocks of MOS FET type devices. The design allows the user a wide latitude in selection of supply voltages, and is especially useful in normally "off" applications, since power dissipation is typically only 5 milliwatts in the "off" state.

Features

- 30 volts (max) output swing
- Standard 5V power supply
- Peak currents in excess of ±300mA available
- Compatible with all MOS devices
- High speed: 5MHz with nominal load
- External trimming possible for increased performance


RETS0007H, Rev A (Te	eradyne W-301)		+25℃		(Note 1) +125℃		e 1) 5℃	(Note 4) Limit	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	(25°C)	Units
Logical "1" Output Voltage (VOH)	VCC = 5.5V, V+ = 28V, V- = -2V, IOUT = -30mA,								
	V _{IN} = .8V	24	1	24	}	24		±.2	· V
	VCC = 5.5V, V+ = 28V, V- = -2V, IOUT = -1mA,		1		ì				
	VIN = .8V	26		26	}	26			٧
	$V_{CC} = 5.5V$, $V^{+} = -10V$, $V^{-} = -40V$, $I_{OUT} = -30mA$,	-14	1	-14	}	-14			v
	V _{IN} = .8V V _{CC} = 5.5V, V ⁺ = -10V, V ⁻ = -40V, I _{OUT} = -1mA,	-14	ł	-14	}	-14			٧
	Vin = .8V	-12	ł	-12	}	-12			v
Logical "0" Output Voltage (VOI)	$V_{CC} = 4.5V, V^{+} = 28V, V^{-} = -2V, I_{OUT} = 30mA,$	' '	}	'-	}	'-			•
zogiou. o output romago (rot)	Vin = 2.2V	-2	٠.	-2		-2	0		v
	$V_{CC} = 4.5V, V^{+} = -10V, V^{-} = -40V, I_{OUT} = 30mA,$		}	}	1				
	VIN = 2.2V	-40	-38	-40	-38	-40	-38		٧
Logical "1" Input Current (IIH)	VCC = 5.5V, VIN = 5.5V, V+ = 28V, V- = -2V	l	100	}	100	1	100	± 10	μA
•	VCC = 5.5V, VIN = 5.5V, V+ = -10V, V- = -40V	(100	1	100	i '	100	± 10	μΑ
Logical "0" Input Current (IIL)	VCC = 5.5V, VIN = .4V, V+ = 28V, V- = -2V	1	1.5	1	1.5		1.5		mA
	VCC = 5.5V, VIN = 4V, V+ = -10V, V- = -40V	ļ	1.5		1.5	1	1.5		mA
Logical "1" Input Voltage (Note 2) (VIH)		2.2		2.2	!	2.2			٧
Logical "0" Input Voltage (Note 2) (VIL)	i.,		.8	v+ - 4	.8		.8		٧
Logical "1" Output Voltage (Note 3) (VOH)	VCC = 5.5V, VIN = .8V, IOUT = -30mA	V ⁺ - 4		V' - 4		V+ - 4			V V
1 #0# Outsut Value (Nata - 0) (V)	VCC = 5.5V, VIN = .8V, IOUT = -1mA	(V 2	V- + 2		V- + 2		V- + 2		V
Logical "0" Output Voltage (Note 3) (VOL)	VCC = 4.5V, VIN = 2.2V, IOUT = -30mA VCC = 5V, V ⁻ = -17V, V ⁺ = 3V, CI = 200pF	ĺ	60	l	V +2	Į.	V +2		
Propagation Delay Time (Note 3) (tpd)	$V_{CC} = 5V$, $V' = -17V$, $V' = 3V$, $C_{L} = 200pF$	[80	l	(ns ns
Rise Time (Note 3) (t _r)	VCC = 5V, V = -17V, V = 3V, CL = 200pF	ł	55	l	l l	1			ns
Full Time (Note 3) (tr)	VCC = 5V, V = -17V, V = 3V, CL = 200pF	ĺ	65	1	l	l			ns

Notes:

- 1. Temperature limits are guaranteed, but may be tested at extra cost.
- 2. Tested go-no-go only.


- 3. Guaranteed parameter, no testing available.
- 4. Class S only.

Burn-In Circuit



Metal Can Package

Maximum Power Dissipation





MH0009 DC Coupled Two Phase MOS Clock Driver

Absolute Maximum Ratings

V" Supply Voltage: Differential (Pin 5 to Pin 3) or (Pin 5 to Pin 7) -40V V⁺ Supply Voltage Differential (Pin 11 to Pin 5) 300 Input Current (Pin 2, 4, or 8) $\pm 75 mA$ Peak Output Current Power Dissipation (Note 1 and Figure 2)

± 500mA 1.5W -65°C to +150°C Storage Temperature

Operating Temperature Lead Temperature (Soldering, 10 sec)

-55°C to +125°C 300°C

General Description

The MH0009 is high speed, DC coupled, dual MOS clock driver designed to operate in conjunction with high speed line drivers such as the DM7830, DM5440, or DM7093. The transition from TTL/DTL to MOS logic level is accomplished by PNP input transistors which also assure accurate control of the output pulse width.

Features

DC logically controlled operation

Output swings

in excess of $\pm\,500\text{mA}$ in excess of 2 MHz

to 30V

Output currents High rep rate

Low standby power


RETS0009G, Rev O (To	eradyne W-301)	. +2	.5℃	+12	25℃	-5	5℃	(Note 4)	1
Parameter	Conditions (Note 2)	Min	Max	Min	Max	Min	Max	(25°C)	Units
Input A Input Voltage (VINA)	i _{IN} = 500μA, VBIAS = 0	.2	.3						٧
	IN = 3mA, VBIAS = 0	.2	.99		ĺ	1	Í		٧
Bias Input Voltage (VIB)	IBIAS = 3mA, VIN(A) = 0	.6	.99	1	i	ł	l		٧
Bias Input Current (Ip)	VRIAS = 45V, V" = 0	ì	8.0	1	ł	l	ł	± 1.0	μА
Input B Input Voltage (VINB)	IN = 1mA, V = 0	.16	.26		ļ	ļ]]	٧
	IIN = 10mA, V = 0	.6	.99]	ļ	i .	1		٧
Negative Supply Voltage (ICCT)	I = 10mA, VIN(B) = 0	.6	.99	1	į.	l	ĺ	1 1	V
Output Voltage (VOUT)	V = 0, IN(B) = 8mA, IOUT = 50mA		1.8	1	į.		1	1	٧
,	V = 0, IIN(B) = 8mA, IOUT = 10mA	.6	l	1	i	l	ł		٧
Output Current (IQUT)	V = 0, I _{IN} (B) = 1mA, VOUT = 35V	ł	50		1	l	!		μA
Positive Supply Voltage (ICC+)	I+ = 50mA, VOLIT = 0	1	3.5	}	!		ļ		v
	I+ = 10mA, VOLIT = 0	.6	1	1]	1		٧
Turn-On Time (Note 3) (ton)	$V^{+} = 0$, $V^{-} = 20V$, $C_{IN} = .0022 \mu F$, $C_{L} = .001 \mu F$	1	35		35	[35		ns
Rise Time (Note 3) (tr)	$V^{+} = 0$, $V^{-} = 20V$, $C_{1N} = .0022 \mu F$, $C_{L} = .001 \mu F$	1	50	1	50	Ĭ	50		ns
Fall Time (Note 3) (tr)	$V^{+} = 0$, $V^{-} = 20V$, $C_{IN} = .0022 \mu F$, $C_{L} = .001 \mu F$	1	120	1	120	1	120	1	ns
Pulse Width (50% to 50%) (Note 3) (tow)	$V^{+} = 0$, $V^{-} = 20V$, $C_{ N} = .0022 \mu F$, $C_{L} = .001 \mu F$	340	440	340	440	340	440	1	ns
	V+ = 0, V- = 20V, CIN = 600pF, CL = 200pF	40	120	40	120	40	120	1	กร

- 1. Transient power is given by P = $fC_L(V^+ V^-)^2$ watts, where f = repetition rate, $C_L = load$ capacitance, and $(V^+ V^-) = output$ awing.
- 2. All unspecified pins are open.

- 3. Guaranteed parameter, no testing available.


Burn-In Circuit

Metal Can Package (12-Lead TO-8)



Top View

Maximum Power Dissipation





MH0012 High Speed MOS Clock Driver

Absolute Maximum Ratings

Power Dissipation—See Figure 1

Lead Temperature (Soldering, 10 sec)

Storage Temperature

Operating Temperature

V Supply Voltage: Differential (Pin 1 or 2 to Pin 5) -40V V⁺ Supply Voltage: Differential (Pin 8 or 9 to Pin 1 or 2) 30V Input Current (Pin 3 or 7) Peak Output Current Maximum Output Load - See Figure 2

+75mA +1000mA 1.5W -65°C to +150°C -55°C to +125°C

300°C

General Description

The MH0012 is a high performance clock driver that is designed to be driven by the DM7830 or other line drivers or buffers with high output current capability. It will provide a fixed width pulse suitable for driving MOS shift registers and other clocked MOS devices.

Features

■ High output voltage swings

■ High output current drive capability 1000mA peak ■ High repetition rate 10MHz at 18 volts into 100pF


Low standby power less than 30mW

RETS0012G, Rev OA	(Teradyne W-301)		+25℃		+125°C		-55℃		
Parameter	Conditions (Note 1)	Min	Max	Min	Max	Min	Max	Limit (25°C)	Units
Logical "1" Input Voltage (Note 2) (VIH)	VOUT < 2V		2.0		2.0		2.0		٧
Logical "O" Input Voltage (Note 2) (VIL)	VOUT > 18.5V	0.4	Į.	0.4	1	0.4	} .		٧
Logical "1" Output Voltage (VOH)	IOUT = -1mA	8.5	ľ	8.5		8.5	Į,		١ ١
Logical "O" Output Voltage (VOL)	IOUT = 1mA	Ì	-8.0		-8.0		-8.0		١ ١
Negative Supply Current (ICC ⁻)	V _{IN} = 1.5V	1	-60	ì	-60		-60		m/
Turn-On Delay (Note 3) (ton)	VIN = 5V, CL = 200pF, f = 1MHz		15			1	·		n
Rise Time (Note 3) (t _f)	VIN = 5V, CL = 200pF, f = 1MHz		10						n:
Turn-Off Delay (Note 3) (tOFF)	VIN = 5V, CL = 200pF, f = 1MHz		50				1		n:
Fall Time (Note 3) (tg)	VIN = 5V, CL = 200pF, f = 1MHz	1	45	ĺ				ĺ	n

- 1. $V^+ = 10V$, $V^- = -10V$, pin 5 grounded, input compensation = 40pF unless otherwise specified.
- 2. Tested go-no-go only.
- 3. Guaranteed parameter.


Burn-In Circuit

Metal Can Package




Note: * All capacitors are .1µF every five sockets.





Maximum Output Load vs Voltage Swing vs Rise Times





from Case)

MH0013 Two Phase MOS Clock Driver

Absolute Maximum Ratings

(V — V) Voltage Differential 30V Input Current (Pin 2, 4, 8 or 8) ± 75mA Peak Output Current ± 600mA Power Dissipation (Figure 2) 1.5W Storage Temperature − 65°C to + 150°C Operating Temperature (Soldering, 10 sec 1/16°

General Description

The MH0013 is a general purpose clock driver that is designed to be driven by DTL or TTL line drivers or buffers with high output current capability. It will provide fixed width clock pulses for both high threshold and low threshold MOS devices. Two external input coupling capacitors set the pulse width maximum, below which the output pulse width will closely follow the input pulse width or logic control of output pulse width may be obtained by using larger value input capacitors and no input resistors.

Features

- High output voltage swings
- High output current drive capability

up to 30V

up to 500mA

up to 50MHz

- High repetition rate
- Pin compatible with the MH0009 ■ "Zero" quiescent power

RETS0013G, Rev OB ((Teradyne W-301)		+25℃		(Note 4) +125℃		le 4) 5℃	Δ Limit	
Parameter	Conditions	Min	Max	Min	Max	Min	Max	(25°C)	Units
Negative Input Clamping Voltage (VIC-)	I _{IN} = -10mA	-1.2	-0.6	-1.2	-0.6	-1.2	-0.6		V
Power Supply Leakage Current (ICC)	$V^{+} - V^{-} = 30V$, $I_{IN} = I_{OUT} = 0$	Į.	100)	100	1	100		μΑ
Logical "0" Output Voltage (VOL)	IN = 1mA, IOUT = -50mA, V+ = 0, V- = -20V	V+ - 3		v+ - 3		V+ - 3			v
	IN = 1mA, 10UT = -10mA, V+ = 0, V- = -20V	V+ - 3	V+6	(v+ - s	0 +V	V+ - 3	V+6		l v
Logical "1" Output Voltage (VOH)	IN = 10mA, IOUT = 50mA, V+ = 0, V- = -20V	i	V+ - 2	ĺ	V+ - 2	l	V+ - 2		l v
Turn-on Time (Note 1) (ton)	CIN = .0022 \(\mu \text{F}, \text{RIN} = 0, \text{CL} = .001 \(\mu \text{F} \)	- {	35	}	35	1	35		ns
Rise Time (Note 1) (t _f)	CIN = .0022µF, RIN = 0, CL = .001µF	- {	50	}	50]	50		. ns
Fall Time (Notes 1, 2) (t _f)	CIN = .0022µF, RIN = 0, CL = .001µF	40	80	1]	1			ns
Fall Time (Notes 1, 3) (t _f)	CIN = .0022 F, RIN = 0, CL = .001 F	40	120	l	ì	١			ns
Pulse Width (Notes 1, 3) (tpw)	$C_{IN} = .0022 \mu F$, $R_{IN} = 0$, $C_{L} = .001 \mu F$	340	470	1	[1	[]		ns
Turn-Off Time (Notes 1, 2)	$C_{IN} = .0022 \mu F$, $R_{IN} = 0$, $C_{L} = .001 \mu F$	i	60		1	1			ns


Notes:

- 1. AC parameters are guaranteed.
- 2. Parameter values apply for clock pulse width determined by input pulse width.
- 3. Parameter values apply for input pulse width greater than output clock pulse width.
- 4. Temperature limits are guaranteed.

Burn-In Circuit


Metal Can Package (12-Lead TO-8)

300°C



Top View

Package Power Derating



AMBIENT TEMPERATURE (°C)



Section 17

Application Notes





INTRODUCTION

The LH0002 Current Amplifier integrated building block provides a wide band unity gain amplifier capable of providing peak currents of up to ±200 mA into a 50 ohm load.

The circuit uses thick film technology to integrate 2 NPN and 2 PNP complementary matched silicon transistors with 4 cermet resistors on a single alumina ceramic substrate. A circuit schematic is shown in Figure 1. The negative thermal feedback provided by the close proximity of the components on a single substrate eliminates any thermal runaway problem that could occur if this circuit were constructed using discrete components.

A typical circuit features a dynamic input impedance of 200 Kohms, an output impedance of 6 ohms, DC to 50 MHz bandwidth, and an output voltage swing that approaches supply voltage. A complete list of the guaranteed and typical values for the electrical characteristics under the stated conditions is given in Table 1. These features make the LH0002 ideal for integration with an operational amplifier inside a closed loop configuration




FIGURE 1. Circuit Schematic

TABLE 1. Electrical characteristics, specification applies for T_A = 25°C with +12.0V on pins 1 and 2; -12.0V on pins 6 and 7.

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Voltage Gain	$R_S = 10 \text{ k}\Omega, R_L = 1.0 \text{ k}\Omega$ $V_{IN} = 3.0 \text{ V}_{PP}, f = 1.0 \text{ kHz}$ $T_A = -55^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$.95	.97		
Input Impedance	$R_S = 200 \text{ k}\Omega$, $V_{IN} = 1.0 \text{ V}_{ms}$, $f = 1.0 \text{ kHz}$, $R_L = 1.0 \text{ k}\Omega$	180	200	-	kΩ
Output Impedance	$V_{IN} = 1.0 V_{rms}, f = 1.0 \text{ kHz}$ $R_L = 50\Omega, R_S = 10 \text{ k}\Omega$	-	6	10	Ω
Output Voltage Swing	$R_L = 1.0 \text{ k}\Omega$, $f = 1.0 \text{ kHz}$	±10	±11	-	v
DC Input Offset Voltage	$R_S = 10 kΩ, R_L = 1.0 kΩ$ $T_A = -55$ °C to 125°C	- .	±40 .	±100	mV
DC Input Offset Current	R_S = 10 kΩ, R_L = 1.0 kΩ T_A = -55°C to 125°C	_	±6.0	±10	μΑ
Harmonic Distortion	V _{IN} = 5.0 V _{rms} , f = 1.0 kHz	_	0.1	_	%
Bandwidth	$V_{IN} = 1.0 V_{rms}, R_L = 50\Omega,$ f = 1 MHz	30	50	-	MHz
Positive Supply Current	$R_S = 10 \text{ k}\Omega$, $R_L = 1 \text{ k}\Omega$		+6.0	+10.0	· mA
Negative Supply Current	$R_S = 10 \text{ k}\Omega$, $R_L = 1 \text{ k}\Omega$		-6.0	-10.0	mA

to increase its current output. The symmetrical class B output portion of the circuit also provides a constant low output impedance for both the positive and negative slopes of output pulses.

CIRCUIT OPERATION

The majority of circuit applications will use symmetrical power supplies, with equal positive voltage being applied to pins 1 and 2, and equal negative voltage applied to pins 6 and 7. The reason that pin 2 and pin 6 are not connected internally to pin 1 and pin 7, respectively, is to increase the versatility of circuit operation by allowing a decreased voltage to be applied to pins 2 and 6 to minimize the power dissipation in Q3 and Q4. The larger voltage applied to the input stage also provides increased current drive as required to the output stage.

The operation of the circuit can be understood by considering that the input pin 8 is at V_{IN}. The emitter of Q1 will be approximately 0.6 volt more positive than V_{IN} at 25°C, and the converse is true for Q2. This 0.6 volt will provide a forward bias on Q3 to cancel out the Q1 base to emitter drop which in turn would provide VIN at the output if all junctions, resistors, power supplies, etc., were electrically identical. The greatest error is introduced because the forward drops in the baseemitter junctions for the NPN and PNP devices are slightly different. For example, the VBE of the NPN will be typically 0.6V and the VBE of the PNP will be typically 0.64V under the same conditions of $I_C = 2.4 \text{ mA}$ at $V_{CE} = 12.0 \text{V}$ at 25°C . These are the approximate input stage circuit conditions for Q1 and Q2 for plus and minus 12V supplies. Fortunately, this error in both input and output offset voltage is almost always negligible when it is used inside the closed loop of a high gain operational amplifier.

A plot of input impedance vs frequency is shown in Figure 2. Inspection of this plot shows that the input impedance can be closely approximated to that of a simple first order linear network with a 45° phase lag at 0.6 MHz and a 90° phase lag at approximately one decade higher in frequency. This information is very useful for designers who have to integrate circuits which have large source




FIGURE 2. Input Impedance vs Frequency

impedances over a wide frequency range. The output impedance of the amplifier is very low, 6 ohms typically, and in conjunction with a voltage bandwidth of approximately 50 MHz can be considered to be insignificant for most applications for this type of device.

A plot of the voltage bandwidth is shown in Figure 3. Inspection of this plot shows that phase information as well as gain information was included to assist users of this device. For example, at 10 MHz, less than an 8° phase lag would be subtracted from the phase margin of an operational amplifier when it is integrated with this device. The open loop gain of the operational amplifier would be decreased by less than 10% at 10 MHz and therefore can be considered to be insignificant for most applications.




FIGURE 3. Frequency Response

APPLICATIONS

Figure 4 shows the LH0002 integrated with the LH0005 to provide differential inputs and outputs. In order for this circuit to funtion properly, a load must be floated between the outputs of the two devices to provide a complete loop of feedback. A differential head on a scope across the load presents a true waveform of the actual signal being applied to it. If only one end of the load is displayed, it will appear distorted because this information is being fed back negatively to the input in order to cancel out the loop distortion of the overall amplifier. With the compensation shown, a 20V peak to peak signal can be applied to a 100 ohm load to 80 KHz. The overall circuit is approximately 33% efficient under these conditions. A derating factor and/or heat sink must be used at higher temperatures, as shown by the LH0002 and LH0005 data sheets.

Additional output power could also be obtained by connecting another LH0002 to pin 9 of the operational amplifier. The overall load distortion under high circuit voltage gain configurations would also be reduced using two LH0002's because the LH0002 is more linear than the simple output circuits of these particular operational amplifiers.




FIGURE 4. Differential Input-Output Operational Amplifier Integration

Figure 5 shows the LH0002 integrated with the LH101 in a booster follower configuration. The configuration is stable without the requirement for any external compensation; however, it would behoove the designer to be conservative and bypass both the negative and positive power supplies with at least a 0.01 \(\mu f \) capacitor to cancel out any power supply lead inductance. A 100 ohm damping resistor, located right at the input of the LH0002, might also be required between the operational amplifier and the booster amplifier. The physical layout will determine the requirement for this type of oscillation suppression. Current limiting can be added by incorporating series resistors from pins 2 and 6 to their respective power supplies. The exact value would be a function of power supply voltage and required operating temperature.

A breadboard of this configuration was assembled to empirically check the increase in offset voltage due to the addition of the LH0002. The offset voltage was measured with and without an LH0002 inside the loop with a voltage gain of 100, at -55°C, 25°C and 125°C. The additional offset voltage was less than 0.3% for all three temperature conditions even though the offset voltage of the LH0002 is much higher than that of the LH101. The high open loop gain of the LH101 divides out this source of circuit error. The integration of this device also allows higher closed loop circuit gain without excessive cross-over distortion than would be obtainable with the simple booster amplifier shown in Figure 6.




FIGURE 5. LH101-LH0002 Booster Amplifier Integration.

FIGURE 6. Simple Booster Amplifier

Figure 7 shows the LH0002 being used as a level shifter with a high pass filter on the input in order to reference the output to zero quiescent volts. The purpose of the 10 Kohm resistor is to provide current bias to the circuit's input transistors to reduce the output offset voltage. Figure 3, Input Impedance vs Frequency, provides a useful design aid in order to determine the value of the capacitor for the particular application. The 10 Kohm resistor, of course, has to be considered as being in parallel with the circuit's input impedance.

For a pulse input signal, the output impedance of the circuit remains low for both the positive and negative portions of the output pulse. This circuit provides both fast rise and fall times for pulse signals, even with capacitive loading. The LH0002 data sheet shows typical rise and fall times for both positive and negative pulses into a 50 ohm load.




FIGURE 7. Level Shifter

Figure 8 shows the LH0002 being used to drive a pulse-transformer. The low output offset voltage allows the pulse transformer to be directly coupled to the amplifier without using a coupling capacitor to prevent saturation. The pulse transformer can be used to change the amplitude and impedance level of the pulse, the polarity of the pulses, or, with the aid of a center-tapped winding, positive and negative pulses simultaneously.




FIGURE 8. Driver for a Pulse-Transformer

The LH0002 can also be used to drive long transmission lines. Figure 9 shows a circuit configuration to match the output impedance of the amplifier to the load and coaxial cable for proper line termination to minimize reflections. A capacitor can be added to empirically adjust the time response of the waveform.




FIGURE 9. Transmission Line Driver

SUMMARY

The multitude of different applications suggested in this article shows the versatility of the LH0002. The applications specially covered were for a differential input-output operational amplifier, booster amplifier, level shifter, driver for a pulse-transformer, and transmission line driver.



Speed and accuracy of MOS analog commutators are being improved sharply by techniques initially developed to make large-scale MOS digital integrated circuits compatible with bipolar logic circuits. Now, TTL logic can drive an MOS commutator at rates up to 20 MHz, with signal accuracies better than 90%. And at lower frequencies, accuracies very close to 100% can be achieved.

In the past, MOS monolithic commutators and multiplexers were recommended for precision analog switching only at relatively low rates, on the order of 10 kHz. Commutation at higher rates was considered risky because of large noise transients produced by the MOS switching transistors. Considerable time had to be allowed for the transients to settle down before the signal could be sampled accurately.

Transient noises have been reduced to at least half their former level by processes that lower the switching-voltage threshold of the MOS transistors. The processes also cut impedance and leakage current, permitting low-impedance designs that further enhance commutator performance.

Although they switch analog voltages, the MOS field-effect transistors in these commutators can be interfaced with logic ICs almost as readily as low-voltage MOS ICs. Either MOS or bipolar logic can control the MOSFET gate voltages. Only a few volts change in the gate voltage will turn the MOSFETs on or off.

Examples of new multichannel designs for analog/ digital data-gathering applications are shown in Figures 1 and 2. Circuit impedances have been optimized in each so that commutation rates are much higher than the normal 200 to 500 kHz rate of low-voltage MOS commutators (rates, incidentally, about twice as high as the maximum rates of high-threshold commutators). The all-MOS system in Figure 1 operates at 1 MHz, while the MOS/TTL system in Figure 2 achieves 20 MHz.

LOWERING THRESHOLD VOLTAGES

Reducing the MOSFET switching-threshold voltage, V_{TH} , improves most of the characteristics that affect commutator performance. Chief result is a reduction in the gate-voltage change needed to




FIGURE 1. All-MOS 1-MHz Multiplexer or Commutator




FIGURE 2. Hybrid MOS/TTL 20-MHz Commutator for Low-Level Signals

switch the MOSFET on and off. In turn, switching times and the noise transients and circuit impedances that produce signal errors can all be reduced. The benefits of lowering V_{TH} are additive, particularly in multichannel commutators. The signal may go through several switches in series.

The importance of the threshold voltage is illustrated in Figure 3, which shows schematically the operation of a p-channel enhancement type of MOSFET (the basic element of most MOS integrated circuits). It conducts when the gate voltage is more negative than the potential of the source and the bulk semiconductor substrate $V_{\rm SS}$ by at least $V_{\rm TH}$. The oxide under the gate electrode acts as the dielectric of a capacitor. The electric field applied to the gate electrode cause holes (absence of electrons) to appear in the channel region starting from the source. The n-type silicon there is converted to p-type, eliminating the p-n diode junctions that had blocked current flow between

source and drain (the source is the most positive terminal). V_{TH} is the bias at which the layer of intrinsic semiconductor, with no surplus of electrons or holes, and the p-channel reach the drain diffusion. Conduction begins at this point and increases as V_G goes more negative than V_{TH} (that is, when the gate-to-source voltage $-V_{GS}$ is more than V_{TH}).

The (1-0-0) silicon process described in the appendix produces MOSFETs whose V_{TH} is 1.8 to 2.5 volts when there is no bias between bulk (substrate) and source ($V_{BS}=0$). In comparison, a conventional MOSFET made with (1-1-1) silicon has a V_{TH} of about 4V. Practical MOS circuits do have some V_{BS} bias and usually some additional signal voltage at the source, which raise the working value of V_{TH} . As the typical V_{TH} curves in Figure 4 show, the threshold of a device rises with




FIGURE 3. Channel Enhancement in MOS Transistors (P Channel)

A general equation describing these relationships is

$$V_{TH} = -K \left[\pm (2\phi_F + V_{BG}) \right]^{1/2} + V_{SS}$$

where K is a device constant (usually 0.8 to 1.2) and $\pm 2\phi_F$ is the zero-bias threshold. This equation produces curves such as those in Figure 4.




FIGURE 4. Typical Threshold-Voltage Curves

The MOSFET equivalent circuit (Figure 5) offers further insight into the importance of lowering V_{TH} . The smaller change in V_G means that smaller transient voltages will appear at source and drain. The transients are caused by charging and discharging of the capacitances. The time required to change V_G and the duration of the transients will be smaller, too. The value of R_{ON} , the MOSFET's impedance while conducting, will also be less at any given value of V_G more negative than V_{TH} . Any reduction in R_{ON} will make V_{OUT} more nearly equal to V_{IN} . The accuracy of an analog switch is determined by the ratio V_{OUT}/V_{IN} .

CONTROL VOLTAGES

Signal voltage V_X often varies between positive and negative values in commutator applications. To make certain that the MOSFET switches on under all signal conditions, V_G must swing from at least V_X to $(V_{SS}-V_{TH}-\Delta V-VX)$, where $\pm V_X$ are the signal limits and ΔV is the overdrive needed to lower the switch's series resistance to the desired level (mainly, reduction in R_{ON} obtained by making $-V_{GS}$ more negative).

If the signal range is fairly wide, say $\pm 10V$, the gate voltage of a MOSFET with a 4V to 6V threshold must swing from $\pm 10V$ to about $\pm 26V$ for

accurate commutation. In contrast, a 2V threshold makes the necessary swing only from $\pm 10V$ to about $\pm 20V$. The difference becomes more significant at lower signal voltages. At $V_X=\pm 1V$, for instance, the high V_{TH} device requires a swing from at least $\pm 1V$ to $\pm 10V$, while the low V_{TH} device does the job with $\pm 1V$ to $\pm 6V$ about a third less. High-speed, low-impedance TTL gates can control a commutator in the latter voltage range, as shown in Figure 2, because such small transitions can be made very rapidly. They are close enough to bipolar logic transitions for the use of simple, high-speed TTL-to-MOS interfaces.

Multichannel switches made with (1-0-0) silicon typically operate with a maximum change in control voltage of from +14V to -30V, which permits $V_X = \pm 14V$. Relatively few practical applications require so large a swing. If larger signal voltage must be handled, it would be cheaper to use a scaler than to pay the cost of a high-voltage multiplexer with beefed-up control circuitry.

ON AND OFF RESISTANCES

For best signal accuracy and maximum switching rate, impedances should be low. The resistance of a MOSFET while on, R_{ON} , varies with signal voltage, so it cannot be compensated readily. This produces a variable error term called R_{ON} modulation.

MOS commutators are usually structured as series switches (Figure 6a). Two or more ranks of commutators are generally used, as in Figure 1, to minimize the control circuitry. The added ranks put additional MOSFETs in each signal channel and enlarge the amount and variation in R_{ON} of the conducting channel. If $V_{\rm X}$ varies, the error ratio $V_{\rm OUT}/V_{\rm IN}$ tends to vary because R_{ON} is a function of the effective switching threshold which rises and falls with $V_{\rm X}$.

There is no simple way of keeping R_{ON} constant. Usually, the effect of the variation is reduced by increasing the other impedances, but that lowers the maximum switching rate. A low- V_{TH} eases this problem greatly. All other conditions being equal, the MOSFET with the lowest V_{TH} will conduct better at any given value of V_{G} more negative than V_{TH} . The p-channel enhancement will be greater




FIGURE 5. Equivalent Circuit of P-Channel MOSFET

and the channel electrically larger. Figure 6c is a typical curve of R_{ON} versus gate bias. Low- V_{TH} analog switches made with (1-0-0) silicon by National Semiconductor as integrated circuits achieve R_{ON} values comparable to those of larger, but higher- V_{TH} , discrete MOSFETs--from 250 to 300 ohms at $V_{\rm X}=-10{\rm V}$ and about 100 ohms when $V_{\rm X}=+10{\rm V}$. The R_{ON} of a high- V_{TH} integrated commutator, in contrast, is typically a few hundred ohms higher and some reportedly reach a few kilohms.

To swamp out the voltage-divider effect in Figure 6b, it has been customary to make the load, $R_{\rm L}$, much larger than the combination of $R_{\rm ON}$ and $R_{\rm S}$. Output impedances in the megohm range are often used with high-V $_{\rm TH}$ devices. But note in Figure 2 that very low values of source and load impedance can be used with low-V $_{\rm TH}$ commutators. These low impedances and the very low impedance of the TTL circuit controlling the gate are two of the main reasons for this commutator's exceptionally high speed.

Source impedance is usually made equal or less than RON so that leakage currents of the turnedoff MOSFETs can return to a low-impedance turned-on channel signal source. Leakage per switch is small in an integrated circuit commutator, but there are several switching devices with a common output in the same semiconductor substrate. Leakage currents could add up to a value that seriously degrades signal accuracy. In any semiconductor device, leakage increases rapidly with temperature. However, the leakage specification is so small in our commutator made with (1-0-0) silicon that they will work well up to a temperature of 125°C, while commutators made with (1-1-1) silicon have been specified for a maximum operating temperature of only 85°C.

Regardless of the process, the OFF resistance, R_{OFF}, of a well-made MOSFET is generally high enough to prevent the signal in the OFF channel (channel V_Y in Figure 6a) from appearing at the


output and degrading the accuracy of the signal through the on channel (V_X in the figure). R_{OFF} is usually around 10^{10} ohms. If V_Y is a high-frequency signal, there may be significant AC feedthrough, but this can be prevented by techniques to be discussed shortly.


SWITCHING SPEED AND NOISE

The absolute switching speed of a commutator is limited by the time required to charge and discharge the device capacitances. Circuit impedances affect speed by contributing to the RC time constants. However, the practical switching rate of a precision commutator depends upon the time required for the output signal to recover from the noise transients produced during the charge-discharge cycles. Low-V_{TH} processing cuts transient recovery time because the transients' duration and amplitude are reduced. Some designs make the recovery time negligible.

In all MOSFETs, transmission of a turn-on or turn-off signal is followed by a delay whose length depends upon the magnitude and rate of change of the gate-control voltage. At turn-on, the delay is lengthened by the RC time constant of the gate-bulk capacitance (see Figure 5) and the impedance in the control circuit. Capacitances and impedances in the signal path cause a similar delay at turn-off. As V_{GS} goes negative, turning the switch on, energy is pulled from the source and load impedances through the gate-source and gate-drain capacitances, as in the simplified equivalent circuit of Figure 7a. At turn-off, V_{GS} goes to zero volts or positive, and energy is pushed out through the same paths.

Thus, negative turn-on and positive turn-off transients appear at the summing node. The transient waveforms of low V_{TH} and high V_{TH} MOSFETs are shown simplified and superimposed in Figure 7b. The levels are typical for devices with V_{TH} = 2V and V_{TH} = 4V at V_X = ± 1 V. The larger gate voltages used at higher signal voltages would make durations and amplitudes proportionately larger





(6c) CHANGE IN RON WITH VGG

FIGURE 6. MOS Commutator Switching Impedances




FIGURE 7. Transient Noise Generation

(another reason why the Figure 2 circuit is faster than the Figure 1 circuit).

The transients can be much larger than signal voltages, so even the relatively small transients of a low-V_{TH} MOSFET can saturate the buffer amplifier. One of the ways that designers of discrete commutators minimized transients at the summing node was to drive adjacent channels with coincident turn-on and turn-off signals. In this way, negative-going transients from the channels turning on will partially cancel out positive-going transients from the channels turning off. When the output amplifier is an integrator, the amounts of energy pulled through the summing node will be minimized by, in effect, being averaged out.

Coincident drive, discrete component circuits are fairly complex and expensive. Essentially the same effect is obtained in the Figure 2 commutator, at much less cost. The TTL decoder selects channels at such a high rate of speed that a channel is turning on while another channel is turning off. Transitions of the control voltage occur in less time than the turn-on and turn-off delays of the MOSFETs. So the transients are suppressed in a matter of nanoseconds. In fact, when the gate voltage is going negative or positive simultaneously, the transient is practically invisible at the output. That is, the transient actually helps change the output signal to the correct level more rapidly.

You might say that the high commutation rate makes the high commutation rate possible, but it is more pertinent to stress that the TTL decoder could not directly control a high-V_{TH} commutator. Low-impedance drivers are essential for high commutation rates, because they quickly source and sink transients. In this respect, TTL integrated circuits make almost ideal drivers.

In principle, the gate turning on and the gate turning off in a multichannel IC commutator are part of a closed-loop circuit charging the gate capac-

itance. The noise energy that does get into the summing node should be dissipated quickly to improve the data channel's recovery time. The energy is dissipated in the parallel combination of the summing node resistance and channel-source impedance. The RC time constant of the equivalent circuit in Figure 8 should be optimized to obtain the maximum commutation frequency.

$$F_{max} = [(R_S/R_{node}) C_{node}] [(C_1 + C_2)/2C_{node}]$$

 $[V_{G1} - V_{G0}] \text{ to } 1$

This equation relates the time constants, gate and transient voltages and transient recovery tolerance. V_{G1} and V_{G0} are the turn-on and turn-off values of V_{G} ; other terms are defined in Figure 8.




FIGURE 8. RC Network Governing Switching Frequency

HIGH-FREQUENCY NOISE CONTROL

In some cases, the analog input signal is AC rather than DC. That is, it may fluctuate rapidly between positive and negative values. This can vary the effective values of $V_{\rm SG},\,R_{\rm ON}$ and perhaps $R_{\rm OFF}$, and may also cause spurious charging or discharging of the MOSFET capacitance. The condition results in output-voltage fluctuations due to the appearance at the summing node of signal voltages from a channel that is supposed to be off—a problem known as AC feedthrough or channel-feedthrough noise. The main cause is charge transfer through the gate-source and gate-drain capacitances of the turned-off MOSFETs.

Fortunately, most transducer voltage outputs are below 10 kHz in frequency and simply using a low-impedance gate driver prevents the problem. The transients sink into the driver rather than go to the output. A high signal source impedance would make this technique more effective, but would also cause larger transients in the turned-on channel, imposing longer recovery times and slower commutation rates.

There is a simple detour around this impasse, too. The dynamic impedance of the gate driver is allowed to approach a zero-ohm impedance when the channel is turned off (Figure 9). Theoretically, this will prevent any channel feedthrough noise at signal frequencies up to 2 MHz. In practical circuits, signal frequency is limited by load impedance, but can usually be pushed above 1 MHz. The driver impedance itself must also be low at high frequencies, of course.




FIGURE 9. Zero-Impedance Driver Return
Prevents AC Feedthrough

HIGH-SPEED SYSTEMS

All of these factors have been optimized in the Figure 2 system. At 20 MHz, its accuracy with $V_X = \pm 1V$ is nearly as good as 99%. Source and load impedance are made very low because R_{ON} is not greater than about 200 ohms per channel. The gate change is only 7V (from +1V to -6V), and the high-speed TTL control makes the transients coincide

The 8-channel configuration shown can be the building block of very large solid-state commutators. Each 4-channel MOSFET switch is a monolithic chip (National Semiconductor MM451). The TTL channel selector is a decoder (DM7842) designed to convert 4-bit binary-coded-decimal inputs into decimal-number outputs. Only 8 outputs are needed here, so the decoder's fourth input is grounded.

The TTL outputs are translated to MOS control signals with an interface network consisting of identical passive circuits on each control line. An


interface and its voltage levels are shown in Figure 10. The author used discrete components, but all 16 resistors in the network could be made as a thick-film printed circuit because the values are not large and the tolerances are not critical.

TTL logic outputs are positive, while MOSFETs require negative or positive gate biases to turn on or off. The necessary voltage changes are made with the capacitor in Figure 10.

Assume first that the TTL output is at the normal TTL logic "1" level of about 2.5V. There will be +6V across the capacitor due to R1. Since R2 is connected to +6V ($V_{SS}=+1V$ in this system), the MOSFET gate bias will be no more negative than +1V, and that channel will be held off.

When the TTL output switches from a logic "1" to a logic "0" level, the voltage seen by the capacitor drops from +6 to about 0.4V. Bias on the gate will therefore drop from +1V to about -5V, turning the channel on. The commutator is controlled, then, by selecting the location of an "0" bit in the decoder output and making all other outputs "1".

R1 is connected to a voltage higher than +6V to assure that the TTL output rises rapidly during a transition from logic "0" to logic "1". This is needed for quick, clean turnoff of a channel (a similar technique of interfacing TTL and low- $V_{\rm TH}$ MOS digital circuits enables the MOS circuits to operate at about twice the normal MOS rate). The opposite transition, to the more negative level, is normally quite fast and is assisted by the excellent current-sinking capability of TTL.






FIGURE 10. High-Speed TTL-to-MOS Control Interface

Care must be taken to select TTL drivers that do not break down when their outputs are pulled up to +10V or +12V. The DM7842 has a diode in the

output stage that protects the output transistor at high voltages, and other devices in the National TTL family have similar output stages. These are equivalent to Series 54 TTL. Suitable TTL control logic can be assembled from other ICs, but the DM7842 is convenient because only one driver chip is needed for every eight channels in the commutator system.

There is a delay of 10 to 15 nanoseconds between a transition in the TTL output and the switching of a channel on or off, mainly due to the RC time constant of the RC interface. However, the delay occurs equally on all channels and does not affect the commutation rate or significantly reduce the 50 ns sampling time permitted by a 20 MHz rate. Commutator output can be kept synchronized to any following data processing subsystem by putting a comparable delay in the line from the system clock to the processor.

The MM451 chip is also available with a DTL monolithic driver in a flatpack. This hybrid IC, the MH453, does not require an external interface network. It will operate at frequencies to 500 kHz and switch analog signals of ±10V under direct control of TTL or DTL logic. The four MOSFETs of the MM451 are connected in a dual differential configuration, useful for combining and comparing signal voltages.

ALL-MOS COMMUTATORS

Commutators built entirely of MOS devices need not be limited to low-frequency operation, despite their larger voltage swings and transients. The system in Figure 2 has better than 99% accuracy at 1 MHz with $V_{\rm X}=\pm10{\rm V}$ when the previously discussed characteristics of low-V_{TH} devices in this signal range are optimized.

Similar systems, optimized for smaller signalvoltage ranges, have not been built by the author but it is reasonable to expect higher frequencies or accuracies in such systems. Accuracy, of course, would be further improved by operating the optimized designs at lower than their maximum frequency. Longer recovery times would be permitted.

Each of the MM454 4-channel commutators contains four MOSFETs like those in the MM451 and, in the same chip, a 2-bit MOS counter and decoder for channel selection and all-channel blanking (Figure 11).

As shown, the system samples the 16 channels sequentially, much like a rotary driven mechanical commutator. The MM454 is designed as a building block for large sequential sampling systems. However, any particular channel could be selected with external output-gating logic. If random channel selection were the normal operating mode, the MM451 and external selection logic can be used. Two ranks of commutators, similar to Figure 1, simplify the control logic. For example, one gate driver would turn on channels A1, B1, C1 and D1, and a second driver would select channel A1 by turning on channel E1-which takes a lot less control circuitry than selecting 1 out of 16 channels directly and requires only one more monolithic commutator.

Either way, a very critical system design requirement is to guarantee that only the selected channel conducts during the sampling interval. The single 3-input NOR gate in Figure 1 accomplishes that. Commutator C is used as the master element. It divides down the 1 MHz clock signal through a 4:1 countdown circuit, which is provided in the MM454 to facilitate submultiplexing. Commutator E's four channels therefore sequence at a 250 kHz rate. Meanwhile, the four channels in commutators A, B, C and D are each sequencing at 1 MHz. The analog sequences through A1, A2, A3 and A4 in order when E1 is on, B1 through B4 when E2 is on, and so forth.

The 4:1 count-down output of commutator E (1/16 MHz) is fed back through the NOR gate to the reset inputs of commutators A, B and D. The reset every cycle keeps them in step with commu-




FIGURE 11. MM454 Four-Channel MOS Submultiplexer

tator C and therefore commutator E. The NOR gate's output also can be used to maintain synchronization of the commutator with other signal processing systems.

ANALOG/DIGITAL SYSTEMS

Techniques developed, and being developed, to directly couple bipolar and large-scale MOS digital circuits also depend heavily upon the lowering of threshold voltages. A report compiling and detailing coupling techniques is in preparation. In general, the ability of the MOS digital circuit to accept small, positive transitions in signal voltage, and to operate with smaller differentials in bias and gate voltages are the critical requirements for direct coupling.

Directly coupling MOS digital outputs to bipolar logic also enhances operating speed, again because impedances are lowered. Some of the high-speed TTL/MOS hybrid systems that have been devel-

oped are similar in principle to commutators, except that $V_{\rm X}$ is digital data and scores of MOSFET switching stages are used in each MOS chip. One data-storage system built by the author has achieved data transfer rates up to 16 MHz, by multiplexing high-speed bipolar data into parallel MOS storage circuits.

With all three classes of bipolar/MOS interfaces—analog/digital, logic/logic and logic/analog—now available, system designs can exploit more fully the many speed/cost tradeoffs offered by hybrid bipolar/MOS systems. Bipolar control logic and MOS large-scale storage is an extremely efficient, minimum cost combination suitable for medium-to-high-speed systems.

In other words, low-threshold processing has enabled MOS to move out of the low-frequency range and into the ranges where most modern analog/digital systems operate.

Analog-Signal Commutation

National Semiconductor Application Note 33 Donald L. Wollesen



INTRODUCTION

Telemetry and other data-acquisition systems have become very compact and efficient, particularly when built with integrated circuits. To keep in step, small, low-power commutators are needed to multiplex large numbers of analog signals. Metaloxide-semiconductor field-effect transistors do the job well.

MOS IC's containing several MOSFET switching channels are presently available in production quantities and perform excellently as low-level analog commutators if the system designer understands their limitations and exploits their advantages. This report will describe the DC characteristics involved in switching analog signals when the signal input range varies between –10V and +10V.

MOSFET's size up very well against earlier switching devices when their overall characteristics are considered (see Table 1 and the discussion of competitive devices). In addition to being fabricated easily as multichannel IC's—in some cases, complete with switching-control circuitry on the chip—MOSFET's have several significant electrical advantages:

- Power dissipation is essentially zero in most applications. No DC power is consumed in the control gate, and practically no signal power is dissipated in the switch.
- Offset voltage is zero in a well-designed switch.
- Resistance is reasonably low when the channel is conducting.
- Resistance of an OFF channel is practically open-circuit (R_{OFF} is on the order of 10¹² ohms and leakage currents are very small, about 100 pA).
- Analog signals are well isolated from the switch-control signals.

With all of these things in their favor, MOS analog-switching IC's will come into much wider use, especially in large, multichannel instrumentation and data-transmission systems.

	Mechanical Switch	Bipolar Transistor	Photocell	N Junction FET	P MOS FET
"On" Resistance	10−2Ω	10Ω	1 ΚΩ	30Ω	100Ω
"Off" Leakage	10 pA	100 pA	10 nA	100 pA	100 pA
Offset Voltage	0	10 ⁻² ∨	0	0	0
Commutation Rate	1 KHz	100 KHz	100 Hz	10 MHz	50 MHz

Table 1
Comparison of Switches

MOS IC STRUCTURE

MOS IC's generally provide four or more channels in a monolithic chip, but two are enough to illustrate the basic construction that governs switch operation. The cutaway view of Figure 1 shows two complete MOSFET's, one of which may be on while the other is off. Figure 2 is the schematic.




FIGURE 1. Cross-section of Two MOSFET's in an Integrated Circuit.




FIGURE 2. Schematic Diagram of Two-Channel Analog

Both MOSFET's have a common substrate, the "bulk" consisting of lightly doped N type silicon. Thermally grown silicon oxide covers the entire chip surface, except where the oxide was etched away to allow ohmic connections of input and output electrodes to stripes diffused with P+dopants. These stripes are the MOSFET drain and source regions. Each gate is defined by the gate electrode, which lies over a channel region and is isolated from it by the oxide (hence, MOSFET's are sometimes called insulated-gate FET's or IGFET's).

All electrodes are etched from a thin film of deposited aluminum. Each MOSFET has separate input and gate electrodes, but the output electrodes may be paired as shown, connected to a common output pin, or connected to separate output pins on the package. The same basic MOSFET


structure can be used, whether the circuit is a differential switch, a multiplexer, or independent switches in a single package (see Figure 3).



NOTE: Pin 5 connected to case and device bulk.

MM450, MM550

NOTE: Pin 5 connected to case and device built
MM451_MM551



NOTE: Pins 1 and 8 connected to case and device bulk. MM452, MM552

FIGURE 3. Connection Diagrams of Dual Differential Switch, Four-Channel Switch and Quad MOS Transistor.

MOSFET's are, for practical purposes, bilaterally symmetrical. The drain (or source) can be either the input or output. By strict definition, the drain is the electrode to which majority-carrier current flows. The majority carriers are "holes" in the channel of P-channel MOSFET's (N-channel MOSFET's are not commonly used in MOS IC's). In most analog switching applications, the signal contains AC components, so the direction of current flow frequently alternates.

SWITCHING AND ISOLATION

A P-channel MOSFET turns on when negative voltage is applied between gate and source. The gate is biased negative with respect to the bulk. Electrons accumulate on the gate, creating positive charges in the channel region. This inverts the electric charge thus creating an "enhanced" P type channel in the n-type semiconductor. When the gate is several volts more negative than threshold, a conducting channel is formed, allowing majority carrier current (holes) to flow freely between source and drain. The channel is said to be "enhanced," so these MOSFET's are called P-channel enhancement MOSFET's.

Operating voltages in a typical switching channel are illustrated in Figure 4. In most schematics, the bulk connection would not be shown.




FIGURE 4. Biases on Single MOS Channel at Maximum Signal Range of ±10V.

The applied biases are those that would be used at an analog signal range of $\pm 10V$. At any signal range, the following guidelines apply:

- Bulk bias V_{BB} must equal or be more positive than the most positive excursion of the analog signal. This bias must be maintained at all times, so is taken from a DC supply.
- To turn the switch ON and make R_{ON} low, the voltage applied to the gate should be at least 5V more negative than the most negative excursion of the analog signal (10V is desirable). The actual gate voltage is V_{GG} and the gate bias is -V_{GB}.
- 3. To ensure that the switch turns OFF fully, $V_{G\,G}$ should be as positive as $V_{B\,B}$ making $V_{G\,B}=0$.

The first rule must be followed to get good performance from the switch. With V_{BB} most positive, the p-n junctions are kept reverse-biased. When the channel is OFF, this condition isolates the drain from the source. When the switch is turned ON and the P-channel is enhanced, the drain-channel-source region is isolated by the p-n junction from the substrate because the substrate is "reverse biased" from all of these regions at all times.

The voltage across the switch, from drain to source, is caused by IR drop whether the switch is on or off. The MOS analog switch does not have any inherent offset voltage. To get $V_{\rm out} = V_{\rm in}$ in a MOSFET switch merely requires that load resistance $R_{\rm L}$ be much larger than the resistance in the conducting channel, $R_{\rm ON}$. Since $R_{\rm L}$ is generally about 100 kilohms in most high-accuracy analog commutator applications, the requirement is easily met

Figure 5 helps clarify rules (2) and (3). This curve shows how the gate-source threshold voltage changes with bulk-source bias voltage. Channel resistance is high and current flow at the output can only be a few microamperes. A forward bias higher than threshold is needed to enhance the channel. Making gate bias much more negative than $V_{T\,H}$ at turn-ON does this. Then, at turn-OFF, the gate bias becomes more positive than $V_{T\,H}$ when $V_{G\,G} \in V_{B\,B}$. The channel must revert to N-type silicon thus preventing majority carrier current flow.





FIGURE 5. Variation in Switching-Threshold Voltage with Changes in Bulk-to-Source Bias Voltage.

The circuit designer must use biases that prevent the drain from having a positive potential when the switch is OFF. For example, V_{in} = +10V and V_{BB} = +9V should not be allowed. Operating with V_{DS} = +1V won't harm the MOSFET, but some of the signal will appear at the output. Effects of improper biasing can be seen in Figure 6. With the source and bulk grounded while V_{DS} varies, output currents at different gate biases are measured to produce the "drain family of curves." The normal family looks like Figure 6b (the drain

Vas O

6a

6c



Dynamic RON




FIGURE 6. Drain-Current Measuring Circuit, Normal Drain Family of Curves, and "Bipolar" Drain Family of Curves.

family of National Semiconductor's MM450/MM550 MOS switching IC's). The "bipolar" family in Figure 6c shows what happens when $V_{\rm DS}$ is allowed to go positive.

During small excursions of V_{DS} , the MOSFET acts as a voltage-variable resistor. But when V_{DS} rises to about +0.6V, there is an abrupt increase in drain current. At this point, the diode drop is exceeded and the drain-bulk junction becomes forward biased. Minority carriers are injected into the n-type channel region, causing grounded-base pnp bipolar transistor action (note in Figure 1 that a MOSFET resembles a lateral pnp transistor in the OFF condition). Output current will be α times the input current. In most MOS devices, the amplification factor will be 0.5 to 0.9.

It is absolutely mandatory that the $V_{DS}\!\geq\!+0.6V$ be avoided. Otherwise the effective R_{OFF} will be poor and the channel will seem to have abnormally high leakage current.

Only the upper right corner of the graph in Figure 6b, detailed in the third quadrant of Figure 6c, is useful in practical circuit designs. The useful characteristics are to the right of $-V_{DS} = -1$ and above a load line at about $I_D = 0.5$ mA.

ON AND OFF RESISTANCE

Both $R_{O\,N}$ and $R_{O\,F\,F}$ normally vary with signal voltage and operating temperature. A positive signal voltage improves channel enhancement by making the gate more negative with respect to drain and source.

 R_{ON} is minimum at the most positive signal level. It will increase slowly with temperature, since high temperatures reduce the mobility of majority carriers. Neverthless, R_{ON} will have little effect on signal quality if R_{L} is much larger. R_{ON} does vary nonlinearly, though, so we investigated its effect upon signal quality. Figure 7 proves that the effect




FIGURE 7. Small-Signal Harmonic Distortion (Measured with Only About 100 Ohms Load Resistance).

is negligible provided that the biasing rules are observed.

The curves of small-signal harmonic distortion in Figure 7 were measured with practically no load resistance. AC signals at various voltages were

applied to the MOSFET input and the current flow was measured at the output with the help of a 100-ohm current-sensing resistor. Distortion levels less than 0.1% could not be measured with available instruments. The anomaly in the +10V curve is due to diode distortion of the type illustrated in Figure 6c. The input signal's AC plus DC components exceeded the bulk voltage, $V_{\rm BB}$ = +10V, by more than the +0.6V diode drop.

The harmonic distortion is amply low for practical applications. With a 1-kilohm load, the small-signal distortion typically would be less than 0.5%, with $V_{\rm in}$ = ±10V and $V_{\rm DS}$ almost ±1V. A load of 1 kilohm is unusually small. Small signal distortion would be almost unmeasurable with a 10-kilohm load. When signal accuracy must be very high, 100 kilohms are used by some designers.

Worst-case $R_{O\,N}$ can be expected at a –10V input. Figure 8 gives the change in $R_{O\,N}$ of the MM450/MM550 series devices when the analog input is at +10V, 0V and –10V. If lower impedance is essential, the gate can be biased more negative. For instance, at $V_{B\,B}$ = +10V, $V_{G\,G}$ can be made –25V or –30V instead of –20V, increasing – $V_{G\,B}$ to –35V or –40V. Don't go over the specificed maximum bias, which is usually –45V, because excessive bias could reduce the device operating life.

Conversely, all biases can be reduced if the signal voltage range is less than ±10V. The gate-drive circuit will not have to swing as far, the switch can be operated faster, and switching transients will be smaller. Or, the bulk bias can be reduced and the gate bias maintained at the previous ON level. This




FIGURE 8. Typical R_{ON} Characteristics of MM450/MM550 MOS Devices at Most Positive, Zero and Most Negative Signal Voltages.

will give the effect shown in Figure 9—an improvement in channel enhancement and reductions in $R_{\rm O\,N}$ at the various signal levels.




FIGURE 9. Bulk Bias Effect on RON.

When the gate is turned OFF, impedance between source and drain becomes very high $(R_{OFF} \approx 10^{1.2} \text{ ohms})$. A MOSFET's only significant DC conduction is leakage current. Total leakage in MM450/MM550 devices is typically less than 100 pA at 25°C. It rises more rapidly than RON with increasing temperature, approximately doubling with every 10°C rise in temperature. However, the MM450 devices are low-leakage types that are specified for use to 125°C. At the maximum temperature, leakage will usually be less than 100 nA. (At very high signal frequencies, another conduction mechanism may occur-analog signal feedthrough in the device capacitances, which can be prevented by making the gate-driver impedance low when the switch is OFF.)

The two significant forms of DC leakage are leakage from source and drain to bulk, and leakage through the channel from input to output. When all channels in the multiplexer are OFF, and the outputs of each MOSFET are connected to a common package pin, total leakage will be the sum of the bulk and channel leakages.

Worst-case leakage is measured with the circuit in Figure 10. The pin at which the leakage current is measured is biased to -25V and all other pins are grounded. This is equivalent to the bulk being biased at +10V, all gates at +10V, and all analog-signal inputs at +10V, with the output at -15V.




FIGURE 10. Worst-Case Leakage Test Circuit and Typical Worst-Case Total Leakage of MM451 at 25°C.

Channel leakage is measured with the test circuit in Figure 11a. At $V_{\rm in}$ = +10V, the leakage at the output is at its maximum positive value. As $V_{\rm in}$ goes more negative than +10V, channel leakage decreases, goes through zero, and becomes negative, as in Figure 11b.




FIGURE 11. Channel-Leakage Test Circuit and Variation in Leakage with Signal Voltage.

The designer of switching systems that require very high ROFF values under all signal conditions should anticipate the possibility of worst-case leakage. But average leakage will generally be considerably less than worst case. First, leakage currents in each switch are voltage-sensitive, and will be less than maximum at signal voltages less than +10V. Secondly, when the analog signals on some channels are positive and those on other channels are negative, the negative currents will subtract from the positive currents, further reducing the total leakage at the output. Also, when a switch is ON, it would not be contributing to the leakage. Assuming signal voltages vary randomly between +10 and -10V, total leakage will run about half that of worst case. Of course, leakage will be still less if the analog signal limits are less than ±10V.

CONCLUSION

Integrated MOSFET switching circuits make excellent low-level analog commutators. Power dissipation is essentially zero, capacitance is reasonably low (typically 8 pF at the analog input), the $R_{\rm OFF}/R_{\rm ON}$ ratio is high, and the control signal is isofated from the input. MOS IC's with four or more switching channels are readily available in production quantities.

Conventional bipolar drive circuitry can control channel switching at rates in the megahertz range. Hybrid integrated circuits containing monolithic MOS multiplexers and bipolar drivers are being manufactured for medium-speed applications (NH0014 and NH0019). Level-changing circuits in these devices allow external TTL or DTL IC's to control the commutator at analog signal levels to ±10V. MOS commutator systems can be built with building-block circuits such as the MM454F in Figure 12. This monolithic IC can commutate at rates to 1 MHz, depending on the range of signal voltages. The control logic on the chip includes a clock-countdown chain that facilitates submultiplexing.




FIGURE 12. Logic Diagram of MM454F Four-Channel MOS Multiplexer. Switches and Control Circuitry Are Fabricated in the Same Monolithic Chip.

MOSFET switches are generally used to commutate low-frequency analog signals. Today, the preferred device for RF-signal multiplexing is the N-channel junction FET, which can handle signal frequencies in the VHF range, MOS IC's have operated successfully, however, in some RF application. The high-frequency capabilities of MOS IC's are being investigated by the author and will be the subject of a future report.

Although the most outstanding feature of MOSFET's is the ease with which they can be fabricated as multichannel monolithic IC's, their electrical characteristics compare quite favorably with those of other switching components. An "order of magnitude" comparison of MOSFET's and other devices that could be used for low-level analog switching is given by Table 1. Better characteristics might be obtained in each case, but these values are typical.

Each type of analog switch has advantages and limitations that must be considered for practical use. No switch is perfect. If a switch were perfect, it would have zero resistance when ON, infinite resistance when OFF, and be 100% efficient—that is, it would consume no power.

Electrically, the mechanical switch comes close to this ideal. It has the highest $R_{\rm OFF}/R_{\rm ON}$ ratio and totally isolates the analog signal from the switching-control function. However, it has mechanical drawbacks that make it noisy and unsuitable for

low-level commutation: contact bounce, contact pitting, susceptibility to vibration, and the necessity to move a physical mass to turn the switch on or off. It cannot commutate very fast and consumes more power than a solid-state switch, as a rule.

Bipolar transistors make excellent digital switches, the fastest ever developed, but they are usually a poor choice for multiplexing low-level analog signals. Their main disadvantages are an inherent offset voltage and the impossibility of isolating the switching control signal from the analog signal being switched. Furthermore, analog switching rates are slower than FET's. Their Ron is low, though—typically 10 ohms in analog switches (versus milliohms in power transistors). Bipolar transistors fare much better in high-level switching, where DC offset is not a problem.

Photocells make fairly good analog switches. Because light is used as the control signal, the control is completely isolated from the analog electrical signal. However, RON is high and the R_{OFF}/R_{ON} ratio is relatively poor. Even at moderate ROFF/RON ratios, photocells cannot commutate much faster than 100 Hz. After exposure to intense light, a photocell made with a semiconductor such as cadmium sulfide or cadmium selenide exhibits a long turn-off decay time. Photocell turn-off time constants may stretch out for many seconds before ROFF reaches an acceptable level. Faster switches can be made with combinations of electroluminescent diodes and phototransistors, but these devices are still very expensive.

Some N-channel junction FET's come close to being ideal switches. Offset voltage is zero, and the admittance-to-input capacitance ratio Y_{fs}/C_{iss} is the highest of any contemporary device. These two parameters govern commutation rate, which can be very high if the impedances of the signal source and the load are made very low. Theoretically, the high majority-carrier mobility in an N-channel J-FET enables it to operate at a frequency higher than any other type of FET. A good example is the 2N4391: R_{OFF}/R_{ON} is about 10°, R_{ds (on)} is a maximum of 30 ohms, and maximum leakage at 25°C is 100 pA. The one major disadvantage of N-channel J-FET's is that they are extremely difficult to make in the form of multichannel IC's. For high-frequency commutation, the P-channel type of J-FET is a poor choice because its majority carrier mobility is lower than N channel J-FET's.

Applications of MOS Analog Switches

National Semiconductor Application Note 38 R. Stump, D. Wollesen



ABSTRACT

This discussion begins with some basic commutation circuits, then describes some uses in linear amplifier applications such as reset functions and chopper applications. The use of MOS switches as a suppressed carrier double-sideband modulator and a double-sideband demodulator is then covered; followed by a circuit proposal for a phase-locked loop AM-FM detector without tuned circuits.

THE MOS DIFFERENTIAL SWITCH-DC TO RF

The dual differential switch is a particular switch connection scheme which at first glance prompts one to say—so what? It is, however, one of those simple circuit configurations which can find a wide variety of uses in electronic circuits. The dual differential switch could also be called a DPDT switch or two SPDT switches—depending on how they are toggled.


MOS switches have some unique features which make them very useful for data switching 1 , 2 , 3 : no offset voltage, high R_{OFF}/R_{ON} ratios, low leakage, fast operation, and matched "on" resistance. Within definite bounds, MOS switches exhibit good isolation between the switching drive and signal path.

MOS switches do have somewhat unique driving requirements. In order to solve this problem, National manufactures a hybrid integrated circuit which provides DTL-TTL drive compatibility with the dual differential switch. These devices use the DM7801 chip with an MM450 chip for the AH0014 and the DM7800 chip with an MM450 chip for the AH0019. The AH0014 is basically a DPDT switch while the AH0019 is two SPDT switches in the same package. Each connection has its particular advantages and disadvantages.


COMMUTATION CIRCUITS

The AH0014 may be used as a two channel commutator only, because two of its four channels are always on. The AH0019 may be used for systems with any number of channels since it can shut all channels off on command.

Figure 3 shows a six channel commutator which may be easily expanded. Data sampling may be done on any format which the user chooses. Sampling format is easily controlled by DTL or TTL logic design independent of the AH0019 Since each buffer-driver of the AH0019 has a dual input gate, all channel blanking is readily achieved. If desired, the format shown in Figure 3 may be



(a) MOS Configuration




(b) Schematic Configuration


FIGURE 1. MM450/MM550 MOS Dual Differential Switch

modified so as to use the AH0019 logic inputs as binary gates which can reduce the command logic complexity if the blanking function is not required.


Since the multiplexed information is in differential form, common mode noise is greatly reduced. Also, the MOS gate drive spiking is drastically reduced because of the differential channel con-


figuration. Demultiplexing may be accomplished by using a circuit identical to the multiplexer because the MOS device is a true bilateral switch. In hard-wired systems where the multiplex "outputs" are electrically connected as in Figure 4, the signal may be transmitted in either direction. For non-hardwired systems, the modulation-demodulation sequence is still bilateral, but provisions must be made for transmit/receive function control.





(a) AH0014





(b) AH0019

Figure 2. AH0014 and AH0019 DTL-TTL Compatible MOS Analoge switches




Figure 3. Differential Signal Commutator- AH0019




FIGURE 4. Commutation-Modulation and Demodulation

USAGE IN LINEAR AMPLIFIER CIRCUITS

The AH0014 and AH0019 devices are useful for switching functions in linear circuit applications because of high off/on resistance ratio and ease of switching control using logic elements. Sample and hold circuits, integrator reset switching, and reset stabilized amplifiers are a few examples (Figure 5). More detailed information on this type of circuitry is available in National Semiconductor applications notes AN-4, AN-5, AN-20, and AN-29^{4–7}


An obvious use of the AH0014 and AH0019 are in chopper stabilized amplifiers (Figure 6). One of the better forms of chopper stabilized amplifiers is the series shunt chopper with sample and hold type of output. The AH0014 does a good job at this because it contains the complete set of switches plus proper drive for the switches. The

AH0014 can greatly reduce component count for chopper stabilized amplifiers.


DOUBLE SIDEBAND MODULATOR

The AH0019 can be used as a double sideband modulator. In modulator applications, the AH0019 functions as a DPDT switch which alternately reverses the polarity of the modulating signal at the chopper frequency. MOS switches work quite well at this application because of zero offset voltage and large signal handling ability.

In order to build a double sideband balanced modulator^{8,9}, one of the two modulating inputs must be applied as a balanced input. For the circuit shown in Figure 7, an LM102 and LM107 were used for an audio phase splitter.



(a) Integrator



(b) Reset Stabilized Amplifier

FIGURE 5. Switching Applications With Linear Circuits




FIGURE 6. Series-Shunt Chopper Stabilized Amplifier




FIGURE 7. Double Sideband Modulator-Demodulator


Both point A and point B in Figure 7 are DSB modulated outputs; so, technically, you could get by with only one. The waveform at point A is illustrated in Figure 8a for a carrier frequency of 100 kHz and an audio frequency of 12.5 kHz. Point B is equal and out of phase.

One type of spurious response encountered with MOS switching devices is output spikes caused by a charge being dumped into the channel by the gate drive through gate-channel capacitance. By adding C1, part of the charge can be absorbed,

the switching transients are an "in phase" or "common mode" error.

To better illustrate the improvement by using a balanced output, the audio signal was reduced to zero volts and the points A, B, and A-B were measured as shown in Figure 9. The improvement operating in the differential mode is obvious.

The circuit drive requirements for Figure 7 may be simplified by using the AH0014 since it provides an inverting function internally. Only one phase of toggle drive to the AH0014 is required.







FIGURE 8. Double Sideband Signal

thus reducing the voltage amplitude of the spikes. The R1C1 combination has its 3 dB point at about 80 kc, so output from the phase splitter was not attenuated in the audio range.

The astute observer will notice switching transients on the waveform in Figure 8a. By taking the output in differential form at points A and B, these transients are greatly reduced because the desired signals are equal but of opposite polarity, while

The modulation will be distorted more due to the phase lag created by the internal inverter of the AH0014 Figure 10a shows the switching performance of the AH0019 while Figure 10b shows the switching performance of the AH0014 In applications which do not require high-carrier frequencies, the AH0014 is adequate, but for carrier frequencies above 100 kHz, the AH0019 provides improved performance because of its symmetrical switching behavior.








FIGURE 9. MOS Switching Transients





(b) NH0014 50 ns/cm

FIGURE 10. Channel Switching- AH0019 vs AH0014







(b) Differential Output

FIGURE 11. Demodulator Recovered Output

DOUBLE SIDEBAND DEMODULATOR

The major requirement of double sideband signal demodulation is proper carrier reinsertion. For maximum output, the carrier must be reinserted exactly in phase or exactly 180° out of phase with respect to the signal. Any departure from this optimum phase relationship will reduce the recovered signal amplitude. By applying the double sideband signal to a second AH0019 as shown in Figure 7, the original modulating waveform may be recovered, along with some switching transients (Figure 11).

These switching transients may be filtered out quite easily. It is, however, instructive to compare the recovered audio signal with the original. The modulating signal had less than 0.1% distortion at 1 kHz. Figure 12 shows the distortion of the recovered signal vs. signal amplitude.

Carrier frequency was 100 Hz for the upper curve and 10 kHz for the lower. These curves indicate that most of the distortion is due to switching transients, especially at low modulation levels. Output filtering will significantly reduce the recovered signal distortion.

Figure 13 emphasizes the affect that switching transients have on harmonic distortion. At carrier frequencies below 10 kHz, the RMS value of the transients is reduced to a point where distortion of the MOS switches themselves can be seen.

The AH0014 and AH0019 data sheet suggests a V plus supply value of 10 volts and a V minus supply value of -20 volts. However, switching transients may be reduced by using different power supply voltages. Figure 14 and Figure 15 show what happens to harmonic distortion caused by spiking versus power supply level. Figure 14 is plotted for V minus with V plus at 10 volts. Figure 15 shows what happens as V plus is varied. All of the previous data was taken at V plus at 14 volts and V minus at -12 volts.

AM-FM DEMODULATOR

Although an AM-FM demodulator was not physically constructed, the previously discussed "double sideband demodulator" performance implies that a very interesting phase detector can be built. The interesting features of this type of a detector are large dynamic range, recovery of both

in-phase (amplitude modulated) and quadraturephase (frequency modulated) signals plus the feasibility of not using any inductors for tuning.

Figure 16 shows the proposed circuit block diagram which uses a phase-locked loop for phase reference signal. The voltage controlled oscillator (VCO) is operated at 4 fo. Flip Flop #1 provides a two phase output which is fed into FF #2 and FF #3. The outputs of FF #2 and FF #3 are exactly 90° out of phase regardless of the frequency of the VCO. This kind of performance is awfully hard to achieve using tuned circuits. For a 455 kHz detector, the VCO would operate at 1820 kHz. TTL flip flops will operate quite nicely at that frequency and should hold phase shift errors to practically zero. The LM107 provides DC gain to close the phase-locked loop, it forces the VCO to a frequency and phase angle which causes the "FM out" port to zero volts DC; this port is then operating exactly in quadrature with the applied signal. This part of the detector is then insensitive to amplitude modulation and sensitive to frequency modulation. Since the AM detector portion is operating exactly 90° out of phase with the FM portion, its output is insensitive to FM and sensitive to AM.




FIGURE 12. Recovered Signal Harmonic Distortion vs Audio Modulation Level





FIGURE 14. Harmonic Distortion vs Negative Power Supply Voltage



THERE WAS LITTLE SIGNIFICANT DIFFERENCE IN DISTORTION AT SIGNAL AMPLITUDES OF 3.0V, 1.0V, 0.3V, 0.1V RMS.

FIGURE 13. Recovered Signal Harmonic Distortion vs Carrier Frequency




FIGURE 15. Harmonic Distortion vs Positive Supply Voltage




FIGURE 16. AM-FM Demodulator

CONCLUSION

The most obvious use of the AH0014 and AH0019 is in commutator applications, and it indeed is a very useful device for that purpose. The use of these switches in linear circuit applications is also very attractive because of DTL-TTL control compatibility. There are many more uses of these switches possible than the few examples described here.

The unusual application of these devices as suppressed carrier double-sideband modulators and demodulators suggests applications in servo systems and even communications systems due to their high speed operation. The final circuit suggestion, a phase-locked loop AM-FM demodulator without tuned circuits should be very useful in communications systems. The AH0019 will operate quite well at an IF frequency of 455 kHz or less.

These basic capabilities of the MOS dual differential switch should encourage much greater usage of this type of device in new product designs.

REFERENCES

 D. Mrazek, "High Speed MOS Commutators", National Semiconductor AN-28, January 1970.

- D.L. Wollesen, "Analog Signal Commutation", National Semiconductor AN-33, February 1970.
- 3. D.L. Wollesen, "Analog Switching—High Speed With JFET's", EDN, January 15, 1970.
- R.J. Widlar, "Monolithic Operational Amplifiers", National Semiconductor AN-4, April 1968.
- R.J. Widlar, "Integrated Voltage Follower", National Semiconductor AN-5, May 1968.
- W.S. Routh, "Applications Guide For Op Amps", National Semiconductor AN-20, February 1969.
- R.J. Widlar, "I.C. Op Amp Beats FET's On Input Current", National Semiconductor AN-29, December 1969.
- 8. F.E. Terman, *Electronic and Radio Engineering*, McGraw-Hill, New York, 1955.
- M. Schwartz, Information Transmission Modulation and Noise, McGraw-Hill, New York, 1959.

Applications for a New Ultra-High Speed Buffer

National Semiconductor Application Note 48 Barry Siegel Leonard Van Der Gaag



INTRODUCTION

Voltage followers have gained in popularity in applications such as sample and hold circuits, general purpose buffers, and active filters since the introduction of IC operational amplifiers. Since they were not specifically designed as followers, these early IC's had limited usage due to low bandwidth, low slew rate and high input current. Usage of voltage followers was expanded in 1967 with the introduction of the LM102, the first IC designed specifically as a voltage follower. With the LM102, engineers were able to obtain an order of magnitude improvement in performance and extend usage into medium speed applications. The LM110, an improved LM102, was introduced in late 1969. However, even higher speeds and lower input currents were needed for very fast sample and holds, A to D and D to A converters, coax cable drivers, and other video applications.

The solution to this application problem was attained by combining technologies into a single package. The result, the LH0033 high speed buffer, utilizes JFET and bipolar technology to produce a ultra-fast voltage follower and buffer whose propagation delay closely approaches speed-of-light delay across its package, while not compromising input impedance or drive characteristics. Table I compares various voltage followers and illustrates the superiority of the LH0033 in both low input current or high speed video applications.

CIRCUIT CONSIDERATIONS

The junction FET makes a nearly ideal input device for a voltage follower, reducing input bias current to the picoamp range. However, FET's exhibit moderate voltage offsets and offset drifts which tend to be difficult to compensate. The simple voltage follower of Figure 1 eliminates initial offset and offset drift if Ω_1 and Ω_2 are identically matched transistors. Since the gate to source voltage of Ω_2 equals zero volts, then Ω_1 's gate to source voltage equals zero volts. Furthermore as V_{P1} changes with temperature (approximately 2.2 mV/°C), V_{P2} will change by a corresponding amount. However, as load current is drawn

from the output, Q_1 and Q_2 will drift at different rates. A circuit which overcomes offset voltage drift is used in a new high speed buffer amplifier, the LH0033. Initial offset is typically 5 mV and offset drift is 20 μ V/°C. Resistor R_2 |is used to establish the drain current of current source transistor, Q_2 at 10 mA.



FIGURE 1. Simple Voltage Follower Schematic

The same drain current flows through Q_1 causing a voltage at the source of approximately 1.1V. The 10 mA flowing through R_1 plus Q_3 's V_{BE} of 0.6V causes the output to sit at zero volts for zero volts in. Q_3 and Q_4 eliminate loading the input stage (except for base current) and CR_1 and CR_2 establish the output stage collector current.




FIGURE 2. LH0033 Schematic

If Q_1 and Q_2 are matched, the resulting drift is reduced to a few $\mu V/\,^{\circ} C.$

TABLE I COMPARISON OF VOLTAGE FOLLOWERS

PARAMETER	CONVENTIONAL MONOLITHIC OP AMP LM741	FIRST GENERATION VOLTAGE FOLLOWER LM102	SECOND GENERATION VOLTAGE FOLLOWER LM110	SPECIALLY DESIGNED VOLTAGE FOLLOWER LH0033
INPUT BIAS CURRENT	200 nA	3.0 nA	1.0 nA	0.05 nA
SLEW RATE	0.5V/μs	10V/µs	30V/μs	1500V/μs
BANDWIDTH	1.0 MHz	10 MHz	20 MHz	100 MHz
PROP. DELAY TIME	350 ns	35 ns	18 ns	1.2 ns
OUTPUT CURRENT CAPABILITY	±5 mA	±2 mA	±2 mA	±100 mA

PERFORMANCE OF THE LH0033 FAST VOLTAGE FOLLOWER/BUFFER

The major electrical characteristics of the LH0033 are summarized in Table II. All the virtues of a ultra-high speed buffer have been incorporated. Figure 3 is a plot of input bias current vs temperature and shows the typical FET input character-

istics. Other typical performance curves are illustrated in Figures 4 through 10. Of particular interest is Figure 8, which demonstrates the performance of the LH0033 in video applications to over 100 MHz.

TABLE II

PARAMETER	CONDITIONS	VALUE	PARAMETER	CONDITIONS	VALUE
Output Offset Voltage	R _S = 100 kΩ	5 mV	Output Current Capability		±100 mA peak
Input Bias Current		50 pA .	Slew Rate	R _S = 50Ω, R _L = 1k	1500V/μs
Input Impedance	V _{IN} = 1.0 Vrms R _L = 1k, f = 1 kHz	10 ¹¹ Ω	Propagation Delay		1.2 ns
Voltage Gain	V _{IN} = 1.0 Vrms R _L = 1k, f = 1 kHz, R _S = 100k	0.98	Bandwidth	V _{IN} = 1.0 Vrms R _S = 50(), R _L = 1k	100 MHz
Output Voltage Swing	V _S = ±15V, R _S = 100k R _L = 1k	±13V			ļ




FIGURE 3. Input Bias Current vs Temperature




FIGURE 4. Output Offset Voltage vs Temperature




FIGURE 5. Output Voltage vs Supply Voltage




FIGURE 6. Negative Pulse Response




FIGURE 7. Positive Pulse Response




FIGURE 8. Frequency Response




FIGURE 9. Supply Current vs Supply Voltage




FIGURE 10. Rise and Fall Time vs Temperature

APPLICATIONS FOR ULTRA-FAST FOLLOWERS

The LH0033's high input impedance $(10^{11}~\Omega, \text{shunted by 2 pF})$ and high slew rate assure minimal loading and high fidelity in following high speed pulses and signals. As shown below, the LH0033 is used as a buffer between MOS logic and a high speed dual limit comparator. The device's high input impedance prevents loading of the MOS logic signal (even a conventional scope probe will distort high output impedance MOS). The LH0033 adds about a 1.5 ns to the total delay of the comparator. Adjustment of voltage divider R_1, R_2 allows interface to TTL, DTL and other high speed logic forms.




FIGURE 11. High Speed Dual Limit Comparator for MOS Logic

The LH0033 was designed to drive long cables, shielded cables, coaxial cables and other generally stringent line driving requirements. It will typically drive 200 pF with no degradation in slew rate and several thousand pF at a reduced rate. In order to prevent oscillations with large capacitive loads, provision has been made to insert damping resistors between V⁺ and pin 1, and V⁻ and pin 9. Values between 47 and 100 Ω work well for C_L > 1000 pF. For non-reactive loads, pin 12 should be shorted to pin 1 and pin 10 shorted to pin 9. A coaxial driver is shown in Figure 13. Pin 6 is shorted to pin 7. obtaining an initial offset of 5.0 mV, and the 43Ω coupled with the LH0033's output impedance (about 6Ω) match the coaxial cable's characteristic impedance. C₁ is adjusted as a function of cable length to optimize rise and fall time. Rise time for the circuit as shown in Figure 12, is 10 ns.




FIGURE 12. LH0033 Pulse Response into 10 Foot Open Ended Coaxial Cable




FIGURE 13.

Another application that utilizes the low input current, high speed and high capacitance drive capabilities of the LH0033 is a shield or line driver for high speed automatic test equipment. In this example, the LH0033 is mounted close to the device under test and drives the cable shield thus allowing higher speed operation since the device under test does not have to charge the cable.




FIGURE 14. Instrumentation Shield/Line Driver

The LH0033's high input impedance and low input bias current may be utilized in medium speed circuits such as Sample and Hold, and D to A converters. Figure 15 shows an LH0033 used as a buffer in medium speed D to A converter.

Offset null is accomplished by connecting a 100Ω pot between pin 7 and V⁻. It is generally a good idea to insert 20Ω in series with the pot to prevent excessive power dissipation in the LH0033 when the pot is shorted out. In non-critical or AC coupled applications, pin 6 should be shorted to pin 7. The resulting output offset is typically 5 mV at 25°C.




FIGURE 15.

The high output current capability and slew rate of the LH0033 are utilized in the sample and hold circuit of Figure 16. Amplifier, A1 is used to buffer high speed analog signals. With the configuration shown, acquisition time is limited by the time constant of the switch "ON" resistance and sampling capacitor, and is typically 200 or 300 ns. A2's low input bias current, results in drifts in hold mode of $\frac{50 \text{ mV}}{\text{sec}}$ at 25°C and $\frac{1\text{V}}{\text{sec}}$ at 125°C.

The LH0033 may be utilized in AC applications such as video amplifiers and active filters. The circuit of Figure 17 utilizes boot strapping to achieve input impedances in excess of 10 M Ω .




FIGURE 16. High Speed Sample & Hold




FIGURE 17. High Input Impedance AC Coupled Amplifier

A single supply, AC coupled amplifier is shown in Figure 18. Input impedance is approximately 500k and output swing is in excess of 8V peak-to-peak with a 12V supply.




FIGURE 18. Single Supply AC Amplifier

The LH0033 may be readily used in applications where symmetrical supplies are unavailable or may not be desirable. A typical application might be an interface to an MOS shift register where $V^+ = 5.0V$ and $V^- = -25V$. In this case, an apparent output offset occurs. In reality, the output voltage is due to the LH0033's voltage gain of less than unity. The output voltage shift due to asymmetrical supplies may be predicted by:

$$\Delta V_0 \cong (1 - Av) \frac{(V^+ - V^-)}{2} = .005 (V^+ - V^-)$$

where: Av = No load voltage gain, typically 0.99.

V⁺ = Positive Supply Voltage.

V = Negative Supply Voltage.

For the foregoing application, ΔV_O would be -100 mV. This apparent "offset" may be adjusted to zero as outlined above.

Figure 19 shows a high Q, notch filter which takes advantage of the LH0033's wide bandwidth. For the values shown, the center frequency is 4.5 MHz.




FIGURE 19. 4.5 MHz Notch Filter

The LH0033 can also be used in conjunction with an operational amplifier as current booster as shown in Figure 20. Output currents in excess of 100 mA may be obtained. Inclusion of 150Ω resistors between pins 1 and 12, and 9 and 10 provide short circuit protection, while decoupling pins 1 and 9 with 1000 pF capacitors allow near full output swing.

The value for the short circuit current is given by:

$$I_{SC} \cong \frac{V^+}{R_{LIMIT}} = \frac{V^-}{R_{LIMIT}}$$

where: $I_{SC} \leq 100 \text{ mA}$.




FIGURE 20. Using LH0033 as an Output Buffer

SUMMARY

The advantages of a FET input buffer have been demonstrated. The LH0033 combines very high input impedance, wide bandwidth, very high slew rate, high output capability, and design flexibility, making it an ideal buffer for applications ranging from DC to in excess of 100 MHz.

National Semiconductor Application Note 49 Barry Siegel



INTRODUCTION

The DH0035/DH0035C is a TTL/DTL compatible, DC coupled, high speed PIN diode driver. It is capable of delivering peak currents in excess of one ampere at speeds up to 10 MHz. This article demonstrates how the DH0035 may be applied to driving PIN diodes and comparable loads which require high peak currents at high repetition rates. The salient characteristics of the device are summarized in Table I.

PARAMETER	CONDITIONS	VALUE	
Differential Supply Voltage (V ⁺ – V ⁻)		30V Max.	
Output Current		1000 mA	
Maximum Power		1.5W	
t _{delay}	PRF = 5.0 MHz	10 ns	
t _{rise}	V ⁺ - V ⁻ = 20V 10% to 90%	15 ns	
t _{fall}	V ⁺ - V ⁻ = 20V 90% to 10%	10 ns	

Table I DH0035 Characteristics

PIN DIODE SWITCHING REQUIREMENTS

Figure 1 shows a simplified schematic of a PIN diode switch. Typically, the PIN diode is used in RF through microwave frequency modulators and switches. Since the diode is in shunt with the RF path, the RF signal is attenuated when the diode is forward biased ("ON"), and is passed unattenuated when the diode is reversed biased ("OFF").

There are essentially two considerations of interest in the "ON" condition. First, the amount of "ON" control current must be sufficient such that RF signal current will not significantly modulate the "ON" impedance of the diode. Secondly, the time required to achieve the "ON" condition must be minimized.




FIGURE 1. Simplified PIN Diode Switch

The charge control model of a diode^{1,2} leads to the charge continuity equation given in equation (1).

$$i = \frac{dQ}{dt} + \frac{Q}{\tau} \tag{1}$$

where: Q = charge due excess minority carriers $\tau = \text{mean life time of the minority carriers}$

Equation (1) implies a circuit model shown in Figure 2. Under steady conditions $\frac{dQ}{dt} = 0$, hence:

$$I_{DC} = \frac{Q}{\tau} \text{ or } Q = I_{DC} \tau$$
 (2)

where: I = steady state "ON" current.




FIGURE 2. Circuit Model for PIN Switch

The conductance is proportional to the current, I; hence, in order to minimize modulation due to the RF signal, $I_{DC} \gg i_{RF}$. Typical values for I_{DC} range from 50 mA to 200 mA depending on PIN diode type, and the amount of modulation that can be tolerated.

The time response of the excess charge, Q, may be evaluated by taking the Laplace transform of equation (1) and solving for Q:

$$Q(s) = \frac{\tau I(s)}{1 + s\tau}$$
 (3)

Solving equation (3) for Q(t) yields:

$$Q(t) = L^{-1}[Q(s)] = I\tau(1 - e^{-t/\tau})$$
 (4)

The time response of Q is shown in Figure 3a. As can be seen, several carrier lifetimes are required to achieve the steady state "ON" condition (Q = $I_{DC} \cdot \tau$).




FIGURE 3a.

The time response of the charge, hence the time for the diode to achieve the "ON" state could be shortened by applying a current spike, Ipk, to the diode and then dropping the current to the steady state value, I_{DC} , as shown in Figure 3b. The optimum response would be dictated by:

$$(lpk) (t) = \tau \cdot l_{DC}$$
 (5)




FIGURE 3b.

The turn off requirements for the PIN diode are quite similar to the turn on, except that in the "OFF" condition, the steady current drops to the diode's reverse leakage current.

A charge, I_{DC} : τ , was stored in the diode in the "ON" condition and in order to achieve the "OFF" state this charge must be removed. Again, in order to remove the charge rapidly, a large peak current (in the opposite direction) must be applied to the PIN diode:

$$-lpk >> \frac{Q}{\tau} \tag{6}$$

It is interesting to note an implication of equation (5). If the peak turn on current were maintained for a period of time, say equal to τ , then the diode would acquire an excess charge equal to Ipk T. This same charge must be removed at turn off, instead of a charge $I_{DC} \cdot \tau$, resulting in a considerably slower turn off. Accordingly, control of the width of turn on current peak is critical in achieving rapid turn off.

APPLICATION OF THE DH0035 AS A PIN DIODE DRIVER

The DH0035 is specifically designed to provide both the current levels and timing intervals required to optimally drive PIN diode switches. Its




FIGURE 4. DH0035 Schematic Diagram




FIGURE 5. Cathode Grounded Design

schematic is shown in Figure 4. The device utilizes a complementary TTL input buffer such as the DM7830/DM8830 or DM5440/DM7440 for its input signals.

Two configurations of PIN diode switch are possible: cathode grounded and anode grounded. The design procedures for the two configurations will be considered separately.

ANODE GROUND DESIGN

Selection of power supply voltages is the first consideration. Table 1 reveals that the DH0035 can withstand a total of 30V differentially. The supply voltage may be divided symmetrically at ±15V, for example. Or asymmetrically at +20V and -10V. The PIN diode driver shown in Figure 5, uses ±10V supplies.

When the Q output of the DM8830 goes high a transient current of approximately 50 mA is applied to the emitter of Q_1 and in turn to the base of Q_5 .

 Q_5 has an h_{fe} = 20, and the collector current is h_{fe} x 50 or 1000 mA. This peak current, for the most part, is delivered to the PIN diode turning it "ON" (RF is "OFF").

lpk flows until $\mathbf{C_2}$ is nearly charged. This time is given by:

$$t = \frac{C2 \Delta V}{lpk}$$
 (7)

where: $\Delta V =$ the change in voltage across C_2 .

Prior to Q_5 's turn on, C_2 was charged to the minus supply voltage of –10V. C_2 's voltage will rise to within two diode drops plus a V_{sat} of ground:

$$V = |V^{-}| - Vf(PIN Diode) - Vf_{CR1} - V_{sat_{O5}}$$
 (8)

for
$$V^- = -10V$$
, $\triangle V = 8V$.

Once C_2 is charged, the current will drop to the steady state value, I_{DC} , which is given by:

$$I_{DC} = \frac{V}{R_M} - \frac{V^+}{R_3} - \frac{V_{CC}}{R_1}$$
 (9)

where: $V_{CC} = 5.0V$ $R_1 = 250\Omega$ $R_3 = 500\Omega$

$$\therefore R_{M} = \frac{(R_{3}) (\Delta V) (R_{1})}{R_{1}V^{+} + I_{DC}R_{3}R_{1} + V_{CC}R_{3}}$$
(9a)

For the driver of Figure 5, and I_{DC} = 100 mA, R_M is 56 ohms (nearest standard value).

Returning to equation (7) and combining it with 'equation (5) we obtain:

$$t = \frac{\tau I_{DC}}{lpk} = \frac{C_2 V}{lpk}$$
 (10)

Solving equation (10) for C2 gives:

$$C_2 = \frac{I_{DC}\tau}{V} \tag{11}$$

For $\tau = 10 \text{ ns, } C_2 = 120 \text{ pF.}$

One last consideration should be made with the diode in the "ON" state. The power dissipated by the DH0035 is limited to 1.5W (see Table I). The DH0035 dissipates the maximum power with \mathbf{Q}_5 "ON". With \mathbf{Q}_5 "OFF", neglible power is dissipated by the device. Power dissipation is given by:

$$P \text{ diss } \cong \left[I_{DC} \left(|V^-| - \Delta V \right) + \frac{\left(V^+ - V^- \right)^2}{R3} \right] \times (D.C.) \leq P_{max}$$
 (12)

where: D.C. = Duty Cycle =

$$Pmax = 1.5W$$

In terms of IDC:

$$I_{DC} \le \frac{\left[\frac{(Pmax)}{(D.C.)} - \frac{(V^+ - V^-)^2}{500}\right]}{|V^-| - \triangle V}$$
 (12a)

For the circuit of Figure 5 and a 50% duty cycle, P diss = 0.5W.

Turn-off of the PIN diode begins when the Q output of the DM8830 returns to logic "0" and the $\overline{\Omega}$ output goes to logic "1". Q_2 turns "0N", and in turn, causes Q_3 to saturate. Simultaneously, Q_1 is turned "0FF" stopping the base drive to Q_5 . Q_3 absorbs the stored base charge of Q_5 facilitating its rapid turn-off. As Q_5 's collector begins to rise, Q_4 turns "0N". At this instant, the PIN diode is still in conduction and the emitter of Q_4 is held at approximately -0.7V. The instantaneous current available to clear stored charge out of the PIN diode is:

$$Ipk = \frac{V^{+} - V_{BE Q4} + V_{f(PIN)}}{\frac{R_{3}}{h_{fe} + 1}}$$

$$\approx \frac{(h_{fe} + 1) (V^{+})}{R_{3}}$$
(13)

where:

 $h_{fe} + 1$ = current gain of $Q_4 = 20$ $V_{BE \, Q4}$ = base-emitter drop of $Q_4 = 0.7V$ $V_{f(PIN)}$ = forward drop of the PIN diode = 0.7V

For typical values given, lpk = 400 mA. Increasing V^+ above 10V will improve turn-off time of the diode, but at the expense of power dissipation in the DH0035. Once turn-off of the diode has been achieved, the DH0035 output current drops to the reverse leakage of the PIN diode. The attendant power dissipation is reduced to about 35 mW.

CATHODE GROUND DESIGN

Figure 6 shows the DH0035 driving a cathode grounded PIN diode switch. The peak turn-on current is given by:

$$Ipk \cong \frac{(V^+ - V^-) (h_{fe} + 1)}{R_3}$$
 (14)

= 800 mA for the values shown.

The steady state current, I_{DC} , is set by Rp and is given by:

$$I_{DC} = \frac{V^{+} - 2V_{BE}}{R_{3}} \frac{1}{h_{te} + 1} + R_{P}$$
 (15)




FIGURE 6. Anode Grounded Driver

where: $2V_{BE}$ = forward drop of Q_4 base emitter junction plus V_f of the PIN diode = 1.4V.

In terms of Rp, equation (15) becomes:

$$Rp = \frac{(h_{fe} + 1) (V^{+} - 2V_{BE}) - I_{DC}R_{9}}{(h_{fe} + 1) I_{DC}}$$
 (15a)

For the circuit of Figure 6, and $I_{DC} = 100 \text{ mA}$, Rp is 62 ohms (nearest standard value).

It now remains to select the value of C_1 . To do this, the change in voltage across C_1 must be evaluated. In the "ON" state, the voltage across C_1 , V_C , is given by:

$$(Vc)_{ON} = \frac{V^{+}R_{3} + Rp(h_{fe} + 1) (2V_{BE})}{R_{3} + (h_{fe} + 1) Rp}$$
 (16)

For the values indicated above, $(Vc)_{ON} = 3.8V$. In the "OFF" state, Vc is given by:

$$(Vc)_{OFF} = \frac{V^+R_3 - |V^-|Rp|}{Rp + R_3}$$
 (17)

= 8.0V for the circuit of Figure 6.

Hence, the change in voltage across C_1 is:

$$V = (Vc)_{OFF} - (Vc)_{ON}$$
(18)
= 8.0 - 3.8
= 4.2V

The value of C_4 is given, as before, by equation (11):

$$C_1 = \frac{I_{DC}\tau}{V^{-}} \tag{19}$$

For a diode with τ = 10 ns and I_{DC} = 100 mA, C₁ = 250 pF.

Again, the power dissipated by the DH0035 must be considered. In the "OFF" state, the power dissipation is given by:

$$P_{OFF} = \left[\frac{V^+ - V^-)^2}{R_3} \right] (D.C.)$$
 (20)

where: D.C. = duty cycle =

The "ON" power dissipation is given by:

$$P_{ON} = \left[\frac{(Vc)_{ON}^2}{R_3} + I_{DC} \times (Vc)_{ON} \right] (1 - D.C.)$$
(21)

where: (Vc)ON is defined by equation (16).

Total power dissipated by the DH0035 is simply $P_{ON} + P_{OFF}$. For a 50% duty cycle and the circuit of Figure 6, P diss = 616 mW.

The peak turn-off current is, as indicated earlier, equal to 50 mA x h_{fe} which is about 1000 mA. Once the excess stored charge is removed, the current through Q_5 drops to the diodes leakage current. Reverse bias across the diode = $V^- - V_{sat} \cong -10V$ for the circuit of Figure 6.

REPETITION RATE CONSIDERATIONS

Although ignored until now, the PRF, in particular, the "OFF" time of the PIN diode is important in selection of C_2 , R_M , and C_1 , R_D . The capacitors must recharge completely during the diode "OFF" time. In short:

$$4 R_{M}C_{2} \le t_{OFF} \tag{22a}$$

$$4 \text{ RpC}_1 \le t_{OFF} \tag{22b}$$




FIGURE 7. RF Turn-On (10 ns/cm)




FIGURE 8. RF Turn-Off (10 ns/cm)

CONCLUSION

The circuit of Figure 6 was breadboarded and tested in conjunction with a Hewlett-Packard 33622A PIN diode.

 I_{DC} was set at 100 mA, V^+ = 10.0V, V^- = 10V. Input signal to the DM8830 was a 5V peak, 100 kHz, 5 μ s wide pulse train. RF turn-on was accomplished in 10-12 ns while turn-off took approximately 5 ns, as shown in Figures 7 and 8.

In practice, adjustment C_2 (C_1) may be required to accommodate the particular PIN diode minority carrier life time.

SUMMARY

A unique circuit utilized in the driving of PIN diodes has been presented. Further a technique

has been demonstrated which enable the designer to tailor the DH0035 driver to the PIN diode application.

REFERENCES

- "Pulse, Digital, & Switching Waveforms", Jacob Millman & Herbert Taub, McGraw-Hill Book Company, Inc., New York, N.Y.
- "Models of Transistors and Diodes", John G. Linvill, McGraw-Hill Book Company, Inc., New York, N.Y.
- National Semiconductor AN-18, Bert Mitchell, March 1969.
- Hewlett-Packard Application Note 314, January 1967.

New Design Techniques for FET Op Amps

National Semiconductor Application Note 63 Robert K. Underwood



Introduction

The LH0052, LH0042 and LH0022 series operational amplifiers are "monobrid" integrated circuits consisting of a monolithic dual junction field effect transistor followed by a special linear integrated circuit amplifier chip. Each device features very closely matched input characteristics, very high input impedance, and ultra low input currents with no compromise in noise, common mode rejection ratio, open loop gain or slew rate. The LH0052 is internally laser nulled and features offset current of 100 femtoamps max at 25°C (100 pA at +125°C), offset voltage of 200 microvolts max and offset drift of 5 μ V/ $^{\circ}$ C max. Unlike most module FET op amps, this series of op amps does not require "grading" of electrical performance at final test. Different die types are used in each member of the family to assure availability and

lowest possible cost. The amplifiers are internally compensated to be unity gain stable and require no external parts for operation with the exception of feedback and input impedances as dictated by the application. Amplifiers are available in TO-99, (TO-5 metal can) or 14-lead cavity dual-in-line package and are specified either for the full military temperature range of -55°C to +125°C or for an expanded commercial temperature range of -25°C to +85°C. Operation is specified for power supply voltages between 10 volts (±5 volts) and 44 volts (±22 volts). Table I below, and Typical Performance Characteristics (last page) give a summary of other major parameters illustrating similarities and differences of members of the series. See individual data sheets for complete specifications.

TABLE I
PERFORMANCE COMPARISON OF LH0052/LH0022/LH0042 FET OP AMP FAMILY

PARAMETER $(T_A = 25^{\circ}C)$	LH0052	LH0022	LH0042	UNITS
Offset Voltage (Max)	. 0.5	4	20	mV
Offset Voltage Drift (Typ)	2	5	5	μV/°C
Offset Current (Max)	2.5	2.0	5.0	pA
Bias Current (Max)	1.0	10	25	рА
Open Loop Gain (Min)	100	100	50	V/mV
Bandwidth (Typ)	1	1	1	MHz
Slew Rate (Typ)	3	3	3	V/μs
Output Current Drive (Min)	±10	±10	±10	mA
Min Supply Voltage	±5 .	±5	±5	V
Max Supply Voltage	±22	±22	±22	V
Input Voltage Range (Min)	±12	±12	±12	V
CMRR (Min)	80	80	70	dB ·
Compensation Components	0	0	0	
Output Current Limit	Yes	Yes	Yes	
Simple Offset Null	Yes	Yes	Yes	
Package Types	TO-5	DIP, TO-5	DIP, TO 5	

Why FETs?

The virtue of super gain bipolar transistors as the input stage to operational amplifiers is well known^{1,2} and widely used in such amplifiers as the LM108, LM112, and LM216. These amplifiers attain very low input bias currents by special processing that allows the first stage to run at very low emitter currents while achieving current gains of 1500. This results in relatively constant bias and offset currents with temperature tending to increase at low temperatures where transistor gain is lowest. (Figure 1)




FIGURE 1. Typical I_b vs. Temperature for Several Op Amps

The low emitter current available in the typical super gain amplifier severely limits the slew rate attainable, the devices that have input currents in the same area as the LH0052 family normally have slew rates in the neighborhood of a few tenths of a volt per microsecond. As long as a FET is operated in its normal linear region, its input current is not materially affected by the channel current. The LH0052 family, therefore, runs more input stage current and thus attains a typical slew rate of three volts per microsecond. A soon-to-be anounced device (LH0062) has demonstrated slew rates greater than 50 volts per microsecond with the same input characteristics as the LH0052 family.

FET's Feature Superior Noise at High Source Resistances

Figure 2 is a plot of total amplifier noise at 100 Hz (1 Hz bandwidth) vs source resistance for the LH0052 family of FET amplifiers and the LM108, representative of the best super-gain bipolar amplifiers. Thermal noise contributed by the source resistance is also plotted. Note that at low source resistances the LM108 is lower noise; at high source resistance the LH0052 series is superior.




FIGURE 2. Total Equivalent Input Noise Voltage

A useful noise model applicable to operational amplifiers in general is shown in Figure 3. It consists of an ideal noiseless amplifier preceded by a number of noise sources. Amplifier voltage noise, E_N , appears directly in series with one of the inputs. Current noise from the amplifier develops an additional noise voltage across the source resistance. The RMS value of thermal noise from the source resistances can be calculated from the equation $E_{rs} = \sqrt{4kT(BW)R_s}$ which simplifies to $E_{rs} = 4\sqrt{R_s}$ nV/ \sqrt{Hz} for room temperature calculations and resistor values in kilohms.

The total spot noise present at the input to the ideal amplifier may be found by summing the RMS values of the three noise voltage sources as follows:

$$E_T = \sqrt{E_N^2 + 2(R_s I_N)^2 + 2E_{rs}^2}$$

 E_N comes directly from data of the type plotted in the figure by looking at the flat portion of the curve




FIGURE 3. Noise Model of an Operational Amplifier

below 10k and assuming that the current noise is insignificant in this area. For the LH0052 and LM108 E_N , at 100 Hz, 1 Hz bandwidth, is 70 nV/ $\sqrt{\text{Hz}}$ and 35 nV/ $\sqrt{\text{Hz}}$ respectively. I_N may be computed from a total noise measurement at high source resistance by using a calculated value of E_{rs} and the previously measured value of E_N .

$$I_N = \sqrt{(E_T^2 - E_N^2 - 2E_{rs}^2)/2R_s^2}$$

For the LH0052 family and the LM108, I_N is 10 fA/ $\sqrt{\rm Hz}$ and 100 fA/ $\sqrt{\rm Hz}$ respectively.

One way to illustrate the importance of noise current in deciding which of two amplifier types will be better in a given situation is to set the total noise equal for the two cases and solve for the value of ${\rm R_s}$ at which this occurs. The amplifier with the lower noise voltage will be superior at source resistances lower than this value; the one with lower current noise will be better at higher resistances. Note that this is merely calculating the intersection of the curves of Figure 2. The intersection will normally lie near 150k when comparing the LH0052 family with the best of the presently available bipolar amplifiers.

Low Offset Voltage is no Problem with Modern JFETs

FETs have a reputation for poor control of voltage matching characteristics that developed from behavior of the early matched dual discrete devices. These were invariably a pair of separate FET chips mounted on the same header tested for gate to source voltage match at some specified current at room temperature. Devices constructed in this manner tracked rather poorly over temperature due to $G_{\rm fs}$ mismatch and temperature gradients across the header.

The monolithic dual FETs of the FM1100 series interweave the channels of the two halves of the device and achieve a match not only of V_{gs} but of all other parameters. Further, the V_{gs} match is preserved over a wide range of drain currents, drain to source voltage, and temperature. The voltage drift attainable with this technique is exceeded only by the very best bipolar devices.

It is possible to fabricate FETs and bipolar transistors on the same wafer at the same time. Why not build a single monolithic FET/bipolar amplifier utilizing each where it is best suited? It would seem

at first glance that this would necessarily result in a cheaper, more reliable product. At the present state of the art, severe compromises are necessary to both the FET and bipolar devices so constructed as exemplified by the 740 and 536 with the net result that specifications must be relaxed and/or a yield loss suffered. The two chip "monobrid" approach taken with the LH0052 family maximizes performance while allowing lowest cost.

Circuit Description

Figure 4 is a simplified schematic typical of all of the amplifiers in the family. The input FET (Q_1 , Q_2) is a monolithic dual similar in construction to the discrete FM1100 series device. The stage is operated as a source follower with V^{\dagger} applied directly to the drains for the maximum possible common mode range.

A differential common base PNP stage $\{Q_3, Q_4\}$ serves as the load for the input FETs. The bases of this stage form the bias point for the backside gate of the monolithic input FET³. To obtain high voltage gain from the PNP common base stage, the output resistances of Q_5 and Q_6 are used as loads, giving effective values of about 2 megohms while at the same time converting the differential current signal into a single ended voltage. The operating drain current for the input stage is determined by the bias network composed of the current source Q_{10} and the diodes Q_{11} and Q_{12} ; target current is 40 microamps per side.

A Darlington driver (Q_{16} , Q_{17}) is used to avoid loading the first stage output. The output stage uses a conventional complementary symmetry design with a bias current of about 60 microamps through Q_{14} and Q_{20} to minimize crossover distortion. Output current is limited to about ± 25 mA at 25° C ambient decreasing to about ± 17 mA at $\pm 125^{\circ}$ C. The output characteristics are similar to those of conventional amplifiers.

Simple Offset Voltage Adjustment does not Degrade Drift or CMRR

These amplifiers use the same internal offset nulling technique as the LM741 and others, that is, a single 10k pot connected between the offset nulling pins and V^- as shown in Figure 5. Adjustment of this pot will always produce offset null. With the premium devices of the series, it may be desirable to restrict the range of adjustment to increase the precision of the null. This may be done




FIGURE 4. Internal Schematic




FIGURE 5. Trimpot Offset Trim




FIGURE 6. Fixed Resistor Offset Trim

by inserting a resistor of about 100k in series with the wiper of the pot. This technique provides a method of externally nulling offset voltage of the amplifiers to zero with virtually no effect on offset voltage drift or CMRR.

By definition, offset voltage is that voltage which must be applied between the input terminals to obtain zero output voltage. This suggests a straightforward and practical "universal" system to null the offset in an operating circuit. Figure 7 illustrates one way that an adjustable voltage in the millivolt range may be connected in series with the input signal to subtract the amplifier offset. If this technique of offset nulling at the inputs of the amplifier is used, the TO-5 devices of the series will be pin compatible with virtually all of the 8 Pin TO-5 amplifiers on the market today, bipolar or

Careful PC Board Layout Must be Observed

In order to realize the full low input current capabilities of these amplifiers, considerable care must be exercised in the design of the input circuitry and in the selection of materials contacting the input conductors. A leakage impedance of even 1012 ohms to 15 voits produces a leakage current of 15 pA, much higher than amplifier input current. This level of leakage may be inadvertently produced by socket leakage, poor quality or imperfectly cleaned printed circuit boards, or improperly cured protective coatings. Sockets are to be avoided if possible; they can not only degrade leakage current, but may cause other unsuspected erratic behavior when used in severe environments. (If absolutely unavoidable, they should be high quality, preferably Teflon.) Printed circuit board material should be judged both on initial resistivity and on the likelihood of degradation by outside influences. Teflon and polycarbonate are particularly recommended; glass epoxy may be used if it is protected with a silicone or epoxy coating to prevent moisture absorption. If operation at high humidities is required, this coating will be desirable anyway to control surface leakage. All residues of previous operations, such as soldering flux, inks, and resists, must of course be thoroughly removed before coating.




FIGURE 7. Universal Offset Trim

Another approach which has been successfully used with the TO-5 amplifiers is to terminate all critical connections on Teflon standoff insulators. These may be interconnected as required with Teflon insulated wire, keeping connections as short as possible to minimize noise pick-up. A short length of Teflon tubing slipped over the wire from the amplifier prevents contact with the oversize hole in the mounting board. The remainder of the amplifier connections may be terminated conventionally, either to printed circuit lands or to other standoff insulators.

Input Guarding Improves System Performance

Even with properly cleaned and coated printed circuit boards, leakage currents can limit the circuit performance under severe environmental conditions. In most cases with the LH0052 family devices, leakage will be primarly to V⁻ as the inputs are between the offset null pin (which in normal operation runs at a voltage very near V⁻) and the V⁻ pin itself. This would seem to predict that leakage into the inverting and non-inverting inputs should at least be of the same polarity, but the effects are too unpredictable to make much use of the cancellation which should occur.

These currents may be intercepted before they reach the amplifier inputs by a guard conductor in the leakage path operating at the same potential as the inputs. Resistance between the inputs and the guard will cause little current to flow because of the premise that the guard voltage equals the input voltage. Suggested board layouts for the various package types are shown in Figures 8 through 11.




FIGURE 8. DIP Non-Inverting Amplifier PC Layout




FIGURE 9. Flat Pack Inverting Amplifier PC Layout




FIGURE 10. TO-5 - 10 Pin Pattern PC Layout




FIGURE 11. TO-5 - 8 Lead Pattern

The flat pack and dual-in-line packages have an unconnected pin on either side of the inputs. These may be used as shown, both to continue the guard into the package and as a convenient method of surrounding the inputs with a guard conductor without running a line between device pins. The

eight lead TO-5 package has only one spare pin, so the leads must either be formed into a 10 lead circle with two gaps, or the pin circle expanded sufficiently to allow a conductor to pass between device pins. If the board is double sided or multilayer, the guard pattern should be repeated on all conductor planes.

Figures 12 through 15 show how the guard is committed on the more common op amp circuits. With an integrator or inverting amplifier, where the inputs are close to ground potential, the guard is




FIGURE 12. Guarded Inverting Amplifier

simply grounded. With the voltage follower, the guard is bootstrapped to the output. If it is desirable to put a resistor in the inverting input to compensate for the source resistance, it is connected as shown in Figure 13.

Guarding a non-inverting amplifier is a little more complicated. A low impedance point must be created by using relatively low value feedback resistors to determine the gain (R_1 and R_2 in Figure 14). The guard is then connected to the




FIGURE 13. Guarded Voltage Follower

junction of the feedback resistors. Low impedance in this context means that expected leakage currents should not be capable of generating deleterious error voltages. A resistor, R₃, may be added to balance the source resistance and thus cancel the effect of bias current.




FIGURE 14. Guarded Non-Inverting Amplifier

The general case of a full differential configuration may require the use of a guard driver amplifier $\rm A_2$ as shown in Figure 15. Resistors $\rm R_5$ and $\rm R_6$ develop the proper voltage for the guard at their junction, but it will normally be impractical to make them low enough resistance due to source




FIGURE 15. Guarded Full Differential Amplifier

loading. R_7 is included to balance the effect of R_5 plus R_6 and thus not degrade the closed loop common mode rejection.

Voltage Followers

The excellent common mode rejection and range of the amplifiers in this series suggest their use as unity gain voltage follower amplifiers. They perform well in this function with the one precaution shown on the circuit of Figure 16. The straightforward circuit with a direct feedback connection




FIGURE 16. Unity Gain Voltage Follower

and no resistors will function, but if a low impedance signal having a slew rate faster than the amplifier can follow is applied to the input, a differential input voltage might be developed in excess of the absolute maximum. R_1 limits the current under these conditions to a safe value of 200 μ A. R_2 is included to cancel the error voltage due to bias current and should in general be equal to the source resistance plus R_1 .

For applications requiring voltage gain as well as high input impedance, a voltage divider may be included in the feedback path as in Figure 17. The voltage gain of this circuit is approximately $1 + R_2/R_3$ (neglecting amplifier open loop gain).




FIGURE 17. Non-Inverting Amplifier

 R_4 is included as a convenient variable to equalize resistances in the two amplifier inputs: R_4 in series with the parallel combination of R_2 and R_3 should be set equal to the source resistance plus R_1 . Note that all of these resistors may not be necessary depending on the required voltage gain, source impedance, accuracy requirement, temperature range, and amplifier selected.

Precision Integrator

The low input bias currents attainable with amplifiers of this series make them a natural choice for integrator applications requiring long time constants. Figure 18 illustrates a typical practical circuit. R₁ should be selected so that the total




FIGURE 18. Precision Integrator

leakage current at the summing node is smaller than the signal current (V_1/R_1) by a margin sufficiant to insure the required accuracy, i.e. $V_1/R_1 >> I_{b1}$. C_1 should be chosen for low leakage, stability, accuracy, and low voltage coeficient. Polystyrene or polycarbonate dielectric is the best choice for capacitances up to about one microfarad, Teflon is good for the lower values.

 R_2 is included to protect the input circuit during the reset transient, although many low speed applications will not require it at all. If the resistance of the reset switch is 100 ohms, the maximum current that could flow in C_1 is 10V/100 = 0.1 amp. In reality this may well be limited to a lower value by I_{DSS} , if the reset switch is an FET. Then the rate of change of voltage cannot exceed 0.1 amp/ $1~\mu F = 0.1~V/\mu s$ which is well within the slew rate capabilities of the amplifier. R_3 , used to balance the resistance in the inputs, should be made equal to the sum of R_2 and the reset switch resistance.

Sample/Hold Amplifiers

The LH0052 family of amplifiers is well suited for use as a buffer amplifier in long hold-time sample/hold circuits. They may be used in any of the common configurations where improved hold performance is required. Figure 19A illustrates one circuit taking advantage of the low bias currents attainable. R_1 serves to bootstrap the connection between analog switch S_1 and S_2 so that there is essentially no voltage across S_1 in the hold mode. When S_1 and S_2 are closed to enter the sample mode, the effect of R_1 is slight as it is much higher resistance than the switches. After a long enough time, C_1 will charge to the input voltage, the amplifier will buffer it to the output, and both

ends of R_1 will be at the input potential so it will have no effect at all after the transient. Figure 19B illustrates an alternate circuit configuration with input buffer amplifier.

Re-Zeroing Amplifier

Figure 20 illustrates a technique which may be useful in situations where a signal has an unknown and variable DC offset, such as in telemetry. In operation, the re-zero command line is enabled while a ground reference signal is applied to the

input of the system. This causes C_1 to charge to a level proportional to the system DC offset. When the re-zero line is deactivated, the amplifier behaves like a conventional inverting stage, subtracting off the system offset and giving a true ground referenced output.

If the total worst case leakage at the capacitor node is 1 nA, and if $C_1=0.01~\mu\text{F}$, then the drift rate is $10^{-9}/0.01\cdot10^{-6}=0.1~\text{V/s}$. For a 10 volt full scale system requiring an accuracy of 0.1% (10 mV), the amplifier would need a re-zeroing reference every 100 ms.




FIGURE 19A. Low Drift Sample/Hold




FIGURE 19B. Precision Sample and Hold




FIGURE 20. Re-Zeroing Amplifier

Precision Current Sink

Figure 21 illustrates a variation on a common technique for generating a precisely regulated cirrent. This circuit could be used in conjunction with another FET input amplifier connected as a




FIGURE 21. Precision Current Sink

high input impedance follower to form an ohmmeter for accurately measuring very high resistances. R₁, R₂ and D₁ form bias and reference voltages near, but within, the common mode and output voltage limits of the amplifier. Q₁ is selected for very low gate leakage so that the current in its source will be nearly identical to the feedback current in its drain. In operation, the amplifier output will cause the gate of Q1 to be cut off however much is necessary to keep the voltage across R₃ equal to 1.220 volts, the breakdown voltage of D₁. The LM113 diode is available to an initial voltage accuracy of 1% (12.2 mV) and is guaranteed to drift less than 15 mV over the temperature range, thus by specifying the LH0052 amplifier and a 1% resistor, a current sink can be designed for a worst case initial accuracy near 2% and a drift over the temperature range of less than 2%. The technique may be applied over a wide range of currents by properly scaling R3 and its balancing resistor R₄; a mirror image current source is possible using a P channel FET for Q1.

Precision Comparator

FET amplifiers have a significant advantage over bipolar in precision voltage comparator applications: the input current is nearly independent of input voltage. With a bipolar input stage, input current is 1/β of the emitter current, but the emitter current can vary from zero when the stage is cut off to twice the nominal value when fully conducting. Furthermore, the inputs are often internally clamped to a diode drop for protection of the emitter base junctions.

As long as the input and reference signals are no more than 4 volts apart in the circuit of

Figure 22, the input currents remain low and constant. This is an adequate signal range for many applications, especially in view of the offset voltage performance available in the top of the line amplifiers. If wider signal range is required, resistors \mathbf{R}_1 and \mathbf{R}_2 should be included to limit the input current to a safe value. Internal zener junctions will limit the differential input voltage to a safe value if the input current is limited $200~\mu\text{A}$.

The output clamp circuit shown in Figure 22 will drive 3 standard TTL loads or 30 National low power TTL loads. Considerable power may be saved by increasing R_3 if full fan-out is not required. If only 2 low power loads are to be driven, the required low state output current is 360 μ A, so R_3 = 10V/360 μ A = 27k.




FIGURE 22. Precision Voltage Comparator

True Instrumentation Amplifier

Figure 23A illustrates an instrumentation amplifier that features high differential and common mode input resistance (10¹² ohms), ±10V common mode and differential mode input range, .01% gain accuracy at $A_v = 1000$; and 110 dB CMRR with 1 $k\Omega$ imbalance in bridge source resistance. Input current is less than 1 pA and offset drift is less than 5 μ V/°C. R₁ provides a simple means of adjusting gain over a wide range without degrading CMRR. R2 is an initial trim used to maximize CMRR without using super precision matched resistors. Input common voltage is sensed via R₂ and R₄ and the LM110 provides low impedance V_{CM} drive to input cable shields to reduce leakage and coupling to inputs. If the input current of the LH0052 (1 pA max) is not low enough, additional circuitry as shown in figure 23B may be added to provide "Zero" input bias current.

Ultra Low Level Transconductance or Charge Amplifier

A picoamp amplifier for pH meters, medical electronics and radiation detectors is illustrated in Figure 24. A high quality glass sealed feedback resistor such as Victoreen type RX-1 should be employed as well as guard shielding as discussed earlier. Optionally C₁ may be added to convert the circuit to a charge amplifier with R_L used to provide DC stability.




FIGURE 23A. True Instrumentation Amplifier




FIGURE 23B. Zero Input Bias Current




FIGURE 24. Picoamp Amplifier

Precision Subtractor for Automatic Test Gear

It is often necessary in testing linear circuits to take the difference between two voltage readings occuring at different times. The specialized sample/hold circuit shown in Figure 25 performs this function simply and accurately. Initially, S_1 and S_2 are closed and S_3 open with the logic input in the TTL "1" state. This allows capacitor C_1 to charge to the same voltage as the $e_{\text{IN}1}$ input signal. When the logic input is taken to TTL "0", S_1 and S_2 open and S_3 closes, causing the difference between the stored value of $e_{\text{IN}1}$ and the present value of $e_{\text{IN}2}$ to appear at the non-inverting input of the LH0022.

The low leakage and high input impedance of the LH0022 allows the use of a reasonable size hold capacitor while at the same time providing gain for scaling, if needed. Note that the two analog inputs, e_{IN1} and e_{IN2} may be connected together to take the voltage difference on a single line at two different times. The disable input is used to open all switches, for example, to ignore a transient. If not needed, the disable input should be grounded.

Sensitive Low Cost "VTVM"

Figure 26 illustrates a modern approach to constructing VTVM's and VOM's. The LH0042 replaces all active circuitry. Optionally the circuit may be run off of 8 flashlight batteries and only draws 20 mW of power. The clever designer would add some more switching to allow operation of the FET op amp in transconductance mode as shown in Figure 24, thus combining both voltage and current measuring capability into the same circuit.

How to Build a FET Op Amp "Module"

The LH0052 series when compared spec for spec with modules usually offers superior performance

and significantly lower cost. What's the difference between modules and these integrated circuit amplifiers? In most cases the answer is nothing but two .01 μF power supply decoupling capacitors. To make your own module merely build a small 1-1/4 x 1-1/4 printed circuit board that adapts the pin-out of the LH0052 to your module requirement. No need to pot the assembly in epoxy, the LH0052 family is completely heremetic and does not absorb moisture. Some modules specify higher output current capability than the ± 10 mA of the LH0052. To build a ± 100 mA output "module" FET op amp, simply add a LH0002 buffer as shown in Figure 27.




FIGURE 25. Precision Subtractor for Automatic Test Gear




FIGURE 26. Sensitive Low Cost "VTVM"






FIGURE 27. 100 mA Output FET Op Amp "Module"

Typical Performance Characteristics


Input Offset Current vs Temperature




Input Bias Current vs Temperature




Offset Error (Without VOS Null)



Offset Error (Without




Total Input Noise Voltage*
vs Source Resistance



*Noise Voltage Includes Contribution from Source Resistance


Total Input Noise Voltage*
vs Frequency



*Noise Voltage Includes Contribution from Source Resistor

Connection Diagrams

Dual-In-Line Package



Metal Can Package



Conclusion

The practical advantages of the LH0052 series of FET input operational amplifiers has been demonstrated. The extremely low input bias and offset current make members of the family ideal choices for critical applications in hold amplifiers, active

References

- R.J. Widler "IC Op Amps Equal Discretes" National Semiconductor TP-9, December 1968
- R.J. Widler "IC Op Amp Beats FETs on Input Current" National Semiconductor AN-29, December 1969
- D.L. Wollesen "How to Bias the Monolithic JFET Dual" National Semiconductor AN-34, March 1970

filters and instrumentation. The low input offset voltage and drift, high open loop gain, and excellent common mode rejection combine to make the devices equally well suited for general purpose applications including summers, subtractors, and oscillators.

- 4. R.C. Dobkin "Universal Balancing Techniques" National Semiconductor LB-9, August 1969
- W.S. Routh "An Applications Guide for Operational Amplifiers" National Semiconductor AN-20, February 1969
- 6. National Semiconductor Linear Applications Handbook

Applications for a High Speed FET Input Op Amp

National Semiconductor Application Note 75 Barry Siegel



INTRODUCTION

The principal limitations in speed and bandwidth in IC FET input op amps have been reduced by over an order of magnitude with the introduction of the LH0062/LH0062C. Internal compensation assures unity gain stability with bandwidths in excess of 15 MHz. Voltage follower slew rate is typically 75V/µs and is guaranteed in excess of 50V/µs. Furthermore, external components may be used to extend the slew rate to 120V/µs and settling times under 1µs. The LH0062H (TO-5) is pin compatible with LM101, LM741 and LH0022. A summary of the LH0062's performance characteristics is given in Table 1.

PARAMETER (TA = 25°C)	MIN	TYP	MAX	UNITS
Input Offset Voltage		2.0	5.0	mV .
Input Bias Current			20	pΑ
Voltage Gain	50	100		V/mV
Slew Rate	50	75		V/µs
Bandwidth		15		MHz

TABLE 1. Summary of LH0062 Characteristics

CIRCUIT DESCRIPTION

The LH0062 is basically a two stage amplifier (Figure 1) consisting of a N channel junction FET input stage (Q_1 and Q_2) and a PNP output stage (Q_4 and Q_5). Q_1 and Q_2 are a well matched

interdigitated monolithic pair that provide high common mode rejection and input offset voltage tracking usually associated only with bipolar designs. The current mirror $(O_6$ and $O_7)$ converts to single ended operation in addition to providing active high impedance load for O_4 and O_5 thus providing high gain. O_3 and O_1 provides a temperature compensated current source for the input stage and O_8 , O_9 , O_2 and O_3 form a class AB




FIGURE 1. Simplified LH0062 Circuit Schematic

output buffer. Detailed schematic is illustrated in Figure 2. Note that the FET inputs are protected by 5V zener diodes and input current under transient conditions should be limited by inserting a 1k ohm or larger resistor in series with one of the inputs.




FIGURE 2. Complete LH0062 Schematic

17

COMPENSATION CONSIDERATIONS

As noted earlier, the LH0062 is internally compensated for unity gain stability. However, a few precautions are advised. Like most wide band amplifiers, the LH0062 is sensitive to power supply inductance, and decoupling the supplies with $0.1\mu F$ ceramic disc capacitors within an inch or two of the device will prevent spurious oscillations and save a fair amount of grief. The device is capable





FIGURE 3. Isolating a Capacitive Load up to 500 pF

of driving 50 to 100 pF loads; for larger loads, an isolation resistor, R_3 as shown in Figure 3 is recommended. Alternatively, a current buffer such as the LH0002 or LH0033 may be used for loads in excess of 500 pF with no degradation in slew rate as shown in Figure 4.



Note In the examples above, that a small capacitor, C1, is used to cancel the effects of stray capacitance at the input

FIGURE 4. Driving Capacitances in Excess of 500 pF and Loads

The LH0062 may be feed-forward compensated in inverting mode applications as shown in Figure 5. This boosts slew rate to over 120V/ μ s and bandwidth to over 30 MHz. When full bandwidth is




FIGURE 5. Feed Forward Compensation

not required, the device may be over-compensated as shown in Figure 6 to reduce bandwidth to 5 MHz. This technique improves phase margin and reduces susceptibility to spurious oscillations in applications where speed is less critical.




FIGURE 6. Overcompensation

Minimum settling time of less than $1\mu s$ to 0.1% for a 20V input step is obtained as illustrated in Figure 7. A small tweak capacitor, C_1 is recommended to cancel stray board layout capacitance, C_S . Once best value of trimmer capacitor C_1 is determined for a particular layout, it may be replaced with a fixed value.




FIGURE 7. Compensation for Minimum Settling Time





FIGURE 8. High Speed Sample & Hold

APPLICATIONS

The circuit of Figure 8 is a high speed sample and hold with sample acquisition time of 10µs for 0.1% accuracy and aperture time of approximately 25 ns. Resistor, R_6 , is used to limit input current during power on and off transients. Although the inputs of the LH0062 are protected by back-to-back diodes excessive input current could damage the device. Resistor R_9 and the pot, R_8 , allow null of the output offset with negligible effect on offset drift.

The peak detector of Figure 9 will acquire a +10V peak signal in under $4\mu s$ with droop rates under 20 mV/sec. Reversing the polarity of diodes D_1 and D_2 will allow peak detecting negative signals. Any ultra-low leakage diode may be substituted for the 2N930 collector-base junction.



. FIGURE 9. High Speed Peak Detector

The circuit of Figure 10 is a programmable integrator with a range in period from $1\mu s$ to 1 ms. For best results C_1 through C_4 should be low leakage construction such as polycarbonate or polystyrene. A simple method of implementing the offset adjustment is to momentarily insert a 100k ohm resistor between pins 2 and 6 of the LH0062. With the switches of the AH5009 off, the output may be set to zero with R_2 .




FIGURE 10. Programmable Integrator




FIGURE 11. Wide Band AC Voltmeter

The circuit of Figure 11 is a wide band AC voltmeter capable of measuring AC signals as low as 15 mV at frequencies from 100 Hz to 500 kHz. Full scale sensitivity may be changed by altering the values R_1 through R_6 ($R \cong V_{IN}/100\mu A$).

HEAT SINKING, GUARDING, AND BOOTSTRAPPING

The LH0062 is specified for operation without an external heat sink. However, standby power is typically 240 mW causing a junction rise of approximately 60°C. A clip-on heat sink can reduce internal heating hence reduce input bias current from 20 pA at 25°C ambient to 2 or 3 pA.

Guarding input leads is recommended in stringent applications. An excellent discussion on guarding is given in AN-63 and the techniques discussed are directly applicable to the LH0062. Another benefit of guarding is reduced input capacitance. By bootstrapping the inputs, as shown in Figure 12, the apparent input capacitance is reduced to fractions of a pico-farad.




FIGURE 12. Guard/Bootstrap for Unity Gain

Furthermore, the case of the LH0062 is electrically isolated, and the output may be tied to case in order to eliminate stray capacitance introduced by the header.

REFERENCES

- R. K. Underwood, "New Design Techniques for FET Op Amps," National Semiconductor AN-63, March 1972.
- R. C. Dobkin, "LM118 Op Amp Slews 70V/μs," National Semiconductor LB-17, September 1971.

Applying Modern Clock Drivers to MOS Memories

National Semiconductor Application Note 76 B. Siegel, M. Scott



INTRODUCTION

MOS memories present unique system and circuit challenges to the engineer since they require precise timing of input wave forms. Since these inputs present large capacitive loads to drive circuits, it is often that timing problems are not discovered until an entire system is constructed. This paper covers the practical aspects of using modern clock drivers in MOS memory systems. Information includes selection of packages and heat sinks, power dissipation, rise and fall time considerations, power supply decoupling, system clock line ringing and crosstalk, input coupling techniques, and example calculations. Applications covered include driving various types shift registers and RAM's (Random Access Memories) using logical control as well as other techniques to assure correct non-overlap of timing waveforms

Although the information given is generally applicable to any type of driver, monolithic integrated circuit drivers, the DS0025, DS0026 and DS0056 are selected as examples because of their low cost.

The DS0025 was the first monolithic clock driver. It is intended for applications up to one megacycle where low cost is of prime concern. Table I illustrates its performance while Appendix I describes its circuit operation. Its monolithic, rather than hybrid or module construction, was made possible by a new high voltage-gold doped process utilizing a collector sinker to minimize V_{CESAT}.

The DS0026 is a high speed, low cost, monolithic clock driver intended for applications above one megacycle. Table II illustrates its performance characteristics while its unique circuit design is presented in Appendix II. The DS0056 is a variation of the DS0026 circuit which allows the system designer to modify the output performance of the circuit. The DS0056 can be connected (using a second power supply) to increase the positive output voltage level and reduce the effect of cross coupling capacitance between the clock lines in the system. Of course the above are just examples of the many different types that are commercially available. Other National Semiconductor MOS interface circuits are listed in Appendix III.

The following section will hopefully allow the design engineer to select and apply the best circuit to his particular application while avoiding common system problems.

PRACTICAL ASPECTS OF USING MOS CLOCK DRIVERS

Package and Heat Sink Selection

Package type should be selected on power handling capability, standard size, ease of handling, availability of sockets, ease or type of heat sinking required, reliability and cost. Power handling capability for various packages is illustrated in Table III. The following guidelines are recommended:

TABLE I. DS0025 Characteristics

PARAMETER	CONDITIONS (V ⁺ - V ⁻) = 17V	VALUE	UNITS
t _{ON}		15	nş
toff	$C_{1N} = 0.0022 \mu F, R_{1N} = 0 \Omega$	30	ns
t _r	$C_L = 0.0001 \mu F$, $R0 = 50\Omega$	25	ns
t _f		150	ns
Positive Output Voltage Swing	$V_{1N} - V^{\pm} = 0V, I_{OUT} = -1mA$	V ⁺ - 0.7	V
Negative Output Voltage Swing	I _{IN} = 10mA, I _{OUT} = 1mA	V + 1.0	V
On Supply Current (V ⁺)	I _{IN} = 10 mA	17	mA

TABLE II. DS0026 Characteristics

PARAMETER	CONDITIONS (V ⁺ - V ⁻) = 17V	VALUE	UNITS
ton		7.5	ns .
toff	$C_{IN} = 0.001 \mu F$, $R_{IN} = 0.02$	7.5	ns
t, t _f	R0 = 50 2, C _L = 1000pF	25 25	ns ns
Positive Output Voltage Swing	$V_{IN} - V^- = 0V$, $I_{OUT} = -1mA$	V ⁺ - 0.7	V
Negative Output Voltage Swing	I _{IN} = 10mA, I _{OUT} = 1mA	V~ + 0.5	v
On Supply Current (V ⁺)	I _{IN} = 10 mA	28	mA

The TO-5 ("H") package is rated at 750 mW still air (derate at 200°C/W above 25°C) soldered to PC board. This popular cavity package is recommended for small systems. Low cost (about 10 cents) clip-on heat sink increases driving capability by 50%.

The 8-pin ("N") molded mini-DIP is rated at 600 mW still air (derate at 90°C/W above 25°C) soldered to PC board (derate at 1.39W). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

To TO-8 ("G") package is rated at 1.5W still air (derate at 100°C/W above 25°C) and 2.3W with clip-on heat sink (Wakefield type 215-1.9 or equivalent-derate at 15 mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

Additional information is given in the section of this data book on Maximum Power Dissipation (page 2).

Power Dissipation Considerations

The amount of registers that can be driven by a given clock driver is usually limited first by internal power dissipation. There are four factors:

- 1. Package and heat sink selection
- 2. Average dc power, PDC
- 3. Average ac power, PAC
- 4. Numbers of drivers per package, n

From the package heat sink, and maximum ambient temperature one can determine $P_{\rm MAX}$, which is the maximum internal power a device can handle and still operate reliably. The total average power dissipated in a driver is the sum of dc power and ac power in each driver times the number of drivers. The total of which must be less than the package power rating.

$$P_{DISS} = n \times (P_{AC} + P_{DC}) \le P_{MAX}$$
 (1)

Average dc power has three components: input power, power in the "OFF" state (MOS logic "0") and power in the "ON" state (MOS logic "1").

$$P_{DC} = P_{IN} + P_{OFF} + P_{ON}$$
 (2)

For most types of clock drivers, the first two terms are negligible (less than 10 mW) and may be ignored.

Thus:

$$P_{DC} \cong P_{ON} = \frac{(V^+ - V^-)^2}{Req} \quad x \text{ (DC)}$$

where:

$$V^+ - V^- =$$
 Total voltage across the driver

$$= V^{+} - V^{-}/I_{S(ON)}$$
 (3)

For the DS0025, Req is typically 1 k Ω while Req is typically 600 Ω for the DS0026. Graphical solutions for P_{DC} appear in *Figure 1*. For example if V⁺ = +5V, V⁻ = -12V, Req = 500 Ω , and DC = 25%, then P_{DC} = 145 mW. However, if the duty cycle was only 5%, P_{DC} = 29 mW. Thus to maximize the number of registers that can be driven by a given clock driver as well as minimizing average system power, the minimum allowable clock pulse width should be used for the particular type of MOS register.




FIGURE 1. PDC vs Duty Cycle

In addition to P_{DC}, the power driving a capacitive load is given approximately by:

$$P_{AC} = (V^+ - V^-)^2 \times f \times C_L$$
 (4)

where:

f = Operating frequency

C_L = Load capacitance

Graphical solutions for P_{AC} are illustrated in *Figure 2*. Thus, any type of clock driver will dissipate internally 290 mW per MHz per thousand pF of load. At 5 MHz, this would be 1.5W for a 1000 pF load. For long shift register applications, the driver with the highest package power rating will drive the largest number of bits.

Combining equations (1), (2), (3) and (4) yields a criterion for the maximum load capacitance which can be driven by a given driver:




FIGURE 2. PAC vs PRF

$$C_L \le -\frac{1}{f} \left[\frac{P_{MAX}}{n \left(V^+ - V^-\right)^2} - \frac{(DC)}{Req} \right]$$
 (5)

As an example, the DS0025CN can dissipate 890 mW at $T_A = 70^{\circ}\text{C}$ when soldered to a printed circuit board. Req is approximately equal to 1k. For $V^+ = 5V$, $V^- = -12V$, f = 1 MHz, and dc = 20%, C_1 is:

$$C_L \le \frac{1}{10^6} \left[\frac{(890 \times 10^{-3})}{(2)(17)^2} - \frac{0.2}{1 \times 10^3} \right]$$

 $C_1 < 1340 pF (each driver)$

A typical application might involve driving an MM5013 triple 64-bit shift register with the DS0025. Using the conditions above and the clock line capacitance of the MM5013 of 60 pF, a single DS0025 can drive 1340 pF/60 pF, or 00 MM5013's.

In summary, the maximum capacitive load that any clock driver can drive is determined by package type and rating, heat sink technique, maximum system ambient temperature, ac power (which depends on frequency, voltage across the device, and capacitive load) and do power (which is principally determined by duty cycle).

Rise and Fall Time Considerations

In general rise and fall times are determined by (a) clock driver design, (b) reflected effects of heavy external load, and (C) peak transient current available. Details of these are included in Appendixes I and II. Figures AI-3, AI-4, AII-2 and AIII-3 illustrate performance under various operating conditions. Under light loads, performance is determined by internal design of the driver; for moderate loads, by load \mathbf{C}_{L} being reflected (usually as $\mathbf{C}_{\mathsf{L}/\beta}$) into the driver, and for large loads by peak output current where:

$$\frac{\Delta V}{\Delta T} = \frac{I_{OUT PEAK}}{C_{I}}$$

Logic rise and fall times must be known in order to assure non-overlap of system timing.

Note the definition of rise and fall times in this application note follow the convention that rise time is the transition from logic "0" to logic "1" levels and vice versa for fall times. Since MOS logic is inverted from normal TTL, "rise time" as used in this note is "voltage fall" and "fall time" is "voltage rise."

Power Supply Decoupling

Although power supply decoupling is a wide spread and accepted practice, the question often arises as to how much and how often. Our own experience indicates that each clock driver should have at least 0.1µF decoupling to ground at the V⁺ and V⁻ supply leads. Capacitors should be located as close as is physically possible to each driver. Capacitors should be non-inductive ceramic discs. This decoupling is necessary because currents in the order of 0.5 to 1.5 amperes flow during logic transitions.

There is a high current transient (as high as 1.5A) during the output transition from high to low through the V $^-$ lead. If the external interconnecting wire from the driving circuit to the V $^-$ lead is electrically long, or has significant dc resistance the current transient will appear as negative feedback and subtract from the switching response. To minimize this effect, short interconnecting wires are necessary and high frequency power supply decoupling capacitors are required if V $^-$ is different from the ground of the driving circuit.

Clock Line Overshoot and Cross Talk

Overshoot: The output waveform of a clock driver can, and often does, overshoot. It is particularly evident on faster drivers. The overshoot is due to the finite inductance of the clock lines. Since most MOS registers require that clock signals not exceed V_{SS}, some method must be found in large systems to eliminate overshoot. A straightforward approach is shown in *Figure 3*. In this instance,




FIGURE 3. Use of Damping Resistor to Eliminate Clock Overshoot

a small damping resistor is inserted between the output of the clock driver and the load. The critical value for R_S is given by:

$$R_S = 2 \sqrt{\frac{L_S}{C_L}}$$
 (6)

In practice, analytical determination of the value for R_S is rather difficult. However, R_S is readily determined empirically, and typical values range in value between 10 and $50\Omega_{\star}$

Use of the damping resistor has the added benefit of essentially unloading the clock driver; hence a greater number of loads may often be driven by a given driver. In the limit, however, the maximum value that may be used for R_S will be determined by the maximum allowable rise and fall time needed to assure proper operation of the MOS register. In short:

$$t_{r(MAX)} = t_{f(MAX)} \le 2.2 R_S C_L$$
 (7)

One last word of caution with regard to use of a damping resistor should be mentioned. The power dissipated in R_S can approach $(V^+ - V^-)^2 f C_L$ and accordingly the resistor wattage rating may be in excess of 1W. There are, obviously, applications where degradation of t_r and t_f by use of damping resistors cannot be tolerated. Figure 4 shows a practical circuit which will limit overshoot to a diode drop. The clamp network should physically be located in the center of the distributed load in order to minimize inductance between the clamp and registers.




FIGURE 4. Use of High Speed Clamp to Limit Clock Overshoot

Cross Talk: Voltage spikes from ϕ_1 may be transmitted to ϕ_2 (and vice versa) during the transition of ϕ_1 to MOS logic "1." The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Figure 5 illustrates the problem.




FIGURE 5, Clock Line Cross Talk

The negative going transition of ϕ_1 (to MOS logic "1") is capacitively coupled via C_M to ϕ_2 . Obviously, the larger C_M is, the larger the spike. Prior to ϕ_1 's transition, Q1 is "OFF" since only μA are drawn from the device.

The DS0056 connected as shown in *Figure 6* will minimize the effect of cross talk. The external resistors to the higher power supply pull the base of a Q1 up to a higher level and forward bias the collector base junction of Q1. In this bias condition the output impedance of the DS0056 is very low and will reduce the amplitude of the spikes.




FIGURE 6. Use of DS0056 to Minimize Clock Line Cross Talk

Input Capacitive Coupling

Generally, MOS shift registers are powered from +5V and -12V supplies. A level shift from the TTL levels (+5V) to MOS levels (-12V) is therefore required. The level shift could be made utilizing a PNP transistor or zener diode. The disadvantage to dc level shifting is the increased power dissipation and propagation delay in the level shifting device. Both the DS0025, DS0026 and DS0056 utilize input capacitors when level shifting from

TTL to negative MOS capacitors. Not only do the capacitors perform the level shift function without inherent delay and power dissipation, but as will be shown later, the capacitors also enhance the performance of these circuits.

CONCLUSION

The practical aspects of driving MOS memories with low cost clock drivers has been discussed in detail. When the design guide lines set forth in this paper are followed and reasonable care is taken in circuit layout, the DS0025, DS0026 and DS0056 provide superior performance for most MOS input interface applications.

REFERENĆES

- Bert Mitchell, "New MOS Clock Driver for MOS Shift Registers," National Semiconductor, AN-18, March 1969.
- John Vennard, "MOS Clock Drivers," National Semiconductor, MB-9, December 1969.
- Dale Mrazek, "MOS Delay Lines," National Semiconductor, AN-25, April 1969.
- Dale Mrazek, "MOS Clock Savers," National Semiconductor, MB-5.
- Dale Mrazek, "Silicon Disc's Challenge Magnetic Disc Memories," EDN/EEE Magazine, Sept. 1971.
- Richard Percival, "Dynamic MOS Shift Registers Can Also Simulate Stack and Silo Memories," Electronics Magazine, November 8, 1971.
- Bapat and Mrazek, "Dynamic MOS Random Access Memory System Considerations," National Semiconductor, AN-50, August 1971.
- Don Femling, "Using the MM5704 Keyboard Interface in Keyboard Systems," National Semiconductor, AN-52.

APPENDIX I

DS0025 Circuit Operation

The schematic diagram of the DS0025 is shown in Figure Al-1. With the TTL driver in the logic "0" state Q1 is "OFF" and Q2 is "ON" and the output is at approximately one V_{BE} below the V^{\dagger} supply.




FIGURE AI-1. DS0026 Schematic (One-Half Circuit)

When the output of the TTL driver goes high, current is supplied to the base of Q1, through $C_{\rm IN}$, turning it "ON." As the collector of Q1 goes negative, Q2 turns "OFF." Diode CR2 assures turn-on of Q1 prior to Q2's turn-off minimizing current spiking on the V⁺ line, as well as providing a low impedance path around Q2's base emitter junction.

The negative voltage transition (to MOS logic "1") will be quite linear since the capacitive load will force Q1 into its linear region until the load is discharged and Q1 saturates. Turn-off begins when the input current decays to zero or the output of the TTL driver goes low. Q1 turns "OFF" and Q2 turns "ON" charging the load to within a $V_{\rm BE}$ of the V † supply.

Rise Time Considerations

The logic rise time (voltage fall) of the DS0025 is primarily a function of the ac load, $C_{\rm L}$, the available input current and total voltage swing. As shown in Figure Al-2,




FIGURE A1-2, Rise Time Model for the DS0025

the input current must charge the Miller capacitance of Q1, C_{TC} , as well as supply sufficient base drive to Q1 to discharge C_L rapidly. By inspection:

$$I_{1N} = I_{M} + I_{B} + I_{R1}$$
 (A1-1)

$$I_{IN} \cong I_M + I_B$$
, for $I_M >> I_{R1} \& I_B >> I_{R1}$

$$I_{B} = I_{IN} - C_{TC} \frac{\Delta V}{\Delta t}$$
 (AI-2)

If the current through R2 is ignored,

$$I_C = I_B h_{FEO1} = I_L + I_M \tag{AI-3}$$

where:

$$I_{L} = C_{L} \frac{\Delta V}{\Delta t}$$

Combining equations Al-1, Al-2, Al-3 yields:

17

$$\frac{\Delta V}{\Delta t} \left[C_L + C_{TC} \left(h_{FEQ1} + 1 \right) \right] = h_{FEQ1} I_{IN}$$
 (AI-4)

or

$$t_r \cong \frac{\left[C_L + (h_{FEQ1} + 1)C_{TC}\right] \Delta V}{h_{FEQ1} I_{IN}}$$
 (AI-5)

Equation (AI-5) may be used to predict t_r as a function of C_L and ΔV . Values for C_{TC} and h_{FE} are 10 pF and 25 respectively. For example, if a DM7440 with peak output current of 50 mA were used to drive a DS0025 loaded with 1000 pF, rise times of:

or 21 ns may be expected for $V^+ = 5.0V$, $V^- = -12V$, Figure AI-3 gives rise time for various values of C_L .




FIGURE AI-3. Rise Time vs CL for the DS0025

Fall Time Considerations

The MOS logic fall time (voltage rise) of the DS0025 is dictated by the load, C_L , and the output capacitance of Q1. The fall time equivalent circuit of DS0025 may be approximated with the circuit of Figure Al-4. In actual




FIGURE AI-4. Fall Time Equivalent Circuit

practice, the base drive to Q2 drops as the output voltage rises toward V^+ . A rounding of the waveform occurs as the output voltage reaches to within a volt of V^+ . The result is that equation (AI-7) predicts conservative values of t_f for the output voltage at the beginning of the

voltage rise and optimistic values at the end. Figure AI-5 shows $t_{\rm f}$ as function of $C_{\rm L}$.




FIGURE AI-5. DS0025 Fall Time vs CI

Assuming h_{FE2} is a constant of the total transition:

$$\frac{\Delta V}{\Delta t} = \left(\frac{V^+ - V^-}{2R2}\right) \tag{AI-6}$$

or

$$t_f \cong 2R2 \left(C_{TCQ1} + \frac{C_L}{h_{FEQ+1}}\right)$$
 (AI-7)

DS0025 Input Drive Requirements

Since the DS0025 is generally capacitively coupled at the input, the device is sensitive to current not input voltage. The current required by the input is in the 50–60 mA region. It is therefore a good idea to drive the DS0025 from TTL line drivers, such as the DM7440 or DM8830. It is possible to drive the DS0025 from standard 54/74 series gates or flip-flops but t_{ON} and t_r will be somewhat degraded.

Input Capacitor Selection

The DS0025 may be operated in either the logically controlled mode (pulse width out \cong pulse width in) or $C_{\rm IN}$ may be used to set the output pulse width. In the latter mode a long pulse is supplied to the DS0025.




FIGURE AI-6. DS0025 Input Current Waveform

The input current is of the general shape as shown in Figure Al-6. I_{MAX} is the peak current delivered by the TTL driver into a short circuit (typically 50–60 mA). Q1 will begin to turn-off when I_{IN} decays below $V_{BE}/R1$ or about 2.5 mA. In general:

$$I_{IN} = I_{MAX} e^{-t/RO} C_{IN}$$
 (A1-8)

where:

R0 = Output impedance of the TTL driver

C_{IN} = Input coupling capacitor

Substituting $I_{IN} = I_{MIN} = \frac{V_{BE}}{R1}$ and solving for t_1 yields:

$$t_1 = ROC_{IN} In \frac{I_{MAX}}{I_{MIN}}$$
 (AI-9)

The total pulse width must include rise and fall time considerations. Therefore, the total expression for pulse width becomes:

$$t_{PW} \cong \frac{t_r + t_f}{2} + t_1$$

$$= \frac{t_r + t_f}{2} + ROC_{IN} \ln \frac{I_{MAX}}{I_{MIN}}$$
 (AI-10)




FIGURE AI-7. Output PW Controlled by CIN




FIGURE AI-9. DC Coupled Clock Driver Using DS0034

The logic "1" output impedance of the DM7440 is approximately 65 Ω and the peak current (I_{MAX}) is about 50 mA. The pulse width for C_{IN} = 2,200 pF is:

$$t_{PW} \cong \frac{25 \text{ ns} + 150 \text{ ns}}{2} + (65\Omega)(2200 \text{ pF}) \text{ In}$$

$$\frac{50 \text{ mA}}{2.5 \text{ mA}} = 517 \text{ ns}$$

A plot of pulse width for various types of drivers is shown in Figure Al-7. For applications in which the output pulse width is logically controlled, $C_{\rm IN}$ should be chosen 2 to 3 times larger than the maximum pulse width dictated by equation (Al-10).

DC Coupled Operation

The DS0025 may be direct-coupled in applications when level shifting to a positive value only. For example, the MM1103 RAM typically operates between ground and +20V. The DS0025 is shown in *Figure A1-8* driving the addres or precharge line in the logically controlled mode.

If DC operation to a negative level is desired, a level translator such as the DS7800 or DS0034 may be employed as shown in *Figure AI-9*. Finally, the level shift may be accomplished using PNP transistors are shown in *Figure AI-10*.




FIGURE AI-8. DC Coupled DS0025 Driving 1103 RAM




FIGURE AI-10. Transistor Coupled DS0025 Clock Driver

APPENDIX II

DS0026 Circuit Operation

The schematic of the DS0026 is shown in *Figure AII-1*. The device is typically ac coupled on the input and responds to input current as does the DS0025. Internal current gain allows the device to be driven by standard TTL gates and flip-flops.

With the TTL input in the low state Q1, Q2, Q5, Q6 and Q7 are "OFF" allowing Q3 and Q4 to come "ON." R6 assures that the output will pull up to within a V_{BE} of V^{\dagger} volts. When the TTL input starts toward logic "1," current is supplied via C_{1N} to the bases of Q1 and Q2 turning them "ON." Simultaneously, Q3 and Q4 are snapped "OFF." As the input voltage rises (to about 1.2V), Q5 and Q6 turn-on. Multiple emitter transistor Q5 provides additional base drive to Q1 and Q2 assuring their complete and rapid turn-on. Since Q3 and Q4 were rapidly turned "OFF" minimal power supply current spiking will occur when Q7 comes "ON."




FIGURE AII-1, DS0025 Schematic (One-Half Circuit)

Q6 now provides sufficient base drive to Q7 to turn it "ON." The load capacitance is then rapidly discharged toward V⁻. Diode D4 affords a low impedance path to Q6's collector which provides additional drive to the load through current gain of Q7. Diodes D1 and D2 prevent avalanching Q3's and Q4's base-emitter junction as the collectors of Q1 and Q2 go negative. The output of the DS0026 continues negative stopping about 0.5V more positive than V⁻.

When the TTL input returns to logic "0," the input voltage to the DS0026 goes negative by an amount proportional to the charge on $C_{\rm IN}$. Transistors Q8 and Q9 turn-on, pulling stored base charge out of Q7 and Q2 assuring their rapid turn-off. With Q1, Q2, Q6 and Q7 "OFF," Darlington connected Q3 and Q4 turn-on and rapidly charge the load to within a $V_{\rm BE}$ of V^{\dagger} .

Rise Time Considerations

Predicting the MOS logic rise time (voltage fall) of the DS0026 is considerably involved, but a reasonable approximation may be made by utilizing equation (AI-5), which reduces to:

$$t_r \cong [C_1 + 250 \times 10^{-12}] \Delta V$$
 (AII-1)

For $C_L = 1000 \text{ pF}$, $V^+ = 5.0V$, $V^- = -12V$, $t_r \cong 21 \text{ ns}$. Figure AII-2 shows DS0026 rise times vs C_L .




FIGURE All-2. Rise Time vs Load Capacitance

Fall Time Considerations

The MOS logic fall time of the DS0026 is determined primarily by the capacitance Miller capacitance of Q5 and Q1 and R5. The fall time may be predicted by:

$$\begin{split} t_f &\cong (2.2)(\text{R5}) \ \left(C_S + \frac{C_L}{h_{\text{FE}}^2}\right) \\ &\cong (4.4 \times 10^3) \ \left(C_S + \frac{C_L}{h_{\text{EE}}^2}\right) \end{split} \tag{AII-2}$$

where

 C_S = Capacitance to ground seen at the base of Q3 = 2 pF h_{FE}^2 = $(h_{FEO3} + 1)$ $(h_{FEO4} + 1)$

For the values given and $C_L=1000~pF$, $t_f\cong 17.5~ns$. Figure AII-3 gives t_f for various values of C_L .




FIGURE All-3, Fall Time vs Load Capacitance

DS0026 Input Drive Requirements

The DS0026 was designed to be driven by standard 54/74 elements. The device's input characteristics are shown in Figure AII-4. There is breakpoint at V $_{\rm IN}\cong 0.6 \rm V$ which corresponds to turn-on of Q1 and Q2. The input current then rises with a slope of about 600Ω (R2 || R3) until a second breakpoint at approximately 1.2V is encountered, corresponding to the turn-on of Q5 and Q6. The slope at this point is about 150Ω (R1 || R2 || R3 || R4).




FIGURE All-4. Input Current vs Input Voltage

The current demanded by the input is in the 5–10 mA region. A standard 54/74 gate can source currents in excess of 20 mA into 1.2V. Obviously, the minimum "1" output voltage of 2.5V under these conditions cannot be maintained. This means that a 54/74 element must be dedicated to driving 1/2 of a DS0026. As far as the DS0026 is concerned, the current is the determining turn-on mechanism not the voltage output level of the 54/74 gate.

Input Capacitor Selection

A major difference between the DS0025 and DS0026 is that the DS0026 requires that the output pulse width be logically controlled. In short, the input pulse width \cong output pulse width. Selection of C_{IN} boils down to choosing a capacitor small enough to assure the capacitor takes on nearly full charge, but large enough so that the input current does not drop below a minimum level to keep the DS0026 "ON." As before:

$$t_1 = ROC_{IN} In \frac{I_{MAX}}{I_{MIN}}$$
 (AII-3)

01

$$C_{IN} = \frac{t_1}{R0 \ln \frac{I_{MAX}}{I_{MIN}}}$$
(AII-4)

In this case R0 equals the sum of the TTL gate output impedance plus the input impedance of the DS0026 (about 150 Ω). I_{MIN} from *Figure AII-5* is about 1 mA. A standard 54/74 series gate has a high state output impedance of about 150 Ω in the logic "1" state and an output (short circuit) current of about 20 mA into 1.2V. For an output pulse width of 500 ns,

$$C_{IN} = \frac{500 \times 10^{-9}}{(150\Omega + 150\Omega) \ln \frac{20 \text{ mA}}{1 \text{ mA}}} = 560 \text{ pF}$$




FIGURE AII-5. Logical "1" Output Voltage vs Source Current

In actual practice it's a good idea to use values of about twice those predicted by equation (AII-4) in order to account for manufacturing tolerances in the gate, DS0026 and temperature variations.

A plot of optimum value for C_{1N} vs desired output pulse width is shown in *Figure AII-6*.




FIGURE All-6, Suggested Input Capacitance vs Output Pulse Width

DC Coupled Applications

The DS0026 may be applied in direct coupled applications. *Figure All-7* shows the device driving address or pre-charge lines on an MM1103 RAM.




FIGURE AII-7. DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)

For applications requiring a dc level shift, the circuit of Figure AII-8 or AII-9 are recommended.




FIGURE All-8. Transistor Coupled MOS Clock Driver




FIGURE All-9, DC Coupled MOS Clock Driver

APPENDIX III

MOS Interface Circuits

MOS Clock Drivers

MH0007	Direct coupled, single phase, TTL compatible clock driver.				
MH0009.	Two phase, direct or ac coupled clock driver.				
MH0012	10 MHz, single phase direct coupled clock driver.				
MH0013	Two phase, ac coupled clock driver.				
DS0025	Low cost, two phase clock driver.				
DS0026	Low cost, two phase, high speed clock driver.				
DS1671	Dual bootstrapped MOS driver.				
DS1672	Dual TTL bootstrapped MOS driver.				

DS1673	Quad decoded MOS clock driver.			
DS1674	Quad MOS clock driver.			
DS75361	Dual TTL-to-MOS driver.			
DS75365	Quad TTL-to-MOS driver.			

MOS Oscillator/Clock Drivers

Complete two phase clock system DS7803/DS7807, DS7813/DS7817 for MOS microprocessors and calculators.

MOS RAM Memory Address and Precharge Drivers

DS0025 Dual address and precharge driver. Dual high speed address and pre-DS0026 charge driver.

TTL to MOS Interface

DH0034 Dual high speed TTL to negative level converter. Dual TTL to negative level con-DS7800 DM7810/DM7812/ Open collector TTL to positive high level MOS converter gates. DM7819 DM78L12 Active pull-up TTL to positive high level MOS converter gates. DS1640/DS1670 Quad MOS TRI-SHARETM driver. Hex TRI-STATE® MOS driver. DS1645/DS1675 6-bit TRI-STATE MOS driver re-DS1646/DS1676 fresh counter. DS1647/DS1677 Quad TRI-STATE MOS driver I/O register. TRI-STATE MOS driver multi-DS1648/DS1678 plexer. DS1649/DS1679 Hex TRI-STATE MOS driver. DS16149/DS16179 Hex TRI-STATE MOS driver.

MOS to TTL Converters and Sense Amps

DS7802, DS7806* Dual sense amp for MM5262 2k MOS RAM memory. DS165 Series* Hex sense amp MOS to TTL. DS163, DS75107, Dual sense amp for MM1103 1k DS75207* MOS RAM memory.

Voltage Regulators for MOS Systems

Positive regulators. LM109, LM140 Series LM120 Series Negative regulators. LM125 Series* Dual +/- regulators.

*To be announced

Specifying A/D and D/A Converters

National Semiconductor Application Note 156 Jim Sherwin



The specification or selection of analog-to-digital (A/D) or digital-to-analog (D/A) converters can be a chancey thing unless the specifications are understood by the person making the selection. Of course, you know you want an accurate converter of specific resolution; but how do you insure that you get what you want? For example, 12 switches, 12 arbitrarily valued resistors, and a reference will produce a 12-bit DAC exhibiting 12 quantum steps of output voltage. In all probability, the user wants something better than the expected performance of such a DAC. Specifying a 12-bit DAC or an ADC must be made with a full understanding of accuracy, linearity, differential linearity, monotonicity, scale, gain, offset, and hysteresis errors.

This note explains the meanings of and the relationships between the various specifications encountered in A/D and D/A converter descriptions. It is intended that the meanings be presented in the simplest and clearest practical terms. Included are transfer curves showing the several types of errors discussed. Timing and control signals and several binary codes are described as they relate to A/D and D/A converters.

MEANING OF PERFORMANCE SPECS

Resolution describes the smallest standard incremental change in output voltage of a DAC or the amount of input voltage change required to increment the output of an ADC between one code change and the next adjacent code change. A converter with n switches can resolve 1 part in 2ⁿ. The least significant increment is then 2⁻ⁿ, or one least significant bit (LSB). In contrast, the most significant bit (MSB) carries a weight of 2-1. Resolution applies to DACs and ADCs, and may be expressed in percent of full scale or in binary bits. For example, an ADC with 12-bit resolution could resolve 1 part in 212 (1 part in 4096) or 0.0245% of full scale. A converter with 10V full scale could resolve a 2.45mV input change. Likewise, a 12-bit DAC would exhibit an output voltage change of 0.0245% of full scale when the binary input code is incremented one binary bit (1 LSB). Resolution is a design parameter rather than a performance specification; it says nothing about accuracy or linearity. Accuracy is sometimes considered to be a non-specific term when applied to D/A or A/D converters. A linearity spec is generally considered as more descriptive. An accuracy specification describes the worst case deviation of the DAC output voltage from a straight line drawn between zero and full scale; it includes all errors. A 12-bit DAC could not have a conversion accuracy better than ±½ LSB or ±1 part in 2¹²⁺¹ (±0.0122% of full scale due to finite resolution). This would be the case in figure 1 if there were no errors. Actually, ±0.0122% FS represents a deviation from 100% accuracy; therefore accuracy should be specified as 99.9878%. However, convention would dictate 0.0122% as being an accuracy spec rather than an inaccuracy (tolerance or error) spec.

Accuracy as applied to an ADC would describe the difference between the actual input voltage and the full-scale weighted equivalent of the binary output code; included are quantizing and all other errors. If a 12-bit ADC is stated to be ± 1 LSB accurate, this is equivalent to $\pm 0.0245\%$ or twice the minimum possible quantizing error of 0.0122%. An accuracy spec describes the maximum sum of all errors including quantizing error, but is rarely provided on data sheets as the several errors are listed separately.





FIGURE 1. Linear DAC Transfer Curve Showing Minimum Resolution Error and Best Possible Accuracy

Quantizing Error is the maximum deviation from a straight line transfer function of a perfect ADC. As, by its very nature, an ADC quantizes the analog input into a finite number of output codes, only an infinite resolution ADC would exhibit zero quantizing error. A perfect ADC, suitably offset ½ LSB at zero scale as shown in figure 2, exhibits only $\pm \%$ LSB maximum output error. If not offset, the error will be $\mp \delta$ LSB as shown in figure 3. For example, a perfect 12-bit ADC will show a $\pm \%$ LSB error of $\pm 0.0122\%$ while the quantizing error of an 8-bit ADC is $\pm \%$ part in 2^8 or $\pm 0.195\%$ of full scale. Quantizing error is not strictly applicable to a DAC; the equivalent effect is more properly a resolution error.






FIGURE 3. ADC Transfer Curve, No Offset

Scale Error (full scale error) is the departure from design output voltage of a DAC for a given input code, usually full-scale code. (See figure 4.) In an ADC it is the departure of actual input voltage from design input voltage for a full-scale output code. Scale errors can be caused by errors in reference voltage, ladder resistor values, or amplifier gain, et. al. (See Temperature Coefficient.) Scale errors may be corrected by adjusting output amplifier gain or reference voltage. If the transfer curve resembles that of figure 7, a scale adjustment at ¾ scale could improve the overall ± accuracy compared to an adjustment at full scale.




FIGURE 4. Linear, 1 LSB Scale Error

Gain Error is essentially the same as scale error for an ADC. In the case of a DAC with current and voltage mode outputs, the current output could be to scale while the voltage output could exhibit a gain error. The amplifier feedback resistors would be trimmed to correct the gain error.

Offset Error (zero error) is the output voltage of a DAC with zero code input, or it is the required mean value of input voltage of an ADC to set zero code out. (See figure 5.) Offset error is usually caused by amplifier or comparator input offset voltage or current; it can usually be trimmed to zero with an offset zero adjust potentiometer external to the DAC or ADC. Offset error may be expressed in % FS or in fractional LSB.




FIGURE 2. ADC Transfer Curve, 1/2 LSB Offset at Zero

Hysteresis Error in an ADC causes the voltage at which a code transition occurs to be dependent upon the direction from which the transition is approached. This is usually caused by hysteresis in the comparator inside an ADC. Excessive hysteresis may be reduced by design; however, some slight hysteresis is inevitable and may be objectionable in converters if hysteresis approaches ½ LSB.

Linearity, or, more accurately, non-linearity specifications describe the departure from a linear transfer curve for either an ADC or a DAC. Linearity error does not include quantizing, zero, or scale errors. Thus, a specification of $\pm 1/2$ LSB linearity implies error in addition to the inherent $\pm 1/2$ LSB quantizing or resolution error. In reference to figure 2, showing no errors other than quantizing error, a linearity error allows for one or more of the steps being greater or less than the ideal shown.

Figure 6 shows a 3-bit DAC transfer curve with no more than ±½ LSB non-linearity, yet one step shown is of zero amplitude. This is within the specification, as the maximum deviation from the ideal straight line is ±1 LSB (1/2 LSB resolution error plus 1/2 LSB non-linearity). With any linearity error, there is a differential non-linearity (see below). A ±1/2 LSB linearity spec guarantees monotonicity (see below) and ≤ ±1 LSB differential nonlinearity (see below). In the example of figure 6, the code transition from 100 to 101 is the worst possible non-linearity, being the transition from 1 LSB high at code 100 to 1 LSB low at 110. Any fractional nonlinearity beyond ±1/2 LSB will allow for a non-monotonic transfer curve. Figure 7 shows a typical non-linear curve; non-linearity is 11/4 LSB yet the curve is smooth and monotonic.




FIGURE 6. ±½ LSB Non-Linearity (Implies 1 LSB Possible Error), 1 LSB Differential Non-Linearity (Implies Monotonicity)




FIGURE 7. 1% LSB Non-Linear, 1/2 LSB Differential Non-Linearity

Linearity specs refer to either ADCs or to DACs, and do not include quantizing, gain, offset, or scale errors. Linearity errors are of prime importance along with differential linearity in either ADC or DAC specs, as all other errors (except quantizing, and temperature and long-term drifts) may be adjusted to zero. Linearity errors may be expressed in % FS or fractional LSB.

Differential Non-Linearity indicates the difference between actual analog voltage change and the ideal (1 LSB) voltage change at any code change of a DAC. For example, a DAC with a 1.5 LSB step at a code change would be said to exhibit ½ LSB differential nonlinearity (see figures 6 and 7). Differential non-linearity may be expressed in fractional bits or in % FS.

Differential linearity specs are just as important as linearity specs because the apparent quality of a converter curve can be significantly affected by differential nonlinearity even though the linearity spec is good. Figure 6 shows a curve with a ±1/2 LSB linearity and ±1 LSB differential non-linearity while figure 7 shows a curve with +11/4 LSB linearity and ±1/2 LSB differential nonlinearity. In many user applications, the curve of figure 7 would be preferred over that of figure 6 because the curve is smoother. The differential non-linearity spec describes the smoothness of a curve; therefore it is of great importance to the user. A gross example of differential non-linearity is shown in figure 8 where the linearity spec is ±1 LSB and the differential linearity spec is ±2 LSB. The effect is to allow a transfer curve with grossly degraded resolution; the normal 8-step curve is reduced to 3 steps in figure 8. Similarly, a 16-step curve (4-bit converter) with only 2 LSB differential nonlinearity could be reduced to 6 steps (a 2.6-bit converter?). The real message is, "Beware of the specs." Do not ignore or omit differential linearity characteristics on a converter unless the linearity spec is tight enough to guarantee the desired differential linearity. As this characteristic is impractical to measure on a production basis, it is rarely, if ever, specified, and linearity is the primary specified parameter. Differential non-linearity can always be as much as twice the non-linearity, but no more.




FIGURE 8. ±1 LSB Linear, ±2 LSB Differential Non-Linear

Monotonicity. A monotonic curve has no change in sign of the slope; thus all incremental elements of a monotonically increasing curve will have positive or zero, but never negative slope. The converse is true for decreasing curves. The transfer curve of a monotonic DAC will contain steps of only positive or zero height, and no negative steps. Thus a smooth line connecting all output voltage points will contain no peaks or dips. The transfer function of a monotonic ADC will provide no decreasing output code for increasing input voltage.

Figure 9 shows a non-monotonic DAC transfer curve. For the curve to be non-monotonic, the linearity error must exceed ±½ LSB no matter by how little. The greater the linearity error, the more significant the negative step might be. A non-monotonic curve may not be a special disadvantage in some systems; however, it is a disaster in closed-loop servo systems of any type (including a DAC-controlled ADC). A ±½ LSB maximum linearity spec on an n-bit converter guarantees monotonicity to n bits. A converter exhibiting more than ±½ LSB non-linearity may be monotonic, but is not necessarily monotonic. For example, a 12-bit DAC with ±½ bit linearity to 10 bits (not ±½ LSB) will be monotonic at 10 bits but may or may not be monotonic at 12 bits unless tested and guaranteed to be 12-bit monotonic.





FIGURE 9. Non-Monotonic (Must be > ±1/2 LSB Non-Linear)

Settling Time is the elapsed time after a code transition for DAC output to reach final value within specified limits, usually ±1/2 LSB. (See also Conversion Rate below.) Settling time is often listed along with a slew rate specification; if so, it may not include slew time. If no slew rate spec is included, the settling time spec must be expected to include slew time. Settling time is usually summed with slew time to obtain total elapsed time for the output to settle to final value. Figure 10 delineates that part of the total elapsed time which is considered to be slew and that part which is settling time. It is apparent from this figure that the total time is greater for a major than for a minor code change due to amplifier slew limitations, but settling time may also be different depending upon amplifier overload recovery characteristics.

Slew Rate is an inherent limitation of the output amplifier in a DAC which limits the rate of change of output voltage after code transitions. Slew rate is usually anywhere from 0.2 to several hundred volts/µs. Delay in reaching final value of DAC output voltage is the sum of slew time and settling time as shown in figure 10.

Overshoot and Glitches occur whenever a code transition occurs in a DAC. There are two causes. The current output of a DAC contains switching glitches due to possible asynchronous switching of the bit currents (expected to be worst at half-scale transition when all



(a) Full-Scale Step

	10 m	V	D	IV		CO	NTI	ROL	LOC	ic
			_							
_		ŀ	_			DΑ	C O	UTP	UT	
		l	Ц							L
L	-•	-	Ш	-	Si	TTI	INC	TI	ME	
		L	V	_						
_			V							L
			ı			1,	rs/D	įv		

(b) 1 LSB Step

FIGURE 10. DAC Slew and Settling Time

bits are switched). These glitches are normally of extremely short duration but could be of ½ scale amplitude. The current switching glitches are generally somewhat attenuated at the voltage output of the DAC because the output amplifier is unable to slew at a very high rate; they are, however, partially coupled around the amplifier via the amplifier feedback network and seen at the output. The output amplifier introduces overshoot and some non-critically damped ringing which may be minimized but not entirely eliminated except at the expense of slew rate and settling time.

Temperature Coefficient of the various components of a DAC or ADC can produce or increase any of the several errors as the operating temperature varies. Zero scale offset error can change due to the TC of the amplifier and comparator input offset voltages and currents. Scale error can occur due to shifts in the reference, changes in ladder resistance or non-compensating RC product shifts in dual-slope ADCs, changes in beta or reference current in current switches, changes in amplifier bias current, or drift in amplifier gain-set resistors. Linearity and monotonicity of the DAC can be affected by differential temperature drifts of the ladder resistors and switches. Overshoot, settling time, and slew rate can be affected by temperature due to internal change in amplifier gain and bandwidth. In short, every specification except resolution and quantizing error can be affected by temperature changes.

Long-Term Drift, due mainly to resistor and semiconductor aging can affect all those characteristics which temperature change can affect. Characteristics most commonly affected are linearity, monotonicity, scale, and offset. Scale change due to reference aging is usually the most important change.

Supply Rejection relates to the ability of a DAC or ADC to maintain scale, offset, TC, slew rate, and linearity when the supply voltage is varied. The reference must, of course, remain constant unless considering a multiplying DAC. Most affected are current sources (affecting linearity and scale) and amplifiers or comparators (affecting offset and slew rate). Supply rejection is usually specified only as a % FS change at or near full scale at 25°C.

Conversion Rate is the speed at which an ADC or DAC can make repetitive data conversions. It is affected by propagation delay in counting circuits, ladder switches and comparators; ladder RC and amplifier settling times; amplifier and comparator slew rates; and integrating time of dual-slope converters. Conversion rate is specified as a number of conversions per second, or conversion time is specified as a number of microseconds to complete one conversion (including the effects of settling time). Sometimes, conversion rate is specified for less than full resolution, thus showing a misleading (high) rate.

Clock Rate is the minimum or maximum pulse rate at which ADC counters may be driven. There is a fixed relationship between the minimum conversion rate and the clock rate depending upon the converter accuracy and type. All-factors which affect conversion rate of an ADC limit the clock rate.

Input Impedance of an ADC describes the load placed on the analog source.

Output Drive Capability describes the digital load driving capability of an ADC or the analog load driving capacity of a DAC; it is usually given as a current level or a voltage output into a given load.

CODES

Several types of DAC input or ADC output codes are in common use. Each has its advantages depending upon the system interfacing the converter. Most codes are binary in form; each is described and compared below.

Natural Binary (or simply Binary) is the usual 2^n code with 2, 4, 8, 16, ..., 2^n progression. An input or output high or "1" is considered a signal, whereas a "0" is considered an absence of signal. This is a positive true binary signal. Zero scale is then all "zeros" while full scale is all "ones."


Complementary Binary (or Inverted Binary) is the negative true binary system. It is identical to the binary code except that all binary bits are inverted. Thus, zero scale is all "ones" while full scale is all "zeros."

Binary Coded Decimal (BCD) is the representation of decimal numbers in binary form. It is useful in ADC systems intended to drive decimal displays. Its advantage over decimal is that only 4 lines are needed to represent 10 digits. The disadvantage of coding DACs or ADCs in BCD is that a full 4 bits could represent 16 digits while only 10 are represented in BCD. The full-scale resolution of a BCD coded system is less than that of a binary


coded system. For example, a 12-bit BCD system has a resolution of only 1 part in 1000 compared to 1 part in 4096 for a binary system. This represents a loss in resolution of over 4:1.

Offset Binary is a natural binary code except that it is offset (usually ½ scale) in order to represent negative and positive values. Maximum negative scale is represented to be all "zeros" while maximum positive scale is represented as all "ones." Zero scale (actually center scale) is then represented as a leading "one" and all remaining "zeros." The comparison with binary is shown in figure 11.

Twos Complement Binary is an alternate and more widely used code to represent negative values. With this code, zero and positive values are represented as in natural binary while all negative values are represented in a twos complement form. That is, the twos complement of a number represents a negative value so that interface to a computer or microprocessor is simplified. The twos complement is formed by complementing each bit and then adding a 1; any overflow is neglected. The decimal number -8 is represented in twos complement as follows: start with binary code of decimal 8 (off scale for ± representation in 4 bits so not a valid code in the ± scale of 4 bits) which is 1000; complement it to 0111; add 0001 to get 1000. The comparison with offset binary is shown in figure 11. Note that the offset binary representation of the ± scale differs from the twos complement representation only in that the MSB is complemented. The conversion from offset binary to twos complement only requires that the MSB be inverted.



(a) Zero to + Full-Scale



(b) ± Full-Scale

FIGURE 11. ADC Codes

17

Sign Plus Magnitude coding contains polarity information in the MSB (MSB = 1 indicates a negative sign); all other bits represent magnitude only. This code is compared to offset binary and twos complement in figure 11. Note that one code is used up in providing a double code for zero. Sign plus magnitude code is used in certain instrument and audio systems; its advantage is that only one bit need be changed for small scale changes in the vicinity of zero, and plus and minus scales are symmetrical. A DVM might be an example of its use.

CONTROL

Each ADC must accept and/or provide digital control signals telling it and/or the external system what to do and when to do it. Control signals should be compatible with one or more types of logic in common use. Control signal timing must be such that the converter or connected system will accept the signals. Common control signals are listed below.

Start Conversion (SC) is a digital signal to an ADC which initiates a single conversion cycle. Typically, an SC signal must be present at the fall (or rise) of the clock waveform to initiate the cycle. A DAC needs no SC signal; however, such could be provided to gate digital inputs to a DAC.

End of Conversion (EOC) is a digital signal from an ADC which informs the external system that the digital output

data is valid. Typically, an EOC output can be connected to an SC input to cause the ADC to operate in continuous conversion mode. In non-continuous conversion systems, the SC signal is a command from the system to the ADC. A DAC does not supply an EOC signal.

Clock signals are required or must be generated within an ADC to control counting or successive approximation registers. The clock controls the conversion speed within the limitations of the ADC. DACs do not require clock signals.

CONCLUSION

Once the user has a working knowledge of DAC or ADC characteristics and specifications, he should be able to select a converter to suit a specific system need. The likelihood of overspecification, and therefore an unecessarily high cost, is likewise reduced. The user will also be aware that specific parameters, test conditions, test circuits, and even definitions may vary from manufacturer to manufacturer. For practical production reasons, parameters may not be tested in the same manner for all converter types, even those supplied by the same manufacturer. Using information in this note, the user should, however, be able to sort out and understand those specifications (from any manufacturer) pertinent to his needs.

Data Acquisition System Interface to Computers

National Semiconductor Application Note 159 Jim Sherwin



INTRODUCTION

The need of interfacing several analog data channels to computers has not escaped the attention of the data system firms. There are presently available a number of data acquisition units (DAUs) which will directly interface 8-64 analog data channels to one or more types of computers or microcomputers, and more appear on the market almost monthly. Some of these DAUs are even constructed to plug into the mainframe of the computer for which they are designed. Nearly all of these commercially available DAUs are of more or less conventional design, operating in either a random channel address or sequential address mode. Figure 1 shows a typical functional diagram of such a random channel address DAU. Its advantages are simplicity, straightforward design, and comparatively low cost (depending upon performance and special features). In operation, the computer addresses a specific channel, the analog multiplexer (MUX) is set to the desired channel, a sample and hold (S&H) circuit acquires and holds the analog signal, an analog-to-digital converter (ADC) digitizes the signal, a ready signal is returned to the computer, and the data is presented to the data bus via TRI-STATE® bus drivers. If the data is 12-bit and the data bus is 8-bit, the data word must be broken into two bytes and addressed separately. The prime disadvantage of these DAU designs is that the computer must either enter a wait mode while data is readied or it can proceed with its assigned task, watch for a data-ready flag signal, and return for the data.

From the standpoint of microprocessor system design, it is clearly desirable to access input data as if it were main memory. It is further desirable that input data access time be equivalent to that of main memory so that the processor need not enter a wait mode while data is readied for input. One attractive method of accomplishing this is to use one A/D converter (of a type containing TRI-STATE output data latches) on each input data channel. Henceforth I shall refer to this as parallel conversion. Figure 2 shows such a system containing only an address decoder and multiple A/D converters with all outputs wired in parallel onto the data bus. Note the absence of S&H modules.

The advantages of this DAU system are the immediate data access and its simplicity. However, one's first thought on considering a parallel-conversion system might be that the cost of ADCs would exclude their consideration on a one-per-channel basis. But, although this may have been true in the past, currently available monolithic and hybrid ADCs are priced such that this system concept is entirely feasible. Furthermore, the converter price trend is definitely downward as more monolithic units are released, so the economic feasibility can only improve in the next few years, thus extending the application to an ever larger segment of the market. The ideal converter for use in the system of Figure 1 includes converter, comparator, and buffered TRI-STATE output data latches in one package. The unit would




FIGURE 1. Random-Addressed Multiplexed DAU




FIGURE 2. Parallel Data Conversion Concept

operate in the continuous convert mode with the last data remaining in the output latches until the next completed conversion shifts new data into the latches. Valid latest data is thus always available for readout on the data bus except for a brief period when the data is being updated. In contrast, a converter without buffered output latches does not hold data after a start-conversion signal and so must be operated in the command mode with a wait for data after the converter is started.

In spite of the advantages of the parallel-conversion DAU, there is (at present ADC prices) a more cost-effective way of providing the same immediate memory-access mode of operation, particularly for 12-bit data. Figure 3 shows a multiplexed DAU with self-contained memory which will interface to computer systems in the memory-access mode without a wait period.

The total package count of this system is lower than that of the parallel-conversion DAU, the cost/channel is lower, and the required space and power is lower. A disadvantage is that the accessed data may be as much as 800 µs old, compared to a possible 1-4 µs with parallel conversion. The key to the success of the system is the dedicated on-card 16x12 RAM. Neither does the system require a special ADC design with buffered output data latches. Main memory could, of course, be used instead, but then some machine time would be utilized as memory write time. This way, the latest data is always ready and waiting in the DAU (peripheral) memory, and software is considerably simplified.

Before exploring any of the three systems in more detail, it is worth considering the system limitations, the economics, and the probable market segment which could be served by the three types of DAU described.

The required data bandwidth has obvious strong effects on system cost and realization. The bandwidth of a sampled data system is limited by Shannon's sampling criterion and other practical considerations to, say,

$$f_{max} = \frac{1}{5 t_{conversion}}$$

which is $4\,\text{kHz}$ for a $50\,\mu\text{s}$ conversion cycle time. However, when no S&H module is used ahead of the

ADC, as in a parallel-conversion DAU, conversion must take place within the time it takes the input signal to change by $\pm \frac{1}{2}$ LSB or 1 part in 2^{n+1} . For sine waves, the maximum rate of change is determined as follows:

$$\frac{\Delta v}{\Delta t} = \omega v_{pk}$$

but

$$v_{\text{max}} = \frac{2 v_{\text{pk}}}{2^{n+1}}$$

therefore

$$\frac{2 v_{pk}}{2^{n+1} \Delta t} = 2 \pi f_{max} v_{pk}$$

and

$$f_{\text{max}} = \frac{2^{-(n+1)}}{\pi t_{\text{conv}}}.$$

For the same $50\mu s$ conversion time and an 8-bit accuracy requirement of $\pm 1/2$ LSB, f_{max} is 12Hz. Figure 4 compares data bandwidth of 8- to 14-bit systems with and without S&H. The economic effect of adding an S&H module ahead of each ADC in a parallel-conversion DAU is obvious (possibly doubling the cost per channel of an 8-bit system) as is the cost of significantly increasing conversion speed except by use of tracking converters (advantageous only in parallel-conversion systems).

The conventional random-addressed DAU can serve any part of the data acquisition market where the task of the computer is light enough that the system can afford to enter a wait mode at data request. This wait period can be as low as $10\text{-}20\,\mu\text{s}$ if sufficient money is available for fast S&H circuits and fast ADCs, as high-speed components are traditionally quite expensive. Lower cost systems may require a wait period of $100\text{-}200\,\mu\text{s}$ before data is available. At the expense of more complex software, the computer could remain busy during the period of data preparation, and would return for the data when it was made ready. The data bandwidth may be deter-




FIGURE 3. Multiplexed Immediate-Data-Access DAU

mined from Figure 4. Sixteen channels of 10 Hz data could be available if each channel were sampled once every 20 ms. This is a data throughput rate of 16 ch x 1/20 ms = 800 Hz. The higher cost DAUs of this type have capability of 50-100 kHz throughput rates. However, if the computer waits while data is made ready, it will be completely occupied with gathering data when the maximum throughput rate is utilized.

The parallel conversion DAU without S&H circuits is destined to operate on low-bandwidth data as indicated in Figure 4. To be economically feasible the ADCs must be of low cost. This means an 8- or 10-bit successive approximation register (SAR) or a 12-bit integrating monolithic ADC must be used. New ADC designs using tracking counters could increase data bandwidth capability over that possible with SAR counters. For purely economic reasons, then, use of parallel-conversion DAU systems will be limited to low bandwidth data - 10-30 Hz on 8-bit, 2-5Hz on 10-bit, and less than 1Hz on 12-bit systems. These bandwidth figures for 8- to 10-bit systems could be considerably improved, say by 8-10 times, if tracking converters were used in place of SAR converters. This definitely suggests that there is a need for low-cost tracking converters. Note that S&H circuits are not needed in the parallel-conversion systems.

The multiplexed DAU with memory can serve any segment of the data market. It is limited in bandwidth




FIGURE 4. Data Bandwidth vs. Conversion Time

or data throughput rate principally by the S&H and ADC operating times, its cost per channel is only slightly higher than that of the conventional DAU, and it allows the computer to operate in the most efficient manner.

A comparison of system costs must include the following for a 16-channel system.

Parallel Conversion	Random Addressed Multiplexed	Multiplexed with Memory
16 A/D Converters	1 A/D Converter	1 A/D Converter
16 Anti-Aliasing Filters	1 S&H Module	1 S&H Module
Control Circuits	1 16-Channel Multiplexer	1 16-Channel Multiplexer
Additional power for extra converters	16 Anti-Aliasing Filters	16 Anti-Aliasing Filters
Lower data bandwidth	More complex control circuits	1 16 x 12 RAM
Simple software	Longer data access time	More complex control circuits
	Possibly more complex software	High-speed data access
•		Simple Software




FIGURE 5. Conventional DAU for 8080

The future trends in DAU designs will include an increasing number of parallel-conversion DAUs, especially as cost reductions appear on monolithic ADCs with TRI-STATE output circuits (or latches). We should also start to see some tracking converters in the low-cost monolithics with TRI-STATE output data latches. Expect to see multiplexed DAUs with memory appearing in the near future. Its simplicity from a circuit and software standpoint cannot long go unnoticed.

RANDOM ADDRESSED DATA ACQUISITION UNIT

A conventional, random-addressed, 16-channel, 12-bit DAU is diagrammed in Figure 5. The analog section contains a 16-channel analog multiplexer, a sample-andhold block, and a 12-bit ADC. A more complete system might contain a differential multiplexer and/or a differential (or instrumentation) amplifier preceding the S&H block. The data output circuits are arranged to interface an 8-bit data bus as found on an 8080 or 6800 microcomputer (μ C). Since the data word is 12 bits, the μ C must accept it in two 8-bit bytes. Normally the µC would address the DAU with two consecutive address locations corresponding to a 0 and a 1 at the address LSB to load the two bytes of data. The DM8123 multiplexers are ideally suited to this use. They have TRI-STATE output circuits, and the channel-select input may be directly driven from the address LSB. If a 16-bit address bus were being interfaced, such as in the PACE μ C, the output multiplexers would be replaced with DM8097 or equivalent TRI-STATE output buffers (see Figure 11). In both instances, low-power versions of these parts, the DM81L23 and DM80L97, could be used to drive a lightly loaded data bus.

The address decoding is accomplished with a DM8161 6-bit magnitude comparator looking at the six most significant address bits. These 6 bits are compared with an address code hard wired into a DIP header which can be different for each DAU card in a system. Comparing only 6 address bits allows a possible 64 cards in a

single system and uses up to 64 pages of memory position. If this is not satisfactory, two address comparators ORed together (DM8163) could select from 12 bits of address. The magnitude comparator(s) plus the four address lines to the 16-ch MUX make up the complete address decoding. The output of the magnitude comparator(s) indicates when this DAU has been addressed, and the four address lines to the MUX select the 1-of-16 channels of this DAU.

This circuit is designed to interface the 8080 μ C. Thus, a memory read command \overline{MRDC} must be received, and an acknowledgement \overline{XACK} must be issued to indicate when data is ready. Operation is as follows: A valid address on address lines A-F causes comparator output \overline{Q} to go low. This gates the inputs of the quad D latch to accept the 1-of-16 address word from address lines 1-4. At the occurrence of \overline{MRDC} the address is clocked into the quad D latch and presented to the 16-ch MUX which selects the addressed channel. When \overline{Q} and \overline{MRDC} are both low, the output of OR gate A goes low, which enables the XACK signal buffer. If the address LSB is 0 (byte 1 of a 2-byte data request), OR gate B output goes low to trigger a one-shot.

The one-shot circuits are a simple means of timing the sample period and the converter start commands. There are other methods (see Figure 15) of accomplishing this timing without the hazards associated with one-shot circuits; however, the simplicity of this scheme lends itself to easy understanding of the timing required. The first one-shot generates a sample pulse of 5-30 µs as required for the S&H to acquire and settle to 0.01% of value. Its \overline{Q} output presets the single D latch (Q = 1). The trailing edge of this pulse returns the S&H to HOLD condition and triggers the next one-shot to generate a start conversion command of about 3 µs. When the ADC completes conversion, its CC output goes low, thus clocking a 0 into the single D latch to reset its Q output low. Both inputs to OR gate C now being low will enable the output MUX and return a low on the XACK

line indicating to the μ C that data is ready. Address LSB = 0 selects the 8 LSB of the data word for presentation to the data bus. A subsequent address with LSB = 1 selects the 8 MSB of the data word, but will not trigger the one-shot or preset the D latch because the output of OR gate B will remain high. Since the output of OR gates A and C will be low, \overline{XACK} is returned and the output MUXs are enabled to present byte 2 of the data word on the data bus. When \overline{MRDC} returns high, the output circuits are disabled. If the 6-bit comparator does not see a valid address, no action is taken by the DAU.

This represents the simplest possible DAU for interfacing to computers. The interface to the 8080 is one of the simplest. Only minor modifications are required to interface, for example, the 6800 or PACE μ Cs (see Figures 9 and 11). The only timing anomaly in the logic system shown is that when the XACK buffer is enabled there will be a 10-40ns pulse of 0 output. The computer, however, does not act on an XACK signal at this time and so will enter a wait mode until \overline{XACK} is returned later on.

The analog signal section has purposely been omitted from this discussion of interfacing to processors because its details will depend upon analog signal levels, the possible requirement for differential channels, the possible need of an instrumentation amplifier following the multiplexer, and S&H timing requirements. The analog section of the DAU may be made up of various components, depending upon the required performance and operating conditions. A pair of 8-channel multiplexers will give the flexibility of connecting as differential 8-channel or as single ended 16-channel whereas a single 16-channel MUX with space and wiring on the board for another 16-channel MUX would allow for either 32 channels or 16 differential channels. A pair of AM3705s could be used for lowest cost where analog signals are no greater than ±5V. The S&H circuit could be monolithic LF198, hybrid LH0023, LH0043 or LH0053, made up of individual discrete and integrated circuits, or it could be any of several available modules.

The ADC used in this system may be of a conventional design with speed and accuracy being the only important technical considerations. No special TRI-STATE output or output data latches are needed as the data is latched in the register until a new start conversion (SC) command is given. The ADC could be made up of an AD1200 ADC building block plus DM2504 or MM74C905 successive-approximation register, it could be an AD1210 plus LH0071 reference and appropriate MOS-TTL and TTL-MOS buffers, or it could be any one of a number of other ADCs on the market.

Total power is about 2.8 watts and cost is about \$9.50 per channel for components as indicated in Table 1. Note that output drivers are standard TTL circuits whereas low power TTL may be used for lower power dissipation where a lightly loaded data bus is to be driven.

PARALLEL-CONVERSION DATA ACQUISITION UNIT

Parallel data conversion is likely the simplest possible μC data system concept which will effect immediate access to latest input data as if it were main memory. It may be treated as main memory by the processor and is only slightly more complex than the simplified system of Figure 2. The individual ADCs in Figure 2 include TRI-STATE output for direct wire ORing on the data bus. However, to make each capable of driving a heavily loaded system bus would require significant and unnecessary power dissipation in each ADC. Accordingly, except in minimally loaded systems, a separate set of TRI-STATE TTL output data buffers would be added to Figure 2. Small differences in the address decoder and control circuits will exist, depending upon which μC system will be used.

The control circuits are exceptionally simple, being required primarily to accept the memory read command and to return a memory ready signal. The most complex part of the control circuits is that required of μC systems which accept data in two 8-bit bytes rather than in one 16-bit byte, yet even this added complexity is minimal.

Table 1. Conventional DAU Power & Cost

		PD (mW)	\$ (100s)
1	16-Channel MUX	300	19.55
1 —	S&H	500	74.50
1 —	ADC	600	40.00
2 - DM8123	Quad 2-Input MUX	800	2.56
1 — DM8161	Hex Comparator	250	2.56
1 - DM86L13	Quad D-Latch	30	1.28
1 - DM74LS221	Dual One-Shot	30	3.00
1 — DM74LS132	Quad Schmidt NAND	60	2.00
1 - DM7432	Quad OR Gate	100	.49
1 - DM74LS74	Dual D F-F	20	3.00
1 - DM8094	TRI-STATE 4 x Buffer	144	.71
		2834	150.05

\$9.38/Channel

Table 2. Microprocessor System Characteristics

	8080	PACE	6800	SC/MP
	0000	TAGE	0000	00,
Address Word Length	16-bit	16-bit data/address bus	16-bit	12- or 16-bit
Data Word Length	8-bit		8-bit	8-bit
Address & Data Polarity	All chips are 1 = true; data and address bits	· ·	bus drivers and receive	rs are used, 8080 system
Address Strobe	None	NADS = 0 to set memory address	VMA = 1	NADS = 0
•	•	latches	(concurrent with)	
Memory Read Strobe	MRDC = 0 to read	IDS = 1 to input	R/W = 1 to read	NRDS = 0 to read
	data	data	data	data
Maximum Clock Rate	2MHz	2MHz	1 MHz	1 MHz

Since μC systems differ somewhat from one another, it is worth our effort to look at the hardware and software details and the system timing requirements of several of them when considering a DAU interface. From this consideration we can establish the desired function and characteristics of the ADCs, DACs, address decoders, control components, and μC interface signals. The following exercises include interfacing parallel conversion DAUs of 8- and 12 bits to the Intel 8080, the National PACE, and the Motorola 6800 microcomputer systems. Interface to other systems such as National's SC/MP will be similar. All request, control, and answer signals are considered along with the required signal polarities and timing relationships. Table 2 summarizes the important characteristics of these three systems.

8080 Interface

The 16-channel, 8-bit parallel-conversion DAU shown in Figure 6 will interface with an 8080 μ C system without a wait period in the memory-read cycle. This system can be built with existing components for about \$10 per

channel. It is a minimal system, capable of driving only a lightly loaded data bus, as the MM5357 ADCs can drive but a single TTL load. When heavier loads must be driven, two quad TRI-STATE output buffers will be needed. The address decoding uses a 4-line to 16-line decoder which selects the addressed channel from the four least significant (LSB) of address bits. A 6-bit address comparator compares the six most significant (MSB) address bits with a code hard-wired into the codeselect-header. The comparator output gates the 4:16 decoder only if the proper memory page (1 of 64) is addressed. The comparator output, gated by the memory read command MRDC, inhibits the clock to prevent data change in the output latches during the data access period. Concurrence of the correct address and MRDC also returns a data-ready acknowledgement to the µC via the TRI-STATE output of a buffer. No other logic is required; however, inverters are necessary in the ADC enable lines due to a sense mismatch in the 4:16 decoder output and the ADC enable inputs. The system is truly as uncomplicated as indicated in Figure 2.




FIGURE 6. 16-Ch, 8-Bit Parallel-Conversion DAU for 8080




FIGURE 7. 16-Ch, 12-Bit Parallel-Conversion DAU for 8080

As 12-bit data is likely of greater interest in the market, the remainder of the discussion will consider the logic necessary to handle 12-bit data. Accordingly, Figure 7 shows a 16-channel, 12-bit parallel-conversion DAU for the 8080. No part number designation appears on the ADCs because they are hypothectical units possessing the characteristics considered desirable in this application. The converters contain the DAC switches, ladder network, comparator, up/down counter (for tracking conversion), control logic, and TRI-STATE buffered outputs. They operate continuously with the output data buffer updated at the end of each conversion. Such a converter containing CMOS logic could settle in less than 1-4 µs (after an initial but longer acquisition period) without being costly to construct, and would thus provide 12-bit accuracy to ±1/2 LSB at a data bandwidth of 10-20 Hz. A single external buffered reference could suffice for all converter channels. An external gated clock could drive all converters. Address decoding is the same as outlined for the 8-bit system. The LSB address bit is used to select byte 1 or byte 2 of the 12-bit

output data word by means of the two DM8123 quad, TRI-STATE, 2-input multiplexers. Address bits 1-4 are decoded into 1-of-16 select bits to enable the TRI-STATE output of the selected ADC. Since the 1-of-16 output select of the DM75L154A decoder is 0 true, it is desirable that the ADC enable input be 0 true. Otherwise, 16 inverters would be required. The control timing may be considered in reference to the 8080 timing requirements shown in Figure 8.

The DM8131 address comparator provides an output to gate the 4:16 decoder and to enable the DM8093 quad TRI-STATE line driver. This occurs (+30ns) only if the address is valid for this data card. If the address is valid, the 4:16 decoder accepts the address and the DM8093 is set to accept the MRDC command at inputs 5 and 6 (+250ns). The decoder output to the ADC enable lines is available (+180ns), and valid data is available from the selected ADC (+330ns). As the data card must return a data ready signal (+440ns) to prevent extending the memory access cycle, the DM8093 transmits the MRDC




FIGURE 8. Timing and Control for 8080

back out to the μC on the XACK line (+300ns) in advance of the time required. A 0 is placed on the XACK line for the duration of the MRDC command. The MRDC signal also enables the output multiplexer enable lines (+300ns) via the DM8093. This signal also interrupts the clock drive to the ADCs to prevent a change in data output during the remainder of the memory read cycle. A desirable built-in design feature of the ADC for this application might be a clock inhibit or data transfer inhibit operating from the \overline{EN} input. Valid data is present on the data bus (+460ns) at least 200ns before it is required. Valid data remains stable until the end of the MRDC command when XACK and data output lines return to their normal high-impedance states.

Data is placed on the data bus in two 8-bit bytes as controlled by the LSB address code. A 0 selects the 8 LSB data, and a 1 selects the MSB data. Two consecutive

memory addresses will then read the entire data word in two bytes. As there are only 12 data bits, zeros are placed on the remaining data lines. For 2s complement binary data coding of \pm input analog signals, the 12th bit would be inverted and extended to the remaining data lines so that signals would appear as valid data to the microprocessor.

Total address decode, control, clock, and output drive logic circuitry is contained in six DIP circuits (only one of 24 pins). To this must be added a code-select header, a reference, and 16 converters. Total power required is 4.2 watts for 16 channels of 12-bit data from ±5V analog signals of 10Hz bandwidth (see Table 3). Low Power TTL output drive capability would reduce power drain by 370mW. Total cost of parts (assuming a future price of \$25/ADC) would run to about \$26 per channel (see Table 4).

Table 3. Power Required, 16-Channel, 12-Bit

	lable 3. Power Required, 18	o-Channel, 12-Bit		
			PD (mW)	
		8080	6800	PACE
16 —	ADC		3200	
1 – LH0071	Reference		45	•
1 - DM74LS132	4 x 2-Input NAND Schmidt		60	
1 – DM74L154A	4:16 Decoder		24	
1 — DM8131	6-Bit Comparator		250	
1 — DM8093	4 x Buffer	170		
or 1 – DM8099	6 x NAND Buffer		175	
or 3 – DM8097	6 x Buffer	•		975
2 - DM8123	4 x 2-Input MUX	400	400	
or 1 - DM86L13	4 x D-Latch			30
		·		
		4199	4154	4584
	Table 4. Cost of Components, 16	G-Channel, 12-Bit		
			\$ (100s)	
		8080	6800	PACE
16 —	ADC		400.00	
1 - LH0071	Reference		5.00	
1 - DM74LS132	4 x 2-Input NAND Schmidt		2.00	
1 - DM74L154A	4:16 Decoder		2.46	
1 DM8131	6-Bit Comparator		2.56	
1 - DM8098	6 x Inverter	1.65		
or 1 - DM8099	6 x NAND Buffer		1.70	
or 3 – DM8097	6 x Buffer			5.55
2 - DM8123	4 x 2-Input MUX	2.56	2.56	
or 1 – DM86L13	4 x D-Latch			1.28
		416.23	416.28	418.85
			≈ \$26/Channel	

6800 Interface

For other μ C systems, the logic will change slightly. Figure 9 shows the logic section of the DAU of Figure 7 modified as necessary to interface with the 6800 μ C. The 6800 timing and control signals are shown in Figure 10. With the 6800, the address information, the valid memory address VMA signal, and the read/write W/R signal all come up approximately simultaneously and remain for about one clock period of 1μ s (min.). The data need not appear on the data bus until 100ns thereafter. The valid address decoding is accomplished

by ANDing the VMA and R/W signals together in a TRI-STATE 2-input AND gate. When enabled by the comparator output, this gate returns a READY signal to the μ C and enables the output multiplexers. The appropriate data byte is selected by the LSB address bit as with the 8080 system. The necessary 10 ns data hold time is provided by the ADC and output multiplexer disable delays. The remainder of the DAU is identical to that of Figure 7. Cost and power required are also similar to those of the 8080 system interface.




FIGURE 9. 16-Ch, 12-Bit Parallel-Conversion DAU for 6800




FIGURE 10. Timing and Control for 6800

PACE Interface

Figure 11 shows the logic section of the DAU of Figure 7 modified to interface with a PACE μ C. The PACE timing is shown in Figure 12. Since the PACE µC has but a single address/data bus, address latches are required for address decoding. The DM8131 address comparator contains output latches, but the DM74L154A 4:16 decoder does not, so a guad latch is inserted ahead of the 4:16 decoder. The latches all set on the rising edge of the NADS signal provided by PACE during the time that address information is on the bus, and drop out on the next NADS signal. Comparator output applied to gate the 4:16 decoder provides an enable ADC signal lasting until the falling edge of the next NADS pulse. The IDS signal ANDed with the comparator output enables the TRI-STATE output buffers and inhibits the clock. An additional MSB inverter would be needed for ± analog signals in order to provide the 2s complement code. Total address decode, control, clock, and output drive circuitry is contained in seven DIP packages, one more than required for the 8080 system interface. Total power and cost are comparable to those given for the 8080 system interface.

ADC CHARACTERISTICS

The ADC for use on a parallel-conversion DAU must contain TRI-STATE output data latches. Otherwise it may be conventional. The MM5357 was designed for direct connection to a data bus, therefore it contains the necessary output latches. At this writing there are other ADCs with the TRI-STATE output latches appearing on the market, and more can be expected. The MM5357 is nearly ideal for use in an 8-bit parallel-conversion DAU. It would be even more suitable to this use if it were a tracking converter, and the polarity of its enable input and of its data output were of opposite polarity. The data polarity is of lesser importance as the bus drivers probably needed may as well be inverting as non-inverting except for common usage. The enable polarity should match the decoder output to obviate the need for 16 inverters (3 logic packages, though of little cost). See the later discussion of ADC hardware for additional thoughts on this subject.

This parallel-conversion data system has data bandwidth limited to about 10Hz for 8-bit SAR converters, but may be increased to 150-300Hz with 8-bit tracking




FIGURE 11. 16-Ch, 12-Bit Parallel-Conversion DAU for PACE




FIGURE 12. Timing and Control for PACE

converters. 12-bit data bandwidth will be 1/16 that of the 8-bit systems. On the other hand, no S&H module is required. Data rates could be considerably increased if S&H modules were added to each channel; however, costs per channel would more than double. For use with S&H modules, SAR logic converters would be faster than tracking types, allowing data bandwidths of over 600 Hz/channel for 12-bit data.

MULTIPLEXED DATA ACQUISITION UNIT WITH MEMORY

A multiplexed data acquisition system containing memory is probably the most cost-effective way of providing an immediate data-access interface to processors. The processor may address the peripheral data-acquisition unit to obtain immediate data without entering a wait mode, just as if it were accessing main memory. Latest valid data is always present within the DAU memory which is updated at a rate determined by the channel multiplexer rate and ADC conversion speed. There is no need to write subroutines into processor software or firmware to address and request data from the peripheral, resume its assigned processing task while

watching for a flag set by the peripheral indicating that data is ready, and returning to accept data from the peripheral.

The multiplexed DAU with memory shown in Figure 3 takes care of routinely updating its memory by sequentially sampling each data channel, digitizing the channel signals, and writing data into its self-contained memory. When the DAU is interrogated, the sequential process is momentarily interrupted, the RAMs are addressed by the processor, and data is read out to the data bus. The memory can be three each DM8599 16x4-bit RAMs. These have TRI-STATE outputs, so can connect directly to the data bus. Note that the RAM inverts the data bits from the ADC. The RAMs are available in low-power TTL to drive a lightly loaded data bus, or they are available in Schottky versions for driving higher speed systems. In fact, almost the entire logic system could be realized in Schottky circuits, which should allow interfacing even the new fast bipolar μ Cs without a wait cycle.

The MUX sequencing circuits are shown in Figure 13. When the μ C is not accessing memory on the DAU, the 16 data channels are scanned in continuous sequence.





FIGURE 13. Sequencing Logic with OS




Data on each channel is sampled and held in the S&H module while the ADC converts the analog data to digital. At the completion of conversion, the digital output of the ADC is written into the RAMs before the multiplexer selects the next channel. The timing and sequencing of channels is accomplished with a 4-bit binary (÷ 16) counter and three one-shot pulse generators. Where one-shots are undesirable, an alternate approach using shift register timing could provide the same function. A valid address output from the address comparator switches the RAM address input from the ÷16 counter to the address bus input, thereby addressing the RAM to the desired channel for data readout. If the data conversion sequence is in the memory write condition, the gate applied to WE prevents switching the MUX to the address bus or returning an XACK signal until the memory has been loaded. Thereupon, the sequence is interrupted as outlined above. The interruption of the sequence lasts for about 1300 ns (8080 system) while the address is valid.

The sequential data conversion cycle is shown in the timing signals of Figure 14. The conversion-complete \overline{CC} output of the ADC triggers a one-shot to generate a 200ns memory write pulse. The trailing edge of this pulse advances the address \div 16 counter to the next channel and triggers a second one-shot to produce a $10\mu s$ sample period. At the completion of the sample period, the S&H goes into hold mode and a third one-shot generates a $3\mu s$ start conversion \overline{SC} pulse. When the DAU is in the command read mode, a 0 appears at B

trigger input to the first one-shot. If a \overline{CC} signal occurs during the time the 0 is present on the B input, the one-shot will not be triggered until the B input returns to a 1.

An alternate sequencing circuit without one-shot circuits is shown in Figure 15 with timing relationships in Figure 16. It makes use of a shift register and exclusive-OR gates to generate the gates needed to write into memory, sample and hold, and start conversion. The ADC clock is generated at twice the desired clock frequency and divided by 2 in a D flip-flop. In this manner, the minimum gate width is 1/4 of the ADC clock period (620ns in this example). The CC signal is clocked into a D flip-flop with a delay of 620 ns. The delayed output clears the shift register (SR) and is clocked into the SR after an additional 620 ns delay. An exclusive-OR of the SR input and Q1 output generates a 620 ns gate to write data into the RAMs. The trailing edge of this \overline{WE} gate clocks the \div 16 counter to advance the MUX and RAM address to the next channel. Exclusive-ORing of SR Q1 and Q7 produces an $8.75\mu s$ sample gate. (If the acquisition and settling time of the S&H is greater than 8.75 µs, additional circuit complexity is required.) Exclusive-ORing of Q7 and Q8 produces a synchronized 1.25 µs gate to start the ADC. This circuit may not be the most versatile or elegant for the purpose. For those applications with longer S&H acquisition times or other requirements, some alternate circuit may be designed if that of Figure 15 is unacceptable.



The $\mu\text{-}\text{computer}$ interfaces shown in Figures 17 and 18 are similar to that of Figure 5. The PACE interface is seen to be slightly less complex than that of Figure 17 for 8-bit data-bus machines. A single DAU card with plug-in or strap options could be built to interface any of the three μCs considered. Such a universal circuit is shown in Figure 19. This circuit also includes an option to provide binary output for unipolar analog signals or complementary binary output for \pm signals. In the case of binary output, the 13-16th data bits are set to 0. In the case of complementary binary, the sign bit is extended to the 13-16thdata bits for valid recognition by the μC .

The total dissipation is 3.5 watts and cost is \$11 per channel as shown in Table 5. Both are only slightly greater than those for the conventional DAU.

The ADC desired for this application is similar to the conventional ADC except that the ADC data output should be complementary to compensate for the data inversion within the RAMs. The AD1210 or AD1200 are thus ideal choices for an ADC in the multiplexed DAU with memory.

CONVERTER CHARACTERISTICS

Each approach to the DAU requires different characteristics of the ADC. Table 6 summarizes the requirements for each of the three DAU types. The sequential or addressed DAU types require similar ADCs. If the conventional addressed DAU must utilize bus drivers, the desired ADC characteristics are identical to those for the sequential DAU with memory. Only the parallel-conversion DAU is seen to require buffered TRI-STATE output latches.

By far the most important characteristic of an ADC for use in a parallel-conversion DAU is that it have buffered TRI-STATE output latches. It is desirable that it also have the other characteristics checked in Table 6. Items 1 and 2 are by far the most important of the desired characteristics. The need for item 1 has been discussed. TTL compatible control and data signals are desirable so that TTL-MOS and MOS-TTL interface buffers are not required between the ADC and the rest of the system. Dual output strobing makes it possible to wire-OR interface directly to an 8-bit data bus or to use only an 8-line buffer without the need for the output multi-




FIGURE 17. Address Comparator and Control for 8080 (6800)




FIGURE 18. Address Comparator & Control for PACE

17




FIGURE 19. Multiplexed Immediate-Data-Access DAU

Table 5. Power & Cost, 16-Channel, 12-Bit Sequential with Memory

		PD (mW)	\$ (100s)
1 –	16-Channel MUX	300	19.55
1 —	S&H	500	74.50
1 –	ADC	600	40.00
1 — LH0070	Reference	45	5.00
3 - DM8599	256-Bit RAM	1200	15.36
1 – DM8097	6 x Buffer	325	1.65
1 - DM8131	6-Bit Comparator	250	2.56
1 - DM81L23	4 x 2-Input MUX	20	2.00
1 - DM74LS27	3 x 3-Input NOR	17	3.00
1 - DM7402	4 x 2-Input NOR	55	.35
1 - DM74L32	4 x 2-Input OR	12	.64
1 - DM86L93	÷16 Counter	25	2.11
2 - DM74LS221	2 x One-Shot	60	6.00
1 - DM74LS132	4 x NAND Schmidt	60 ⋅	2.00
1 – DM86L13	4 x D-Latch	30	1.28
,		3500	176.00
			\$11/Channel

plexers shown in Figure 5 et. al., although a separate buffer is required in most systems. Tracking operation provides the higher speed useful in a conversion circuit without an S&H. Inhibiting data transfer to output data latches when the output is enabled prevents changing the output code while data is being read from the data bus. This function can be accomplished with an external gate, but could be convenient if handled within the ADC logic. Straight binary (not complemented) output is desired for all µC interfaces (except the 8080 when operating with Intel system bus drivers and receivers). As it may be necessary to add TRI-STATE line drivers to drive the data bus, data inversion can be handled by inverting buffers when required. The availability of both ${\bf Q}$ and $\bar{\bar{\bf Q}}$ outputs on the MSB simplifies data readout as binary or 2s complement without adding an external inverter. Table 6 has been arranged in the approximate order of preference for parallel-conversion DAU use; the preference will be different for multiplexed data.

The National MM5357 is the choice for an 8-bit ADC having buffered TRI-STATE output latches and TTL compatibility when converting ±5 or 0-5 V analog inputs. If converting 0-10V inputs, it becomes 10V CMOS compatible. Several monolithic ADCs of 8 to 12 bits have been announced. These monolithic converters and future versions of them promise to bring converter prices down to a level which will make parallel-conversion economically feasible. Several hybrid converters have also been announced with attractive prices; however, it is the monolithics which promise the lowest ultimate cost. Features of several of these new products are compared in Table 7. Although only the MM5357 and the AD7550 are suitable in present form, their prices and characteristics show that the desired attributes are and will be possible at the needed prices.

The future ADC most suited for use in a parallel-conversion DAU might appear as in Figure 20. This

Table 6. Desired A/D Converter Characteristics

	Parallel Conversion	Sequential w/ Memory	Addressed w/o Memory
Buffered TRI-STATE Output Data Latches	. x	•	?
TTL-Compatible Control & Data Signals	x	x	x
Dual Output-Enable (Bits 0-7 & Bits 8-11)	X		×
Counter Logic	UP/DN '	SAR	SAR
Internal Comparator	x .	x	×
Both Q & Q Outputs on MSB	x	x	x
Binary Output Polarity	Data*	Data	Data*
Busy Output (TRI-STATE w/ Enable)	?		x
Internal Clock		x	x
Continuous Recycle when CC = SC	x		•
Inhibit Data XFR to Latches when Enabled	x .		·

^{*} Unimportant if Buss drivers used.

Table 7. Low-Cost Monolithic and Hybrid ADCs

	National MM5357	Analog Devices AD7570L	Teledyne 8702	National AD1210 (Hybrid)	Analog Devices AD7550
Number of Bits	8	10	12	12	13
Cost (in 100s)	\$7.95	\$69.00 (1-49)	\$29.50	\$24.95	\$25.00
Conversion Method	Potentiometric	R-2R	Differential Charge Balancing	R-2R	Integrating
Logic Type	PMOS SAR	CMOS SAR	CMOS Integrating	CMOS SAR	CMOS Quad Slope
Conversion Time	25μs	$20\mu s + Comp.$ Settling	20 ms	130 μs	40 ms
Logic Interface at 5V Analog Sig. 0-10V	TTL CMOS	TTL TTL/CMOS	TTL TTL	TTL CMOS	TTL TTL/CMOS
External Circuits Required	Ref + Clock	Ref + Comparator	Ref	Ref + Clock	Ref
Output Buffered Latch?	Yes	No	Yes	No	Yes
TRI-STATE Output?	Yes	Yes	No	No	Yes
Separate Output Enables?	NA	Yes	Not Strobed	No	Yes
Output Code	Inverted	Normal	Normal	Inverted	2s Complement
Power Dissipation	170mW Dynamic	10 mW Standby + Dynamic + Comparator	20 mW Dynamic	140mW Dynamic	.10 mW Dynamic




FIGURE 20. Tracking ADC for Parallel-Conversion DAU

design meets all the goals of Table 6. It could run at a clock rate of 0.25-1 MHz (1-4 μ s conversion time) because it is a tracking converter, it contains TRI-STATE buffered output data latches, the separate high and low bit-enable lines allow two-byte operation of an 8-bit data bus, the output latches will not change state when the output is enabled, and the CC and SC terminals may be strapped for continuous conversion without missing a clock period. An 8- or 10-bit converter and possibly a 12-bit converter of this type could be built on a single chip without much difficulty. If not, a hybrid or two-chip design is practical. Where speed is not of importance, monolithic 10- or 12-bit converters can be built with integrating or voltage-to-frequency conversion techniques. The integrating technique possibly allows the greatest accuracy with the least circuitry, and is a prime contender for the application. As the integrating ADC utilizes both linear and digital circuits, it is normally of multi-chip design. However, as technology advances, it will become increasingly practical to produce the low-drift, low-offset amplifiers, integrators, and current sources required of a 12-bit ADC on a single reasonably small chip along with the necessary logic.

A two-chip approach would likely be the choice today. We will certainly see some of these desired design features appearing on ADCs in the near future.

As far as ADCs and DACs are concerned, the entire makeup of their internal logic sections is different from that of conventional converters of today (except for the MM5357 and AD7550). Tables 6 and 8 outline the desired characteristics of ADCs and DACs for parallel-conversion and multiplexed systems. Figures 20 and 21 indicate the logic required. The ADC of Figure 20 is suitable for relatively high speed data acquisition without S&H circuits, while that of Figure 21 is suitable for slowly varying data only.

DATA DISTRIBUTION SYSTEMS

Until now, the discussion has centered entirely around the data acquisition end of the system. At first thought, the data distribution may seem almost trivial. However, there is still the address recognition and decoding plus the control functions. The conventional data distribution unit (DDU) has used a single DAC, a multi-channel analog demultiplexer, low-pass filters and possibly S&H

Table 8. Desired D/A Converter Characteristics

	Parallel Conversion	Multiplexed System
Hi-Z Digital Input Circuits	x	, x
Strobed Data Input Latches	x	x
Dual Input Data Strobes (Bits 0-7 & Bits 8-11)	×	x
Optional Internal Inversion of MSB	×	x
Internal Output Amp & FB Resistors	x	?
Internal Reference	?	x




FIGURE 21. V-F ADC for Parallel-Conversion DAU

circuits on each channel reconverted to analog form. Such a system could benefit from a DAC with input data latches and separate (double-byte) input gating or strobing controls while a parallel-conversion DDU has even more need of these input characteristics.

The parallel-conversion DDU shown in Figure 22 would, if constructed with available DACs, require 12-bit input data latches ahead of each DAC. The characteristics desired of a DAC for this use are listed in Table 8. High impedance digital inputs prevent loading the data bus while a strobed input data latch allows entering data only in the addressed DAC and holding it until updated (thus performing the function of DAC and S&H). Separate input data strobes for low and high bits are used for the same reason as with the ADC, for alternate enabling on successive input data bytes. Figure 23 outlines the desired DAC for use in a parallel-conversion DDU.

The DDU address decoding and complexity is similar to that of the DAU. Input data strobing separated as 8 LSB and the remaining MSB is an advantage when used on 8-bit data bus systems. The cost per channel is essentially that of the DAC used. Likewise, for power dissipation. Practicality will be entirely dependent on ultimate cost of the converters. Advantages over a demultiplexed system are that only minimal output filters are required and that an output amplifier per channel is not required (already exists in each DAC).

CONCLUSION

Each type of DAU described exhibits unique advantages as indicated in the comparisons of Table 9.

Further reduction in the costs of monolithic converters will make the parallel-conversion type of DAU attractive where low-speed data is handled. For 8-bit data, this

type of DAU is extremely attractive at this time because the DAU cost per channel is essentially that of an ADC which is as low as \$8 in lots of 100.

It would seem that the multiplexed DAU with memory exhibits all of the advantages of the conventional random-addressed DAU plus all those of the parallel data conversion DAU except that the data in any specific channel may be older. Offsetting this single comparative disadvantage are significantly lower cost per channel, lower power requirements, and no requirement for special ADCs with buffered output latches. The multiplexed approach with memory is only slightly more complex or costly than a standard DAU, yet it brings the great advantage of high-speed immediate data access with significant cost savings over the parallel conversion technique.

Although the character of an ADC or DAC used in a parallel-conversion data system differs markedly from those used in the usual multiplexed data system, the processor interface requirements are similar or identical. The sense of μC bus control signals is of relatively minor importance so long as they are standardized among the several μC units available. Positive-true data and address signals are possibly a slight advantage over zero-true signals when TRI-STATE circuits are used. For the multiplexed system described, data inversion through the RAM would suggest the advantage of complementary binary output data from an ADC.

Conventional ADCs and DACs available today (except the MM5357 and AD7550) do not have the characteristics needed for parallel-conversion systems. However, this picture is changing as more units are designed for direct data bus interface. Fortunately, however, the multiplexed DAU with memory does not require the bus oriented type of ADC. There is at least one available DAC which includes the dual-strobed input data latches suggested for direct data bus interface; I would expect to see others appearing in future designs, both monolithic and hybrid.




FIGURE 22. Parallel-Conversion DDU for 6800 or 8080




FIGURE 23. DAC for Parallel-Conversion DAU

Table 9. Comparison of Three Types of DAU

Features of DAU 16-Channel, 12-Bit	Conventional Random-Addressed	Parallel-Conversion Without S&H	Multiplexed With Memory
Approx. Component Cost (100s) (based on a \$25 ADC)	\$9.38	\$26	\$11
Approx. Power Dissipation	2.8W	4.3W	3.5W
Data Bandwidth/Channel $t_{CONV} = 50 \mu s$ t_{ACQ} (S&H) = $10 \mu s$	200 Hz	10 Hz (tracking: $t_{CONV} = 4\mu s$)	200 Hz
Data Access Time	60 μs	< 0.5 μs	$<$ 0.5 μ s
Software	$60\mu s$ delay or subroutine and return on flag	as memory access	as memory access
Logic Interface Complexity	9 DIP	6 DIP	13 DIP
No. of IC Packages		•	
ADC Requirement		TRI-STATE buffered output data latches	

RMS Converters and Their Applications

National Semiconductor Application Note 180 John T. Lee Hybrid Special Products



Introduction

A true RMS converter is a device which converts a signal (DC, AC, AC+DC) to its equivalent DC heating value. These devices are useful in fundamental measurements of virtually all waveforms.

SOME BASICS ABOUT RMS CONVERTERS

1. What is the RMS Value of a Waveform?

The Root Mean Squared (RMS) value of a waveform is a fundamental measurement of that waveform: it is a measure of the waveform's heating value when applied to a resistor.

A fundamental theory of Fourier Analysis states that any periodic function may be represented in a trigonometric series. This series is a sum of sinusoidal components having different frequencies and amplitudes. These components are all multiples of the fundamental frequency. Thus, for a periodic function, the power content (also its mean-squared value) in the period T is defined to be:

mean square value =
$$\frac{1}{T} \int_{T/2}^{T/2} [f(t)]^2 dt = \sum_{n=-\infty}^{\infty} |Cn|^2$$

where the Cns are the complex Fourier coefficients of the function. It is seen that if f(t) is a voltage or a current waveform, then the mean square value represents the average power delivered by f(t) to a 1 ohm resistor. Summing its discrete components, one can obtain the power content of the signal. A graph of these components vs frequency is known as a power spectral density plot.

The RMS value is defined to be:

$$RMS = \sqrt{\frac{1}{T}} \int_0^T [f(t)]^2 dt$$

Thus, one can see that the RMS value is just the square root of the mean square value.

Since the mean square value of a periodic function is the sum of the mean square value of its discrete harmonics (without regard to their phases) it is seen that any signal with the same mean square value (thus RMS value) will dissipate the same amount of energy, over a period, in a resistor. Whereas periodic signals may be completely described by their amplitudes, phases, and frequencies, random signals are those where future behavior cannot be predicted. Random signals may only be described by quantities such as the RMS value, power spectral density, and probability distribution. If for a random signal there exists a statistical value such as the RMS that is independent of time, then this signal is said to be stationary. The RMS value of any stationary zero mean random signal is equal to the standard deviation of the signal.

Whereas periodic signals have a discrete power density spectrum, random signals have a continuous spectrum. The RMS value of a random signal may be defined to he

RMS =
$$\sqrt{\frac{\text{Lim}}{T \to \infty} \frac{1}{T} \int_{0}^{T} f(t)^{2} dt}$$

For a random signal, then, it is necessary to break the signal up into many narrow bands in order to investigate its power spectral density.

II. Why RMS Converters? Why Not Average Detect?

Since the mean square value (hence RMS) measures the power content of a signal, it provides a universal scale of measurement. An RMS measurement will give the intensity of a random phenomenon when averaged over a time interval. Besides periodic signals, phenomena such as acoustic noise, electrical noise, and mechanical vibration may be characterized. It is seen that instruments that read RMS values would be highly desirable.

Until recently, due to the high cost of RMS converters, most AC voltmeters did not read the RMS value of a waveform. Instead, they were average reading and RMS calibrated. This is done by taking the Mean Averaged Value (MAV) and multiplying by a factor of 1.11. This calibration is accurate only for measuring sinewaves. However, if the signal is not a pure sinewave, this type of instrument could lead to great errors. For example, such meters would read about 11% low on gaussian noise and about 11% high on symmetrical square waves. Note that if one knew beforehand that the waveform to be measured consisted of symmetrical square waves the meter could be calibrated accordingly. However, this meter would hardly be useful for anything else. Also, since many signals may change waveform during measurement, it would be impossible to try to calibrate the meter.

An example of a varying waveform would be the output of a ferroresonant line voltage regulator. The waveform could change from a sinewave to a square wave; when the output is a sinewave the average type meter would read correctly, however when the output is a square wave the meter would read in error of as much as 11%.

Another example would be the voltage from an SCR controlled circuit. An averaging meter would read correctly only during 180° condiction angle; it would read in error of 51% at 45° conduction angle.

Yet another example would be the output of an audio system during intermodulation testing. The true RMS value is insensitive to the ratio of frequencies, while the average value is highly sensitive to this ratio. Table I compares normalized readings between RMS and average detecting type meters. It is seen that whenever a waveform other than sinusoidal is to be measured, an RMS type meter should be used.

Table I
A Comparison of RMS and AVG Detecting Type Meters

Waveform Sine		RMS	AVG
		1	1
SCR Cond ∡	180° 90° 45°	1 0.707 0.301	1 0.5 0.15
Gassian Noise		δ*	0.89δ*
Zero Based Pulse Train	10% duty cycle 1% duty cycle	A/√10 A/10	A/10 A/100

* δ = standard deviation = RMS value

TABLE I. A Comparison of RMS & AVG Detecting Type Meters

III. What Kinds of RMS Converters Are There?

There are basically three methods of RMS measurements:

- Thermal. This method is achieved by converting an unknown voltage or current into heat in a known value of resistance.
- 2. Direct Computing. From the definition of RMS,

$$RMS = \sqrt{\frac{1}{T} \int_{0}^{T} f(t)^{2} dt}$$

we can see that the RMS value may be determined by first squaring the waveform, then averaging it, and then taking the square root. This method is illustrated in Figure 1.




FIGURE 1. Direct Computing Type RMS Converter

3. Implicit Computing. This scheme is similar to the second one with the square root performed by feedback and the squaring done by log method. This method is illustrated in Figure 2.




FIGURE 2. Implicit Computing Type RMS Converter

Of the three methods mentioned above, the Implicit Computing method is by far the most desirable — since a converter of this type can achieve great accuracy, wide bandwidth, high dynamic range, and low cost. The LH0091, National Semiconductor's true RMS converter, is such a unit.

SPECIFICATIONS

An ideal RMS converter would have infinite crest factor response, infinite bandwidth, and no errors due to conversion. Since this is not yet an ideal world, the performance of a practical converter will be discussed.

A practical converter should have sufficient bandwidth to respond to the entire spectrum of the measured signal; it should also have adequate crest factor response and accuracy to meet the particular application. Thus, these are important characteristics of an RMS converter.

1. Crest Factor. Crest Factor is the peak signal value divided by the RMS value. In general, the higher the crest factor a signal has, the higher the conversion error will be for a converter. This is due to internal circuit limitations. However, most signals encountered in measurement do not have high crest factors. For example, sinewaves have a crest factor of 1.414; triangular waves have CF of 1.73; for an SCR output, the CF varies from 1.414 to 3 as power output varies from 100% to 10%. One of the few waveforms which has high crest factor is noise; however, the crest factor of common noise is 3 or less for 99.7% of the time. The probability of a gaussian noise having a crest factor greater than 4 is 0.01%.

A zero based pulse train is one of the rare waveforms which can have very high crest factors; such a pulse train with a 1% duty cycle will have a crest factor of ten. Using the high crest factor connection, the LH0091 will respond to signals with crest factor of 10 with typically no more than 0.2% error.

2. Accuracy. The accuracy of a converter is in reality its conversion error. Error is the amount by which the actual DC output differs from the theoretical value. It is customary to define error as a sum of a fixed offset term and a percent of reading term. For the LH0091, both the unadjusted and the adjusted total errors are specified; they are 20 mV ± 0.5% and 0.5 mV ± 0.05% respectively.

- 3. Frequency Response. The frequency response of a computing type RMS converter has an upper and a lower bound; on the low frequency end, it depends on the size of averaging capacitor; on the high frequency end, it depends on internal circuitry. Since this type of converter uses an RC filter for averaging, the RC time constant is critical for low frequency response. The RC time constant should be much greater (10 times or more) than the period of the lowest frequency component of the signal. For the LH0091, the RC time constant is simply the product of a $10\,\mathrm{k}\Omega$ resistor and the external capacitor. Low leakage capacitors should be chosen.
- 4. Frequency for Specified Adjusted Error. This is the frequency below which the output will maintain the adjusted accuracy (specified for sinewaves). For the LH0091, the device will maintain the adjusted accuracy to 70 kHz, typically, for a 7 Vrms input.
- 5. Frequency for 1% Additional Error. This is the frequency below which the device will have an additional error of less than 1% of the initial reading (midband). This is also specified for sinewaves. This frequency is typically 200 kHz for a 7 Vrms input with the LH0091.

APPLICATIONS

RMS converters may be used in measurement of virtually any waveform. The examples below are only a few of the many possible applications.

A. Spectrum Analysis

Spectrum analysis is useful in characterizing random phenomena, identifying sources of mechanical vibration and noise. It is also used in characterizing the energy content of a signal. The RMS converter may be used in such an application.

As shown in Figure 3, the signal is passed through a tunable bandpass filter, and then it is read by the RMS converter. The output from the RMS converter represents the energy content in the narrow band of frequencies. If this procedure were repeated many times (each time changing the center frequency of the filter) we would have the power spectral density of the signal.



FIGURE 3. Application of the RMS Converter in Spectrum Analysis

B. Total Harmonic Distortion Meter

A simple and low cost total % harmonic distortion meter is shown in Figure 4.




FIGURE 4. Total Distortion Meter

It is seen that the amplitude of the signal from which the fundamental has been rejected is divided by the amplitude of the composite signal; thus the output is a measure of total harmonic distortion.

C. Noise Meter

A complete noise meter is shown in Figure 5. Note that this meter will indicate the total noise within the frequency band of interest. However, if a tunable filter were added, one could plot the noise spectrum of the environment, thus being able to identity the sources of noise.




FIGURE 5. Noise Meter

D. Current Measurement

A current meter capable of measuring complex current waveforms is shown in Figure 6. Note that since the RMS converter is used, virtually any current waveform may be measured. Examples of such current waveforms are pulse train, SCR, and noise.




FIGURE 6. Current Meter

E. DVM AC Interface

Another application of the RMS converter would be an AC interface to a DVM. With such an interface, a DVM may be used to measure complex signals. Since most computing type RMS converters have relatively low input impedance, a buffer should be added as shown in Figure 7.




FIGURE 7. DVM AC Interface

F. Random Vibration and Noise

Random phenomena, such as random vibration and electrical noise, may be described only by such quantities as RMS, power spectral density, and probability distribution of magnitudes.

The spectral density of a wide band random signal is defined to be the mean square value of the signal per unit bandwidth. It is seen that we can obtain a kind of spectral density by dividing the RMS value (band limited) by the square root of the noise bandwidth, where:

noise =
$$E/\sqrt{\Delta f}$$
 volts/Hz^{1/2}

The result can be interpreted as simply the RMS noise voltage in 1 Hz of bandwidth. Thus wideband electrical noise may be measured as shown in Figure 8. If the filter in Figure 8 is tunable, then it would be possible to plot the spectral density of the signal.



FIGURE 8. Measurement of Noise

For random mechanical vibrations, an accelerometer and a preamp are added to the circuit. This is shown in Figure 9.



FIGURE 9. Application of the RMS Converter in Random Vibration

G. Ball Bearing and Other Vibrational Failure Monitor

A very interesting application of the RMS converter is in the monitoring of ball bearing and other vibrational failure. A discussion is given on the ball bearing, but the principle is applicable to any vibrational monitors.

It has been found* that a knowledge of bearing geometry is sufficient to enable the prediction of frequency of fault-induced vibration. There are natural frequency formulas relating directly to bearing geometry. When vibration is generated by impact due to defects, the impact frequencies are usually much lower than the natural frequencies are brought to life. An example of this would be a bell of 200 Hz natural frequency being struck several times a second: the corresponding plot of the oscillation would tend to exhibit 200 Hz and ignore the striking frequency.

It is possible to monitor the fundamental frequency of the outer race. However, it may be necessary to monitor a band of frequencies, depending on the application. If an RMS reading is taken to detect the normal operation level of a new bearing (after a few hours of operation) a safe level may now be set. Thereafter, if the RMS level exceeds the set safe level, an alarm could be triggered. A circuit for such a function is shown in Figure 10. If the bandpass filter is tunable, diagnosis of the failure can be performed.




FIGURE 10. Ball Bearing Failure Monitor

*See Vibration & Acoustic Measurement Handbook, Blake & Mitchell, Spartan Books, 1972 and "Detection of Ball Bearing Malfunction," Inst. & Control, Dec. 1970.

CONCLUSION

In conclusion, it has been found that the RMS converter is a versatile component. Applications range from complex current waveform measurement to ball bearing failure monitor. The examples cited in this note are but a few of the many possible applications.

REFERENCES

Blake and Mitchell, Vibration and Acoustic Measurement Handbook, Spartan Books, 1972.

Fieldhouse, Techniques for Identifying Sources of Noise & Vibration, Spectral Dynamics Corp, San Diego, CA, 1969

Hsu, Hwei P., Fourier Analysis, Simon & Schuster, 1970.

Magrab and Blomquest, The Measurement of Time-Varying Phenomena, Wiley, 1971.

Oliver, Electrical Measurement & Instrumentation, McGraw Hill, 1971.

Pennington, Dale, Basic Shock and Vibration Theory, Endevco Corp., San Juan Capistrano, CA, 1966.

"Detection of Ball Bearing Malfunction," Instrument and Control Systems, Dec. 1970.

Digital Telephony and the Integrated Circuit CODEC

National Semiconductor Application Note 215 Jim Smith



INTRODUCTION

Before beginning a detailed discussion on PCM CODECs (Pulse Code Modulation COders/DECoders), it is important to consider the nature of voice frequency communication and the digital telephone network. This, of course, is the primary application of any PCM CODEC. Basically, a digital telephone network uses switching and transmission techniques that are generally considered appropriate for a digital computer rather than a telephone communications network. High speed digital logic, arithmetic logic units, extensive use of digital memories, etc., are important aspects of digital telephony. But the success and acceptance of digital techniques for switching and transmitting voice signals depends upon the viability of an efficient and cost effective analog-to-digital and digital-to-analog interface. Without such an interface, the message switching telephone network must remain, at least in part, an analog network.

Although patented in 1937 by Alex H. Reeves, (France), PCM was not used commercially until the 1950's. At that time, the Bell System used PCM in a transmission system designed to increase the message carrying capacity of short-haul cables. In this application, where the performance of FDM was considered inadequate, the voice signals were band-limited to 4 kHz, sampled and coded into digital words. These digital words were then time multiplexed with identical signals from 23 additional channels and transmitted over a single transmission cable pair. At the receiving end, the reverse operation took place and to complete a telephone conversation path, a symmetrical circuit arrangement was provided for voice communication in the opposite direction. This entire system was named channel bank and designated as D1. It used cable facilities designated as T1.

To the end user, the D1 channel bank system is 24 voice channels at either end of a T1 span and little attention to the channel bank system is necessary. No obvious switching functions are involved, and in fact, the telephone subscriber connected to a central office (CO) via a D1 channel bank is usually not aware of any alterations in the normal services from the CO.

The D1 system and its successors (up to D4) are strictly transmission systems that use digital coding and time division multiplexing to increase short-haul cable call handling capacities. For that application, the important

advantages of PCM are not exploited. The use of PCM in long-haul transmission for noise-free signal regeneration and in switching systems to eliminate electromechanical circuits has never been fully developed because alternative approaches were usually more economical. The advantages of PCM did not appear to warrant its use when compared to the cost.

The trend, however, is beginning to change. The introduction of the integrated circuit CODEC is only the beginning of the "siliconization" of the digital telephone network line interface circuit. This fact and the inherent advantages of PCM telephony have prompted closer examination of digital telephony for all phases of the telecommunications network.

DIGITAL TELEPHONY

A realizable digital telephone network can be configured in several different ways, but basic to any approach is the need to represent the original signal as discrete time samples, the desire to multiplex many signals together to increase the call capacity of switching and transmission equipment and finally, to digitize the time samples so that degradation of the message signal will be eliminated as it is transmitted and switched through several different systems. Although time sampling and digital encoding are usually only performed once for any particular connection, multiplexing can be performed at several different points in the network. In a shared CODEC system, the first level of multiplexing will be analog, usually a pulse modulation technique like pulse amplitude, pulse width or pulse position modulation (PAM, PWM or PPM). This arrangement is necessary because the shared CODEC must convert the time samples of several different channels into a continuous digital bit stream. The time samples of 24 or 30 channels are multiplexed together onto a single wire or hyway and transmitted to the CODEC for coding. Obviously, the complementary procedure is required for decoding. A single channel CODEC arrangement, however, uses a CODEC at each line interface channel. The voice band-limited signal is time sampled and directly converted to a digital signal prior to digital multiplexing with other similar channels. This arrangement eliminates the often troublesome and noise sensitive pulse modulation multiplexing and allows the flexibility of directly interfacing both voice and data channels with the digital network.

Regardless of the CODEC arrangement desired, the concept of representing the original signal as time samples is fundamental to digital telephony. It is this sampling process that allows a continuous analog signal to be digitally coded and time division multiplexed onto a multi-channel transmission and switching hyway. It is, therefore, relevant to present a brief description of the sampling theorem.

Simply stated, a band-limited analog signal that is time sampled at twice the highest frequency in the band of interest will yield regularly spaced samples that contain all of the information of the original signal. It is important to band-limit the input signal because time sampling will cause aliasing of unwanted high frequencies down into the band of interest. Consider, for example, the Fourier transform of a band-limited signal f(t):

$$f(t) = \int_{-1/2T}^{1/2T} F(f)e^{j2\pi ft} df$$

where the bandwidth in hertz of f(t) is equal to 1/2T and the function F(f) = 0 for f > 1/2T or f < -1/2T. Since F(f) is only defined between -1/2T to 1/2T, it can be represented by the Fourier series:

$$F(f) = \sum_{n = -\infty}^{\infty} C_n e^{j2n\pi ft}$$

for -1/2T < f < 1/2T. The coefficients in this summation are defined by:

$$C_n = \int_{-1/2T}^{1/2T} TF(f)e^{-j2n\pi fT} df$$

Comparing this to the original Fourier transform for f(t), it is clear that the constant C_n represents the value of f(t), times a constant, at T intervals:

$$C_n = T f(-nT)$$

Time samples of f(t), C_n , taken at twice the highest frequency in the passband, will represent the original signal f(t) times a scale factor. Substituting C_n back into previous formulas yields:

$$f(t) = \sum_{n = -\infty}^{\infty} f(nT) \frac{\sin \pi/T (t - nT)}{\pi/T (t - nT)}$$

The time samples, taken T seconds apart, can be reconstructed into the original function f(t) if they are passed through an ideal low pass filter [impulse response h(t)] with gain T and bandwidth 1/2T hertz.

$$h(t) = \frac{\sin \pi/T t}{\pi/T t}$$

In telephony, the frequency band of interest is 300 Hz to 3 kHz. To allow worldwide transmission of digital telephone signals, the 8 kHz sample frequency has been established as an international standard. This allows a signal bandwidth of DC to 4 kHz to be repre-

sented by time samples taken every 125 µs. Although the time sampled signal could now be multiplexed with other similar signals, it is more appropriate to consider the single CODEC approach of encoding to the digital PCM format before any time division multiplexing (TDM) is performed.

PULSE CODE MODULATION

Standard PCM telephony uses one of two non-linear transfer characteristics to compand the time sampled analog input signal into a compressed range of 8-bit digital output words. The reasons for companding are simple. The amplitude probability distribution of telephone message signals is not uniform. There is a heavy concentration of small amplitude signals where a relatively low distortion level would be required to insure an adequate signal-to-quantizing distortion (S/D) ratio. Secondly, the dynamic range of the signals encountered in a typical telephone message may span 40 dB. A uniform CODEC - one that does not compand input signals into a compressed output range - would experience an S/D ratio degradation of 40 dB for weak signals as compared to strong ones. Since low level signals need low level distortion and high level signals can tolerate higher levels of distortion, it would be desirable to devise a digital coding scheme that provided a constant S/D over a wide dynamic range. PCM is such a scheme.

As mentioned earlier, two coding characteristics are in general use today. The first, named μ -255, is used in North America and parts of the Far East while the second, the so called European A-law, has been adopted by most of the remaining countries in the world. The goal of attaining a constant S/D performance over a wide dynamic range means that distortion levels must be proportional to signal amplitude for all signal levels. This implies the use of a logarithmic compression law modified to overcome the mathematical difficulties of using a true logarithmic transfer function. The μ -law, normalized for a coding range of ± 1 is defined as:

$$F(x) = \operatorname{sgn}(x) \frac{\ln(1 + \mu \mid x \mid)}{\ln(1 + \mu)} \qquad -1 \le x \le 1$$

where μ is generally set equal to 255. The A-law characteristic, again normalized for a ± 1 coding range, is defined as:

$$F(x) = sgn(x) \frac{1 + \ln A |x|}{1 + \ln A} \qquad \frac{1}{A} \le |x| \le 1$$

$$F(x) = sgn(x) \frac{A \mid x \mid}{1 + \ell nA} \qquad 0 \le |x| \le \frac{1}{A}$$

where A is generally set equal to 87.6.

The definitions for the μ and A coding laws define smooth curves. In practice, however, these laws are usually implemented as piecewise linear approximation transfer characteristics. One such approximation for the μ -law characteristic is comprised of 15 linear segments centered about the origin of the transfer curve (Figure 1). The first segment, which passes through the origin, contains 32 uniform steps corresponding to 32 digital code words, 15 positive, 15 negative and two codes for

zero. Here is where a primary difference between the μ and A-laws occurs. While μ -law defines two codes for zero volts and is best described as having a midtread zero point, the A-law defines no code for zero, a mid-riser condition (Figure 2). The two zero codes of the μ -law characteristic actually represent one normal step that is divided into two half-steps by the y-axis of the transfer curve. These half-steps represent the lowest resolvable signal of the μ -law characteristic. The next two linear segments, one positive and one negative, each contains 16 uniform steps, but the step size or

difference between voltage outputs for each incremental change of the input digital word will represent a two-fold change in output voltage when compared to the same incremental change in the first segment. Thus, the "graininess" of the transfer characteristic has doubled. This process of doubling step size with each higher segment continues until the step size in the final two μ -law segments is 128 times larger than the step size in segment one. This arrangement provides 255 discrete output voltages, 127 positive, 127 negative and zero volts.





FIGURE 1. µ-Law Transfer Characteristic (Exact and Piecewise Linear Approximation Characteristics)




If all steps of the piecewise linear approximate μ -law characteristic were normalized to the lowest resolvable step, the first 1/2 step, there would be 8159 positive and 8159 negative normalized steps in the entire transfer curve. This is equivalent to a low level resolution that could only be matched with a 13-bit linear coding characteristic and a dynamic range of approximately 78 dB. Of course, companding will mean a lower resolution at the higher signal levels (only the equivalent of 6 bits in the last segments). However, this μ -law characteristic does yield an S/D ratio that is nearly constant for approximately 40 dB.

The A-law companding characteristic can be approximated in piecewise linear fashion by 13 linear segments centered about the origin of the transfer curve. Again, the first segment is centered on the origin but unlike the μ -law approximation, this first segment contains 64 uniform steps corresponding to 64 digital codes. Thirty-two of the codes represent positive voltage values and 32 represent negative values. No codes, as mentioned above, are reserved for zero volts. As with the 15-segment μ -law characteristic, the step size doubles for each higher linear segment until the step size in the last positive and negative segment is 64 times larger than the step size of the first segment. Normalizing all step sizes to the smallest step would generate a total of 4096 normalized steps, 2048 positive and 2048 negative. This is a low level linear resolution of 11 bits diminishing to 5 bits in the last segments. The approximate dynamic range of the piecewise linear A-law characteristic is 66 dB. S/D ratio is relatively constant for 30 to 35 dB.

PCM transmission speeds are controlled by two variables, the number of transmitted bits per sampling period (called a frame) and the period of the sampling signal. The generally accepted length of a single PCM word is 8 bits. Because sampling is performed at an 8 kHz rate, the period of the sampling signal is 125 μ s. A single PCM channel must transmit 8 bits of digital information every 125 μ s. This is a transmit (or receive) frequency of 64 kHz. Twenty-four channels would normally require a 24 times increase in the single channel frequency but the Bell System uses a multiplex scheme that combines 24 8-bit PCM words with one framing bit for every 125 μ s frame. In one frame, 24 x 8 = 192 + 1 = 193 bits must be transmitted. This is a transmission frequency of 1.544 MHz. A 32-channel system transmit frequency is simply 32 x 64 kHz = 2.048 MHz.

THE TP3000 IC CODEC

Two integrated circuit single channel PCM CODECs have been developed at National Semiconductor. The TP3001 µ-law CODEC and the TP3002 A-law CODEC are each composed of two integrated circuits. The linear functions of input and output sample and hold, autozeroing, successive approximation comparison, DAC voltage reference and reference polarity switching are contained in the 20-pin LF3700 BI-FETTM IC. The digital circuitry-successive approximation register (SAR), non-uniform μ or A-law digital-to-analog converter (DAC), control logic and high speed input and output PCM buffers - are contained in one CMOS package. For a μ -law system, the CMOS part is the 28-pin MM58100, while the A-law system uses the 22-pin CMOS MM58150. A complete μ -law system (TP3001) would use one LF3700 and an MM58100. An A-law system (TP3002) would use the same linear part with the digital MM58150. A block diagram of the TP3001 is shown in Figure 3.



Because sampling will cause aliasing of high frequencies down into the passband, all analog signals applied to the TP3000 must be low pass limited to frequencies below 4 kHz. The NS active filter AF133 is designed for this low pass filter function. Likewise, analog output signals from the TP3000 output will contain sidebands around multiples of the 8 kHz sampling frequency, as well as the sin x/x distortion introduced by the output sample and hold amplifier. A low pass filter with inverse sin x/x correction will restore the TP3000 analog output to its pre-encoding appearance. The NS AF134 is a filter for that function.

Auto-zero circuitry is required for the input sample and hold amplifier to guarantee that the LSB of an idle channel is confined to the first few codes of the transfer characteristic. Without this confinement, idle channel noise, crosstalk enhancement and distortion would increase. Auto-zero for the output sample and hold amplifier is not required since DC voltage offset at the CODEC analog output can be removed by AC coupling the output to the low pass filter.

The auto-zero technique used is a simple time averaging of the PCM code sign bit. By averaging the toggling of this bit over a time constant of approximately 100 to 1000 ms, and adjusting the DC offset control of the input sample and hold to minimize the detected DC component, the PCM output can be forced to contain equal numbers of positive and negative codes over an extended period of time.

The TP3000 voltage reference is a band-gap bipolar reference (Figure 4). The device develops its voltage reference by differencing the voltage drop across two

forward biased base emitter transistor junctions. The equation defining this voltage is:

$$V_{REF} = C \frac{kt}{a} \ell n \frac{8A}{A}$$

where C is an amplification constant, k is Boltzmann's constant, q is the electric charge, and A is the emitter junction area. By controlling the area ratio of the two base emitter junctions and compensating for temperature effects with a reverse temperature coefficient introduced via a resistor network, the output voltage of this circuit will be virtually free of significant long term drift.

The DAC used in the TP3000 is a modified grounded ladder R/2R structure (Figure 5). As it turns out, the binary division of a reference voltage afforded by this configuration exactly matches the chord end points of the A-law PCM transfer characteristic. With a slight modification, it will also fit the μ -law characteristic. To achieve the piecewise linear approximation, 16 uniformly spaced taps are brought out from each R resistive element. These taps form the source of an MOS analog switch which is the first level of an all MOS switch tree decoder. Proper decoding of a PCM digital word will select a single DC voltage from the DAC ladder.

The DAC is a grounded ladder structure so that the highest accuracy codes are developed near the ground reference. This configuration will develop positive output voltages with a positive reference applied and negative voltages with a negative reference. The generation of a positive and negative reference voltage is achieved by using a high accuracy polarity switch on the output of the band-gap reference.




FIGURE 4. The CODEC Voltage Reference

FIGURE 5. MOS DAC for Companding A-Law

The operation of the TP3000 CODEC is clearly described in the data sheet and will only be briefly covered here. For maximum flexibility, the TP3000 is designed with separate clocks and control inputs for PCM transmission, PCM reception and, in the TP3001 μ -law CODEC, signaling control. A master clock input, F_C, is also provided so that internal CODEC timing functions are not dependent upon PCM bit clocks. An asynchronous μ -law system, with signaling, would need direct independent control of all clocks and controls. A synchronous system, with separate signaling arrangements, would combine many of the separate clocks and controls.

PCM data is clocked into the TP3000 with the F_{bi} clock. Clocking occurs on the positive clock edge if F_i is at logic high. Hence, the clocking is enabled by the input word clock F_i . F_{bi} can be any frequency between 64 kHz and 2.048 MHz, but F_i must be 8 kHz. The negative going edge of F_i initiates the decode interrupt cycle of the TP3000.

PCM data is clocked from the TP3000 with clock F_{bo} . Clocking will occur on the negative edge if F_{o} is at logic high. Like F_{bi} , F_{bo} can be any frequency from 64 kHz to 2.048 MHz, but F_{o} must be 8 kHz. The positive edge of F_{o} begins the shifting out of the prior PCM word and begins the encoding of a new analog sample.

APPLICATIONS

Several applications will be shown starting with 3 simple controller circuits for testing the TP3000 CODECs and finishing with a sophisticated telephone line card for 8 subscribers. While telephone applications are heavily stressed, any voice frequency signal ac-


quisition system can be adapted from the information given here. But, before covering the various applications of the TP3000 CODEC, let's examine a typical system arrangement, Figure 6.

The analog input signal is band-limited by the low pass filter AF133 before it is AC coupled to the analog input of the linear CODEC chip. Within the CODEC, the signal is time sampled, held, and converted to a serial PCM bit stream that is available on the PCM OUT pin of the digital CODEC chip. Simultaneously, a serial PCM bit stream can be clocked into the PCM IN pin where it will be converted to an analog voltage, sampled and held. This decoded analog signal is then filtered by low pass filter AF134 and becomes the recovered analog output signal.

For all of the applications covered in this note, the typical system arrangement is required for each CODEC in the application.

Test Controllers

Figure 7 shows the complete schematic for a two CODEC test controller. The control circuitry derives a 2.048 MHz PCM clock, a 128 kHz master clock ($F_{\rm C}$) and two PCM word clocks. The PCM word clocks ($F_{\rm O}/F_{\rm i}'$ and $F_{\rm O}'/F_{\rm i}$) are each high for only 8 of 256 clock cycles of the PCM bit clock. These two word clocks are, however, 180 degrees out of phase with each other so as to demonstrate the principle of time slot switching. Although not shown on the schematic, the logic power supply is $\pm 5V$ while CODECs and active filters are powered from $\pm 12V$. All supplies should be adequately bypassed.



Note: All resistances in Ω and capacitances in μF unless otherwise noted

FIGURE 6. Typical System Arrangement


Figure 8 utilizes the PCM bit clock flexibility of the TP3000 to greatly simplify the control of two CODECs. A single 4-stage CMOS counter (74C161) uses the 128 kHz master clock and PCM bit clock to derive the 8 kHz PCM word clocks. In operation, the first CODEC system will transmit to the second for 8 cycles of the 128 kHz, then the second CODEC transmits to the first for the next 8 cycles of the 128 kHz. The simplicity of this test controller will be exploited later for a full duplex system application.

The TP3001 CODEC system has as a necessary feature the ability to "rob" the LSB of a PCM word for the purpose of transmitting digital data information. The Bell System format for this operation is to rob this bit for 1 frame of every 6 frames. During this signaling frame, PCM data is encoded and decoded in a 7-bit format. To further expand the digital data base, alter-


nate signaling frames are used to transmit either an A signal bit per channel or a B signal bit per channel. In this way, not only does a channel carry voice information, but also 4 states of digital information. The TP3002 system does not include this auxiliary operating mode because A-law systems reserve 2 channels out of 32 per frame for digital data information.

The controller of Figure 8 has been expanded in Figure 9 to include a divide-by-12 counter (74LS92). This counter, plus additional logic and latches will determine signaling frames and appropriately insert or extract the LSB data during these frames.

The frame input control is normally tied to logic high. A low on this line would synchronously cause a controller reset. This line can be used to synchronize multiple controller circuits.




Schematic Diagram



Timing Diagram

FIGURE 8. Single Channel - Full Duplex Test Controller (128 kHz)







FIGURE 9. TP3001 CODEC Test Controller for μ -Law CODECs with Signaling (128 kHz Clock)

Transmission Applications


In Figure 10, two independent CODEC systems communicate to each other with only three interconnection signals. PCM data is clocked at 128 kHz with the CODECs taking alternating turns at transmitting and receiving PCM data. Sync and clock signals are self-explanatory.

Although not shown in *Figure 10*, some additional circuitry could be added to reduce the interconnect wiring. For instance, the clock and sync signal could be combined by using phase or voltage level modulation. Likewise, PCM information plus the clock and sync could be encoded onto a single line by using two or more modulation schemes. The end result would be a complete two way digital voice communications channel over a single twisted cable pair.

While the circuit of Figure 10 will control either the TP3001 or TP3002 based system, Figure 11a is a control circuit which utilizes the signal frame capability of the TP3001. During 1 frame out of every 6, the PCM data transmitted between the two CODEC systems will be 7-bit PCM format with the LSB carrying signal A or B data. A sync signal occurs every 12 frames, with A signaling information being transmitted from CODEC system 1 four frames after sync and B information ten frames after sync. Signaling frames for CODEC system 2 are five and eleven frames after sync for A and B signaling respectively (Figure 11b). The A/B signal inputs for system 1 controls the A/B outputs of system 2 and vice versa. The interconnection requirements, like Figure 10, can be reduced to a single wire pair with the inclusion of an appropriate modem circuit.




Schematic Diagram



Timing Diagram

FIGURE 10. Full Duplex Single Channel CODEC System for μ or A-Law






FIGURE 11b. Timing Diagram for Duplex TP3001 Controller

Switching Applications


As stated in the beginning of this application note, a primary application of the TP3000 PCM CODEC is the telephone line interface circuit of a digital switching network. Figure 12a is a block diagram of a non-toll switching network with a more detailed diagram of the actual line interface circuit shown in Figure 12b. Each telephone line is connected to the switching network via an interface port circuit that consists of the transmission hybrid, active filters, CODEC and control. This circuit is the system to telephone set interface which allows the completely digital switching network to control and process the various power, voice and signaling signals that are required to operate a telephone set. In a typical switching system a single circuit card would contain 4 identical line interface circuits with a single board controller. Examples of this line card arrangement will follow.

Basic to the understanding of time division switching is the concept of line concentration and time slot assignment to effect the switching of digital message

signals in a time domain. For example, consider the arrangement of Figure 12a. Assume PCM highway A is a single bus hyway (as opposed to the special case dual bus hyway) and that 24 8-bit PCM words can be transmitted over this bus in one 125 µs frame, Also assume that 96 TP3000 CODECs operate from this bus. Because a conversation over any telephone line that is served from this PCM hyway will require two time slots for the data exchange, a transmit and receive time slot, the 24 slot bus can, at most, handle 12 completed switching paths. For 12 conversations between parties that are all served from hyway A, 24 lines of the total 96 would have obtained the requested service. All TDM switching in this case is contained to the first time switch level or PCM hyway A. If, however, the 12 conversations were between parties of PCM hyway A and other PCM hyways, then only 12 of the total 96 lines of hyway A would have obtained the desired service. The concentration of the total number of lines to the number of lines served, in this example, ranges from 8:1 down to 4:1.

Time division switching, as handled at the first switching level (hyway A), can be explained by considering a conversation between two parties served by hyway A. The system controllers may assign the call originator time slots 1 and 2 for the transmit and receive connections respectively. The space and time division switching network will transmit dial tone to this party by transmitting 8-bit samples of digital dial tone onto hyway A during time slot 2. Common control equipment, then, will collect dialed number information and process the information so as to ring the line of the called party. Of course, the common control may be required to transmit other call progress tones (busy tone, reorder, etc.) from the service circuits to the call originator via the space and time division switching network but, for this example, let's assume the call is completed. The called party, being served from PCM hyway A, will receive time slot assignments 2 and 1 for the transmit and receive connections. This is the opposite assignment made to the call originator. The result is PCM data being transmitted from originating to receiving party during time slot 1 and the reverse during time slot 2. A complete conversation path has been established.

This brief explanation of a very complex system is, at most, cursory. Concepts like time slot interchange, conferencing, digital gain control, etc. are beyond the scope of this application note. Hopefully, the concepts presented here will help the reader to reach an appreciation for the details of the following applications.



*Detailed schematic of the Hybrid, Filter, CODEC, Control block is shown in Figure 12b.

FIGURE 12a. Typical TDM Non-Toll Switching Network Block Diagram




FIGURE 12b. Typical Telephone Line Interface Circuit for a Digital Central Office


17

Digital Line Cards

Figure 13 is a representation of a possible configuration for a switching system quad line card. The 4 CODECs controlled by the COP420 controller would interface 4 telephone subscribers to a PCM hyway of 32 time slots. The COP420 acts as the interface between the common system control and board level circuitry. This interface is shown as the MICROBUSTM, but could easily be configured through a UART for serial communications. The board level control functions consist of monitoring the status of the 4 lines (hook switch inputs), assigning time slots, controlling the line test and ring relays and deactivating unused lines. Also under the direct control of the COP420 is the assignment of call originator or call receiver status. This last control is important to consider because time slots are assigned as a pair at a time. Depending on the latched

state of bit D0, a particular CODEC may transmit PCM before receiving or receive before transmitting.

The operation of the quad card is based on a controller selected 74LS169 counter being synchronously preset during system frame sync (the beginning of time slot zero) to an assigned time slot number. From that point on in time it will begin to down count to zero and generate a time slot enable signal (if the power down line is low). Its associated CODEC is now enabled to communicate over the PCM hyway. The 74LS169 counter will continue to down count by wrapping around and will again enable the CODEC 32 time slots later. This operation continues until the COP420 either sends a power down command or a new time slot assignment to this channel.



17-106

The octal line card of *Figure 14* is very similar to the previous example. As before, a synchronous counter, the 74LS169, is preset to a time slot number at the beginning of time slot zero. The counter then down counts to zero at which time a CODEC enable signal is generated. The significant difference here, however, is that the 74LS169 will be preset at the beginning of each frame. The individual time slot assignments have been latched on a per line basis. This scheme allows time slot counts that are not necessarily a power of 2. The 74LS169 counters, in this case, do not have to continuously wrap around to insure proper card operation. The result is a line card that can, with simple modification, operate on any time slot count from 1 to 32.

Figures 15 and 16 show the nature of the modifications required to alter the 24 time slot octal line card to 32 time slot operation (Figure 15), and to provide the capability of assigning time slots on a non-paired basis (Figure 16).

Note that in all of the line card examples, a minimum of interface is required between the line card and the main system. The PCM bit clock and in certain cases a 128 kHz master clock plus the frame sync signal are the only non-bus oriented signals that must be distributed. This simple board level interface coupled with the use of a flexible yet standard line control element (the COP420) makes these line card examples very sensible approaches for the digital switching network line interface card.




FIGURE 14. Octal Line Card - 24 Time Slot System

SUMMARY

While the intended purpose of this document is to introduce the telephony novice to the often complex structure of digital telephone networks, it is quite possible that the scope of the material covered may also be of interest to individuals with experience in the field. As for those readers with little or no interest in telephony, it is hoped that a basic understanding of the PCM CODEC in its natural environment will help the reader to develop applications in other areas.

REFERENCES

 G. Cooper and C. McGillem, Methods of Signal and System Analysis. New York: Holt, Rinehart and Winston, Inc., 1967.

- G. Kennedy, Electronic Communication Systems. New York: McGraw-Hill, 1977.
- International Telegraph and Telephone Consultative Committee (CCITT) Sixth Plenary Assembly, Orange Book, Vol. III-2, "Line Transmission". Geneva, 1977.
- Bell Telephone Laboratories, Transmission Systems for Communications. Winston-Salem, NC: Western Electric Company, Inc., Technical Publications, 1971
- J. Cecil, E. Chow, J. Flink, J. Solomon, C.G. Svala and T. Svenson, "A Two-Chip PCM CODEC for Per-Channel Applications", *International Solid-*State Circuits Conference Digest, Feb. 1978.





FIGURE 15. Octal Line Card Strobe Decoding Modification for a 32 Time Slot System



Note: When using this channel circuit for 8 lines, replace decoder 74LS138 with 74LS154 and use all 4 lines of port D for input code. G2 will still act as enable line.

FIGURE 16. Channel Circuit for Independent Time Slot Assignment

Gain Measurements in a CODEC System

National Semiconductor Application Note 219 Jim Smith



INTRODUCTION

For many engineers, designers and technicians, the integrated circuit CODEC will be their first introduction to the transmission measurement and specification techniques of the telephone industry. A quick glance at the National Semiconductor TP3000 CODEC data sheet will reveal specification units that are not common in the general analog equipment world. To initiate the non-telcom designer, this application note will attempt to explain both the obvious and the obscure aspects of telecommunication transmission measurement techniques and units as they apply to the single channel CODEC system.

DEFINITIONS

The primary unit of measure in the telephone industry is the decibel. Used to denote absolute or relative voltage or power levels, ratios of voltage or power levels and even to calibrate between systems of nonmatching impedances, the decibel is a flexible measurement unit. Let's review the various forms of this unit of measure.

 Decibel, dB: A unit of measure used to express the ratio between two power levels, P1 and P2. It is numerically defined as:

$$dB = 10 \log (P1/P2)$$
 (1)

By the application of Ohm's law and proper substitution, the dB can also represent the ratio between two voltage or current levels, at a constant impedance. For example, P1 can be expressed as $V1^2/Z1$ and P2 as $V2^2/Z2$. By substitution,

$$dB = 10 \log (V1^2/Z1)/(V2^2/Z2)$$

if Z1 = Z2, this reduces to,

 $dB = 10 \log V1^2/V2^2$

 $dB = 10 \log (V1/V2)^2$

 $dB = 20 \log V1/V2$

- dBr or TLP: This is the power relative to a reference point. In the United States, the term Transmission Level Point (TLP) is applied in place of dBr. OdBr or OTLP refers to a system point of zero relative transmission level.
- dBm: This is the absolute power level referenced to 1 mW. It is numerically defined by equation (1) when P2 is set equal to 1 mW.

$$dBm = 10 log \frac{P1 (in watts)}{10^{-3}}$$

For a constant impedance of 600 $\Omega,\,$ the dBm is also defined as,

dBm =
$$10 \log \frac{V^2/600}{10^{-3}} = 10 \log \frac{V^2}{0.6}$$

To find the OdBm voltage for an impedance of 600 $\Omega_{\rm c}$

$$0dBm = 10 \log \frac{V^2}{0.6}$$

$$\frac{0}{10} = \log \frac{V^2}{0.6}$$

$$\log^{-1} 0 = \frac{V^2}{0.6} = 1$$

$$V^2 = 0.6$$

 dBm0: This is the power level (expressed in dBm) referred to a transmission level of OTLP. In all cases, the following equation applies,

Figure 1 is an example of how this equation is applied.




FIGURE 1. Blackbox Gain Considerations

5. dBmp: This is the absolute power level as measured after a filter which compensates for the characteristics of the human ear. The weighting curve is shown in *Figure 2*. The psophometric filter is normally used for A-law systems only.




FIGURE 2. C-Message and Psophometric Filter Characteristics (from AT&T "Notes on Distance Dialing")

 dBrnc: In the USA, the dB is often modified with the suffix rnc. The rn stands for reference noise while the c signifies that the measurement is through a C-message filter (Figure 2). By definition,

OdBrn = -90 dBm and of course, OdBrnc = -90 dBmc.

Any of the absolute power levels can easily be expressed "referred to the OTLP" by simply adding a 0 to the unit of measure and adjusting the numerical value accordingly.

CODEC MEASUREMENTS

Figure 3 is a block diagram of a typical CODEC set-up for making end-to-end analog measurements. In this arrangement, the CODECs are assumed to have identical encode and decode characteristics and all filters are arranged for unity passband gains. Of course, this situation is seldom attained, but gain adjustment considerations will be covered later in this note.

Before end-to-end analog measurements can be made using the $\it{Figure~3}$ schematic, the relative power levels

of the input and output, referenced to a zero transmission level point, must be calculated. These dBr or TLP values will then be used to calculate the dBm0 levels used for testing and measurement purposes.

As previously stated in equation (2),

ABS PWR (dBm) = REL PWR (dBm0) + REF PWR (dBr or TLP)

All that is necessary is to calculate the appropriate TLP numbers. For an example, assume the TP3000 CODEC is to be tested per *Figure 3*. The nominal 0dBm0 decoder output level for this CODEC is 2.70 Vrms which is directly related to the internal reference voltage (5.5V). The ratio of this relative voltage level to the voltage level at 0dBm (600 Ω) will yield the approximate TLP value for the TP3000 CODEC analog input or output.


$$20 \log \frac{2.70 \text{ Vrms}}{0.775 \text{ Vrms}} = 10.84 \text{ TLP}$$
 (3)

This means that to encode a 0dBm0 passband signal with the TP3000 CODEC, an absolute signal level of 10.84 dBm must be applied to the unity gain transmit filter's input,

REL PWR (0dBm0) + 10.85 TLP = ABS PWR (10.84 dBm)

Also, the output of the TP3000 decoder, under 0dBm0 signal conditions, will appear as a 10.84 dBm signal at the output of the unity gain receive filter. Measurement adjustments, to compensate for this 10.84 TLP value, would be required when testing the TP3000 CODEC per the *Figure 3* set-up.

The circuit shown in Figure 4 is basically the Figure 3 arrangement with transmit and receive gain adjustments shown. Again the TP3000 is the assumed CODEC and all filters are set for unity passband gains. By adjusting the transmit and receive gains accordingly, the 10.84 TLP value can be cancelled so as to allow direct measurement of absolute input and output signal levels. Normal application of any CODEC system would require a configuration similar to Figure 4.



The gain adjustments for Figure 4 can be computed as follows,

XMT GAIN ADJUST =
$$\log^{-1} \frac{10.84 \text{ TLP}}{20} = 3.484$$
 (4)

RCV GAIN ADJUST =
$$\log^{-1} \frac{(-10.84 \text{ TLP})}{20} = 0.287 (5)$$

These adjustments would approximately set OdBm equal to OdBm0 for the TP3000 CODEC. This gain adjustment can usually be accommodated in the transmit and receive filters. The National Semiconductor AF133 filter, for instance, provides a single resistor adjustment for transmit gain while the AF134 filter provides a single resistor adjustment for receive attenuation.

THE DIGITAL MILLIWATT

While the gain calibrations detailed above are simple and straightforward, they do rely on knowing the value of the CODEC system input and output TLP. A preferred method of adjusting filter gains to achieve a particular TLP value (e.g. OTLP) at the CODEC system's input or output is shown in Figure 5.

The arrangement of Figure 5 utilizes a digital tone source to uniquely define a μ or A-law digital milliwatt. This signal source outputs a digital data stream that represents a 1 kHz sinewave of 0dBm0 signal level. When switch S1 is in position A, the receive gain is adjusted until the analog output level is at the proper

level (usually OdBm). Switching S1 to position B, and applying a known absolute signal level to the analog input line (usually OdBm) will allow the transmit gain to be adjusted for the correct analog output level (e.g. OdBm). By using this approach to calibrate each CODEC channel in a system, any combination of channel to channel interconnection will result in similar end-to-end gain characteristics.

A schematic of the Figure 5 block diagram is shown in Figure 6. Transmit gain adjustment is controlled by the AF133 filter using resistor R1. Receive filter (AF134) attenuation adjustment is controlled by resistors R2 and R3. VIN is supplied from a OdBm, 1 kHz sinewave generator and VOUT is measured via an rms voltmeter calibrated for dBm (600 Ω). A 128 kHz 5V clock source (square wave) plus a 74LS161 counter is the only control circuit needed for the CODEC and digital signal source.

The digital signal source is clocked from the CODEC PCM bit clock. One of the 4 PROM output lines (output 1) is a source for μ or A-law digital idle code; a signal that toggles between the lowest positive and negative code words at a 4 kHz rate. PROM output 2 is a source for μ or A-law digital milliwatt code as defined by the CCITT and tabulated in the TP3000 data sheet on page 3. PROM outputs 3 and 4 are unused in the basic digital signal source configuration. The user of this circuit can program these outputs for up to 128 bits of μ and A-law digital signals per output. One application of the unused PROM outputs may be the programming of a steady idle code signal (all ones for μ -law and alternating zero/one for A-law) and a 1 kHz,




FIGURE 4. Gain Adjustments in the End-to-End Arrangement




FIGURE 5. Single Channel CODEC Calibration Arrangement

17

-10 dBm0 signal source. Table I is a listing of the code required to program the 74S387 PROM for the basic digital signal source requirements.

CONCLUSION

What has been presented in this application note is a basic tutorial in analog gain adjustments for CODEC

systems. A basic understanding of the terms and units of measure in the telephone industry plus the concept of transmission level point (TLP) should help the reader understand the techniques used to specify the various analog parameters of the NS TP3000 CODEC system. Finally, the concept of the digital milliwatt was introduced to provide a standard calibration technique for CODEC systems.




FIGURE 6. Circuit Schematic for Single Channel CODEC Transmission Calibration

TABLE I. DIGITAL SIGNAL SOURCE CODING TABLE (74S387)

A3-A0																		
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
A7A4	0	0	1	1	3.	3	3	3	1	1	1	.1	1	3	1	3	3)
	1	0	1	1	1	3	1	3	3	1	1	1	3	3	3	3	1	
	2	2	1	1	3	3	3	3	1	3	1	1	1	3	1	3	3	
	3	2	1	1	1	3	1	3	3	3	1	1	3	3	3	3	1	μ-LAW
	4	0	1	1	3	3	3	3	1	1	1	1	1	3	1	3	3	SIGNALS
	5	0	1	1	1	3	1	3	3	1	1	1	3	3	3	3	1	1
	6	2	1	1	3	3	3	3	1	3	1	1	1	3	1	3	3	1
	7	2	1	1	1	3	1	3	3	3	1	1	3	3	3	3	1)
	8	0	1	2	3	0	3	0	1	1	1	2	1	0	1	0	3	}
	9	0	1	2	1	0	1	0	3	1	1	2	3	0	3	0	1	1
	Α	2	1	2	3	0	3	0	1	3	1	2	1	0	1	0	3	
	В	2	1	2	1	0	1	0	3	3	1	2	3	0	3	0	1	A-LAW
	С	0	1	2	3	0	3	0	1	1	1	2	1	0	1	0	3	SIGNALS
	D	0	1	2	1	0	1	0	3	1	1	2	3	0	3	0	1	1
	E	2	1	2	3	0	3	0	1	3	1	2	1	0	1	0	3	
	F	2	1	2	1	0	1	0	3	3	1	2	3	0	3	0	1	J

Note: Code inputs and addressing shown as hex numbers. 74S387 outputs O1 and O2 programmed as shown above, but O3 and O4 outputs are unused. User may program unique signals (e.g. steady state idle code, other output levels or frequencies) into the O3 and O4 outputs.

17-112

Applications of Hybrid Active Filters to Telecommunication Systems

National Semiconductor Application Note AN-221 George H. Warren



ABSTRACT

Active filters are finding greater use in telecommunication systems because of their small size and compatibility with integrated circuits. Thick film hybrid active filters have many advantages in these applications. They are smaller than discrete circuit designs and they can be pretuned by the supplier. Other advantages include better stability due to component tracking and matching. The filters used in PCM systems and DTMF (Touch Tone®) signaling systems are well defined and are used in large quantities. This makes them attractive as thick film hybrid active filters. Transmit and receive filters in 8 kHz sample rate PCM systems such as D3 channel bank and band splitting filters for DTMF receivers are described, and their application to these systems is discussed.

INTRODUCTION

Active filters are being used in telecommunications systems because of their smaller size and compatibility with integrated circuits. The thick film hybrid active filter and other thick film circuits have many advantages in these applications. Hybrid circuits are smaller than discrete circuits and they can provide a complete accurately tuned function in a single package. Another advantage is better stability due to tracking and matching of components.

In PCM systems filters are required to limit the bandwidth of the voice or data analog signal to prevent aliasing and to reject noise and line frequency interference at the input to the transmitter. The receiver output signal must be filtered to smooth the sampler signal and to correct the amplitude for the distortion introduced by the sample and hold circuit. These filters have very stringent specifications because the system must be able to operate without introducing distortion or noise that would degrade the telephone system. In some systems a signal may be converted from analog to digital and back to analog many times. If similar equipment is used each time, signal distortion could build up and degrade a signal to a point where it would be unintelligible. Using thick film hybrid technology and active laser trimming, filters can be built which meet all these requirements.

In recent years digital integrated circuits have become available to receive DTMF signals. These receivers require that the input signal be conditioned before the receiver can decode them. The input signal must be filtered to remove the dial tone signal, if present, and then split into two bands — a high band passing signal between 1209 and 1477 or 1633 Hz and a low band passing signal between 697 and 941 Hz. A valid input signal contains one and only one signal in the high and low bands which are present simultaneously. For the receiver to properly decode the signal

extraneous signals must be filtered out and the two valid tones must be separated and coupled to the receiver separately. In addition, the two tones usually are gain adjusted to eliminate twist (difference in tone amplitude). They are also limited to provide a logic level signal to the input of the receiver detector.

PCM FILTERS

PCM systems are used to digitize analog signals for low noise transmission and reception. In telephone applications 24 to 32 PCM signals are multiplexed together to form a signaling channel and are then transmitted as a single signal. Figure 1 is the block diagram of the analog-to-digital and digital-to-analog circuit used in telephone PCM systems. The filter in the transmit channel is required to prevent aliasing. Aliasing is the error caused by frequencies greater than one-half the sampling frequency being sampled in the CODEC. These frequencies appear at the output of the receiver as erroneous signals. A signal at 4.1 kHz sampled at 8 kHz will appear at the output as a 3.9 kHz signal added to any signal which originally appeared at the input at 3.9 kHz. Obviously this will reduce the quality of the transmission system,




FIGURE 1. A/D-D/A Circuit Block Diagram

The requirements for a filter which will give maximum bandwidth for information with minimum signal distortion has been defined in the Western Electric specifications for the D3-channel bank. Figure 2 is a graphical amplitude specification which meets the Western Electric and CCITT requirements for PCM systems. Filters that meet these specifications meet all amplitude requirements for high quality central office PCM transmission systems. The tight amplitude specifications are required because a signal may be converted from analog to digital to analog many times before a signal completes a telephone connection. If this were not the case the filter requirements could be relaxed.

Registered trademark of AT&T




FIGURE 2. Transmit Filter Gain Relative to Gain at 1000 Hz




FIGURE 3. Receive Filter Gain Relative to Gain at 1000 Hz

The receive filter at the output of the decoder has two functions. One function is to attenuate all frequencies above the usable voice band and the other function is to correct the amplitude response for the distortion introduced by the output sample and hold circuit. The amplitude of the receive signal is modified by the function:

$$A = \frac{\sin(\pi \cdot f/8000)}{(\pi \cdot f/8000)}$$

The receiver response is usually specified with a $\sin(x)/x$ input signal (where $x = \pi$ · f/8000). Figure 3 is a graphical amplitude specification for a PCM receive filter with $\sin(x)/x$ input that meets the Western Electric and CCITT requirements for PCM systems.

Another consideration which must be taken into account in a PCM system is the group delay distortion in the channel. The two most common ways of specifying the limits are differential delay between two frequencies and deviation from linear phase. These specifications are usually given as a system requirement which includes all circuits in the system from input to output. In a PCM channel almost all delay distortion is caused by the filters, so in practice the maximum distortion allowable per filter is slightly less than half of the total system specification. The typical specifications for either the transmit or receive filter are:

Differential Delay 1000 Hz to 2600 Hz $< 90 \mu s$ Differential Delay 600 Hz to 2800 Hz $<150 \mu s$ Figure 4 is the channel specification in terms of deviation from linear phase as defined by Western Electric for the D3 channel bank,

The National Semiconductor AF133 and AF134 are a pair of filters specifically designed for PCM applications. They are 5th order elliptic low pass filters which approximate the requirements of *Figures 2, 3* and *4* for use in high quality telephone PCM systems.

The AF133 transmit filter is a low pass filter that has maximum ripple of ±0.125 dB in the band from 300 to 3000 Hz and a minimum of 32 dB attenuation above 4600 Hz. This filter typically meets all specifications of Figure 2 above 300 Hz, but does not provide the attenuation at 60 Hz. The 60 Hz attenuation is required in two-wire systems such as those coupled to subscriber lines but not in four-wire systems used between central offices. Where 60 Hz rejection is required an additional high pass filter must be provided. A 3rd order high pass elliptic filter tuned at 240 Hz with 0.01 dB ripple and a shape factor of 3.87 will meet the requirement for 28 dB attenuation below 60 Hz.

The AF133 requires one external resistor to set the gain of the filter which can also be used to set the transmit channel gain. By varying the gain resistor from approximately 450 k Ω to 40 k Ω the gain will vary from +10 dB to –10 dB.

The AF134 receive filter is a modified low pass filter which has an amplitude response such that when a signal with $\sin(x)/x$ amplitude characteristic is inputted the output will approximate the response of Figure 3. The maximum ripple from 300 to 3000 Hz is ± 0.125 dB and the minimum attenuation above 4600 Hz is 28 dB. The typical response meets all requirements of Figure 3.

The input amplitude to the filter is not usually the amplitude required to the line, but by adding an external resistor to the filter the gain can be varied over a $\pm 20~\text{dB}$ range. An 11 k Ω resistor connected from output to pin

17 will decrease the gain by 20 dB and an 11 $k\Omega$ resistor from pin .16 to pin 18 will increase the gain by 20 dB.

The AF133 and AF134 filters are designed for use in systems which require tight tolerance on the quality of the signal transmission. Systems used for central office equipment and systems used to handle data as well as voice transmission require these filters. In applications where a single conversion from analog to digital to analog and only voice signals are handled, a simpler filter can be used. This type of system can be a local concentrator which combines a group of voice telephone lines for transmission over two pairs of digital lines instead of using a large number of analog lines. The AF132 Dual PCM Filter provides a transmit and receive filter in one package. Although the filters do not equal the performance of the AF133 and AF134, they provide enough filtering and amplitude correction to be used in single conversion voice-only systems. The advantages in using the AF132 are that it only requires half the power that two more complicated filters require, it requires only half the space, and it is lower in cost.

DUAL TONE MULTI-FREQUENCY FILTERS

The DTMF receivers used to detect signals from pushbutton telephones require at least two filters. In recent years single chip integrated circuits have been designed to detect the signaling tones and perform the logic functions required in DTMF receivers. These receivers still require input band splitting filters to separate the two input tones. Two such detectors are the Rockwell CRC8030 and the Mostek MK5102. The National Semiconductor AF121 and AF122 are bandpass filters which provide 40 dB separation between the bands. The AF121 and AF122 filters are 6th order elliptic bandpass filters. Each filter has 0 dB ± 0.5 dB gain at the center of the passband with a maximum ripple of ±2 dB peak-to-peak. The stop band rejection is greater than 40 dB. Figure 5 shows the typical amplitude response of the two filters.




FIGURE 4. Phase Bounds




FIGURE 5. Typical Amplitude Response

17

Figure 6 is the block diagram of a tone receiver using the AF121 and AF122 to split the input signal into a low group and a high group signal. The signals are next passed through AGC (automatic gain control) circuits which provide amplitude correction to equalize the signal level in the two channels and to provide a known level to the limiters. The limiters have a threshold setting circuit so signals which exceed the threshold will appear at the inputs of the digital tone detector.

The input bandpass filters reject the dial tone signals, when present, and provide enough rejection to noise and extraneous signals to assure a low error rate system. The AGC amplifiers equalize the tone levels in each band, which allows the detection of signals with large twists. The AGC amplifiers also provide up to 24 dB gain to the tone signal, allowing operation over a wide range of input levels.

The National Semiconductor AF104 AGC amplifier is a linear fixed gain device with an input attenuator which is controlled by the average output amplitude. Additional circuitry provides fast recovery when a burst of signal is applied to the input. The typical recovery time of the circuit is one half cycle of the input frequency.

The limiters can be built of discrete components using a comparator such as the National Semiconductor LM339. The limiter threshold can be set by using the internal reference of the AF104, which is a +5 volt regulator. This provides a stable threshold which is independent of the system power supply. Since none of the analog circuits are dependent on the power supply for a reference and all the circuits have good common-mode rejection, a simple power supply is all that is required so long as the supply voltages remain greater than 9 volts.

CONCLUSION

Thick film hybrid circuits are being used in telecommunications systems to provide filtering and other system functions because of their small size. In PCM systems the precision required for the transmit and receive filters can be provided by actively trimmed hybrid circuits. Hybrid circuits such as active filters and AGC amplifiers can provide the signal processing required for digital tone detectives. By using active filters with good rejection to out-of-band signals, low error rate systems can be built using digital tone detectors.




FIGURE 6. Tone Receiver Block Diagram

Applications of Wide-Band Buffer Amplifiers

National Semiconductor Application Note 227 James Wong Jim Sherwin



INTRODUCTION

The LH0002, LH0033 and LH0063 are wide-band, high current, unity gain buffer amplifiers. They are intended for use alone or in closed-loop combination with op amps to drive co-axial cables and capacitive or other high-current loads. Features and characteristics of these buffers are summarized in Table I. All are active trimmed for low unadjusted output offset voltage and uniform performance. Good thermal coupling between dice is achieved by hybrid thick-film construction on ceramic substrates.

Part I analyzes the AC and DC equivalent circuits.

Part II is a comprehensive guide to applications techniques and shows how to get optimum performance under a variety of circumstances.

Finally, Part III illustrates these techniques in some specific applications including drivers, sample-and-hold amplifiers and active filters.

LH0002 Low Frequency Operation

The LH0002 circuit shown in *Figure 2* is a compound emitter-follower with small-signal current gain of approximately 40,000 (product of first and second stage betas).




FIGURE 1. LH0002 Simplified Output Stage




FIGURE 2. LH0002 Schematic Diagram

I. CIRCUIT DESCRIPTIONS

General

The three buffer amplifiers share a similar class AB emitter-follower output stage as shown in Figure 1. The symmetrical class AB amplifier output provides current sourcing or sinking and relatively constant low impedance to the load during positive and negative output swing. The input stage of the LH0002 consists of a complementary bipolar emitter-follower. The LH0033 and LH0063 employ junction FETs configured as source-followers, thereby achieving several orders of magnitude improvement in DC input resistance over the LH0002. In each case, the output stage collectors are uncommitted to allow the use of current limiting resistors in series with either or both output collectors.

TABLE I. BUFFER AMPLIFIER TYPICAL CHARACTERISTICS

Parameter	Conditions	LH0002	· LH0033	LH0063	Units
DC Output Current Continuous		± 100	± 100	± 250	mA
Peak Output Current		± 200	± 250	± 500	mA
Slew Rate	$R_L = 1 \text{ k}\Omega, R_S = 50\Omega$	200	1500	6000	V/μs
Bandwidth, 3 dB		50	100	180	MHz
Voltage Gain	$V_{1N} = 1V@1kHz, R_L = 1k$	0.97	0.98	0.98	V/V
Output Offset Voltage	$T_C = 25$ °C, $R_S = 100$ kΩ ($R_S = 300\Omega$ for LH0002)	± 10	±5	± 10	m∨
Input Bias Current	T _C = 25 °C	6 μΑ	50 pA	100 pA	
Output Resistance		6	6	1	Ω

Operation is symmetrical, and the circuit may be analyzed by considering only the upper or the lower half of the circuit as redrawn in *Figure 3*. Input stage operating current is determined by R1 in conjunction with supply and input voltages. For $V_{IN} = 0$ and $V_S = \pm 15V$, first stage quiescent current is typically:

$$I_C = \frac{V_S - V_{BE} - V_{IN}}{R_1} = \frac{15 - 0.63 - 0}{5000\Omega} = 2.88 \text{ mA}$$
 (1)

The normal production variation of I_C is $\pm 5\%$.

The emitter-base junctions of the first and second stages appear in series between input and output terminals, therefore the output offset voltage for $V_{IN} = 0$ is the difference in base-emitter junction voltages of a PNP and an NPN transistor. This is true for both upper and lower halves of the circuit, so there is no conflict between the two circuit halves. Output stage quiescent current will equal that of the input stage if the transistors are matched and at equal temperatures. This establishes a class AB bias in the output stage so there is no class B crossover distortion in the output, Resistors R3 and R4 inserted in the output emitter circuits minimize the effect of unmatched upper and lower circuit halves and limit the potential for thermal runaway due to input and output stage temperature differences. There is no thermal runaway if operation is confined within data sheet limits.

Maximum output current is dependent on the supply voltage, R1, Q3 current gain, and the output voltage. Maximum current is available when $V_{\rm IN}$ rises sufficiently above $V_{\rm OUT}$ that Q1 is cut off. Under this condition, the 5k resistor supplies base current to Q3, and the maximum output current is:

$$I_{O(MAX)} = \frac{V_S - V_{BE3} - I_O R3 - V_O}{R1/\beta_3}$$

$$= \frac{V_S - V_{BE3}}{R1/\beta_3 + R3 + R_L} \approx \frac{V_S - 0.7}{30 + R_L}$$
(2)

where $\beta_3 \cong 200$.




FIGURE 3. LH0002 Half Circuit

If $V_S=\pm 15V$, the LH0002 can theoretically deliver about 500 mA peak into a shorted load (in practice, only 400 mA peak can be realized, for the current density in the output transistors limits the beta to about 150) or 180 mA peak into 50 Ω . Current limiting may be employed for short circuit protection (see section on Current Limiting).


The voltage gain of the LH0002 is slightly less than unity and is a function of load as with any emitter-follower. It is dominated by the finite output resistance of the output stage. Hence, the gain analysis for all three buffers can utilize the hybrid π model as shown in Figure 4. Note that r_{e3} is the emitter dynamic resistance of Q3 and is load-current dependent. The gain expression written as a function of load resistance and input voltage is:

$$A_{V} \approx \frac{R_{L}}{R_{L} + R3 + r_{e3}} = \frac{R_{L}}{R3 + R_{L} \left(1 + \frac{0.026}{V_{O} + 0.003R_{L}}\right)}$$

$$= \frac{R_{L}}{R3 + R_{L} \left(1 + \frac{0.026}{V_{IN}}\right)} \Big|_{V_{IN} > 0.1V}$$
(3)

Voltage gain could range from 0.996 for $R_L=1~k\Omega$ to 0.978 for $R_L=100\Omega$ at 10V input. In contrast, the same loads would yield gains of 0.973 to 0.956, respectively, for an input of 1V because r_{e3} would be somewhat larger.

Because of the inherent current-mode feedback, initial offset error is typically 10 mV with a finite (300 Ω) series input resistance. Even with unsymmetrical supplies, V_{OS} increases only an additional 3 mV per volt of supply differential. Usually this error component may be ignored as it is relatively small compared to the large-signal error predicted by equation (3) when driving heavy loads.



Where: $r_{e3} = 0.026/I_0$

FIGURE 4. Equivalent Model of LH0002

LH0002 High Frequency Operation

The high frequency response is limited primarily by internal circuit capacitances; most significant are the junction capacitances shown in *Figure 5*.

Since the base-emitter junction capacitances of emitterfollowers see little effective junction voltage change, they may be neglected in the following first-order analysis. For the transistors used we may also assume that the transistor delay and transit time effects are overshadowed by the RC effect. We can then simplify the halfcircuit to that of *Figure 6*: a single transistor emitterfollower plus an equivalent load reflected from the output stage.

Evaluation of the transfer function of equation (4) as derived from *Figure 6b* indicates that the input pole dominates for finite source resistance.

$$\frac{e_{o}(s)}{e_{in}(s)} = \frac{\left(\frac{R2}{R2 + R_{S}}\right) \left(\frac{\beta_{3}R_{L}}{\beta_{3}R_{L} + r_{out}}\right)}{\left[1 + s\left(R2\|R_{S}\right)C'_{CB1}\right]\left[1 + s\left(r_{out}\|\beta_{3}R_{L}\right)C_{CB3}\right]}$$
(4)
$$\frac{A_{V} \text{ (low frequency)}}{(1 + sR_{S}C_{CB1})(1 + sr_{e1}C_{CB3})}$$

To illustrate, for $R_S = 300\Omega$, the primary pole is predicted to occur at about 60 MHz, a close correlation to the real value, while the output pole is well beyond 1 GHz. The implication of this analysis is quite significant—the fundamental bandwidth of the LH0002 is a function of the input source resistance within a reasonable range of 50Ω to 300Ω . For the case of $R_S = 50\Omega$, the resulting bandwidth is well above 100 MHz




FIGURE 5. LH0002 High Frequency Circuit







FIGURE 6a. LH0002 Simplified Mirror-Half Input Stage

FIGURE 6b. Hybrid π Model






c. Negative Pulse Response



b. Positive Pulse Response



d. Positive Pulse Response

FIGURE 7. LH0002 Pulse Response

LH0002 Large Signal Pulse Response

OUTPUT

Figure 7 shows the typical large signal pulse response of the LH0002.

LH0033 Low Frequency Operation

The LH0033 circuit can be described in simplified form, *Figure 8*, as a source-follower plus a balanced emitter-follower. The complete circuit is shown in *Figure 9*.




FIGURE 8. LH0033 Simplified Circuit

When Q1 and Q2 are well matched, offset voltage and drift will be low because the gate-source voltage of Q2, V_{GS2} , is set \cong 2 V_{BE} , thus forcing $V_{GS1} = V_{GS2}$ due to the matching when operating at equal currents. However, as load current is drawn from the output, Q1 and Q2 will drift

at slightly different rates as I_{D1} will no longer equal I_{D2} by the difference in output stage base current. Resistor R2 is trimmed to establish the drain current of current-source transistor Q2 at 10 mA, and R1 is trimmed for zero offset.




FIGURE 9. Complete LH0033 Schematic Diagram

The same current flowing through Q2 also flows through Q1 and R1, causing a gate-source voltage of approximately 1.6V. The 10 mA flowing through R1 plus Q3's V BE of 0.6V causes $V_{OUT} = 0$ for $V_{IN} = 0$. The output stage current is established to be approximately equal to that of the input stage by Q3 and Q4.

Voltage gain of the LH0033 is the product of the 1st and 2nd stage gains taken independently. The analysis of each is shown in Figure 10. We can write the total amplifier gain expression as:

$$A_{V} = \frac{1}{1 + 2/R_{+} + 167/R_{-}R_{+} + 026/V_{-}}$$
 (5)


where $\beta_5 \approx 200$.

LH0033 High Frequency Operation


0.95 for a 50Ω load at 10V output.

Low frequency performance is modified at high frequencies by the increasing effect of transistor junction capacitance. Transistors Q3, Q4 and the output emitterfollower pair contribute only minor incremental effect on the first-order high frequency equivalent circuit so they may be omitted to yield the simplified model appearing in Figure 11. Modeling of transistor Q1 reduces the circuit to that of Figure 12.

Voltage gain is predicted to be 0.995 for a 1 k Ω load, and



a. Hybrid π Model of FET Source-Follower Including **Effect of Output Load**



b. Output Stage Gain with the Effect of Emitter **Dynamic Resistance**

FIGURE 10. Voltage Gain Analysis of the LH0033




FIGURE 11. LH0033 Simplified Circuit

FIGURE 12. LH0033 High Frequency Circuit Model

Capacitors C_{CB5} and C_{CB6} are collector-base junction capacitances of Q5 and Q6, typically 3 pF each. C_{GD1} and C_{GD2} are the gate-drain capacitances of the FETs, typically 3.5 pF each. The frequency-dependent transfer function of the circuit is:

$$\frac{e_0(s)}{e_{in}(s)} = \frac{R_L/(R_L + R1)}{[1 + s R_S C_{GD1}][1 + s (R_u || R_L) C_L]}$$
(6)

Notice that unlike the LH0002, the output pole $(s=-1/R_{\mu}C_{L})$ dominates the primary frequency response roll-off occurring at about 100 MHz with an input source resistance $R_{S}=50\Omega$. The user is cautioned that as R_{S} increases, the secondary (input) pole will begin to take effect. To illustrate, for $R_{S}=300\Omega$, the secondary pole will have moved from 900 MHz at $R_{S}=50\Omega$ to about 150 MHz.

LH0033 Slew Rate

The slew rate of the buffer is predicted by equation (7),

$$\frac{dv}{dt} = \frac{I}{C_L} \tag{7}$$


where I is the input stage current available to charge the circuit capacitance C_{L} .

With the LH0033, the positive slew is 2-3 times greater than the negative slew. The pulse response in *Figure 13* illustrates this. The reason is that during positive slew, the peak charging current is limited by the value of R1 plus R_S when the FET gate-source junction is forward biased. This could be 30 mA- 40 mA peak, allowing a typical slew rate of 3,000 $V_{l\mu}$ s.


The LH0033 negative-going slew is limited by its input stage quiescent current of 10 mA established by the FET current source. As the input transistor tends to shut off, the circuit capacitance discharges into the current source (sink) at a rate of 10 mA. Therefore, the slew rate is computed to be:

$$\frac{dv}{-} = \frac{10 \text{ mA}}{-} = 1,050 \text{ V/}\mu\text{s}$$


 $\frac{dv}{dt} = \frac{1,050 \text{ V/}\mu\text{s}}{9.5 \text{ pF}}$



a. Positive Pulse Response



b. Negative Pulse Response



c. ±10V Pulse Response

FIGURE 13. LH0033 Large Signal Pulse Response

LH0063 Low Frequency Operation

The LH0063 exhibits several times the slew rate and bandwidth of the LH0033 due to a higher input stage operating current. The push-pull design of the first stage also allows the input FETs to be forward biased for either positive or negative-going input signals. The schematic diagram of Figure 14 shows a pair of complementary FETs at the input stage. Transistor Q1 is biased by the current source Q4. Resistor R1 is trimmed for a 30 mA input stage operating current. Similarly, Q2 is biased to 30 mA by the current source Q3 and R2. Transistor Q5 and resistors R3 and R4 establish a 2VBE forward diode equivalent between the Q6 and Q7 bases. These resistors are trimmed such that the output stage operates at a quiescent current of about 1 mA. Each FET gate-source voltage cancels each output transistor V_{BE} drop. Hence, the output of the buffer sits at OV for an input OV. The zero-offset voltage-follower action holds for any input voltage within the buffer operating voltage range.

Because of the high current drive capability, multiple output transistors are employed to limit output transistor current density. Four output degeneration resistors of 1Ω each help to prevent thermal runaway.

The DC voltage gain equation is similar to that of the LH0033. Equation (5) may be used without introducing significant error. It needs modification only because of the multiple transistor output stage. Therefore, the LH0063 voltage gain equation is approximately:

$$A_{\gamma} = \frac{1}{1 + 0.5/R_{L} + 1/g_{fs1}\beta_{6}R_{L} + 0.026/2V_{IN}}$$
 (8)

where: $\beta_6 \approx 200$, $g_{fs1} \approx 0.010$ mho.




FIGURE 14. Complete LH0063 Schematic Diagram

LH0063 High Frequency Operation


The high frequency equivalent circuit may omit the output stage, including only its load effect. The two mirrored half-circuits, consisting of a pair of complementary junction FETs and their respective current sources, can be reduced to a single half-circuit with the combined effect of both as shown in *Figure 15*.

The frequency-dependent transfer function of the LH0063 as derived from *Figure 15b* is:


$$\frac{e_{o}(s)}{e_{IN}(s)} = \frac{R_{L}/(R_{L} + 1/2g_{fs1})}{[1 + s2R_{9} C_{GD1}][1 + s\left(\frac{1}{2g_{fs1}} \| R_{L}\right) C_{L}]}$$

$$= \frac{A_{v} (low freq.)}{[1 + s2R_{9} C_{GD1}][1 + s\left(\frac{1}{2g_{fs1}}\right) C_{L}]}$$
(9)

Similar to the LH0033, equation (9) indicates that the device output pole (s = $-2g_{\rm fs1}/C_{\rm L}$) dominates for small value input source resistance (R9 = 100Ω). Using the parameter values given in Figure 15b, equation (9) predicts the primary pole to occur at about 190 MHz, and the secondary (input) pole at beyond 300 MHz.




a. Lumping the Combined Effects of Two Complementary Input Stages




GD1≅CGD4 = 3.5 pF

b. Hybrid π Model of the Source Follower Substituted in the Composite Model

FIGURE 15. LH0063 Simplified High Frequency Circuit Model





a. Positive Pulse Response

b. ±10V Pulse Response

FIGURE 16. LH0063 Large Signal Pulse Response

LH0063 Large Signal Pulse Response

Figure 16 demonstrates the large signal pulse response capability of the LH0063 under different load conditions. Note the higher positive as well as negative-going slew rate achieved with the complementary FET input stage operating at higher current, a response superior to that of the LH0033.

II. APPLICATIONS INFORMATION

Circuit Layout Considerations

Circuit layout is one of the most important areas of high frequency circuit design. A sound design may yield only marginal performance when insufficient attention is given to circuit layout. This will be particularly important when the buffers are used with an op amp in a closed loop or when using very high frequency devices. The full performance capability of this family of buffers may be realized by following a few basic rules on circuit layout.

Good high frequency layout practice requires use of a ground plane wherever possible. A ground plane provides shielding (isolation) as well as a low-resistance, lowinductance circuit path to reduce undesirable high frequency coupling. In some cases, signal paths should be shielded by a surrounding ground plane to minimize stray signal pick-up; however, this shielding can cause increased stray capacitance which may be harmful at high impedance points in the circuit. Some care and judgement must be exercised in the amount and spacing of shielding ground plane areas. IC sockets should be avoided if possible because the increased inter-lead capacitance may degrade bandwidth or increase feedback capacitance in gain stages. Input and output connections should be kept short for compact physical layout and minimum coupling. When used with an op amp, layout should minimize capacitance from output to feedback point and from feedback summing junction to ground. Supply and output signal traces should be as wide as practical for these high-current devices.

Power Supply Decoupling

The positive and negative power supply terminals of the devices must be bypassed to ground with one or two 0.1 μF monolithic ceramic capacitors. They should be placed no more than 1/4 to 1/2 inch from the device pins. In difficult cases with the LH0033 and in all cases with the LH0063, a 4.7 μF solid tantalum bypass should also be added at both the plus and minus supplies. The circuit board trace between capacitor ground points should be short and of low inductance.

Compensation

The three buffer amplifiers are inherently stable in applications with resistive loads and adequate supply bypassing. However, oscillation may occur in cases where a capacitive load of 100 pF or more is present. A series input resistance of $500\text{-}300\Omega$ will prevent this oscillation by compensating the negative inputresistance seen as a result of the reflected capacitive load. All source, cathode, or emitter-followers are subject to this phenomenon which is a result of transit time through the active region of the devices.

When these buffer amplifiers are placed within the feed-back loop of a high-gain op amp, the phase margin of the operational amplifier is reduced by an additional amount equal to the phase lag of the buffer. Readjustment of circuit compensation may be required to insure stability. For additional information see the section on Closed-Loop Feedback Applications.


Power Dissipation and Device Rating


Each data sheet specifies the conditions for safe operating power dissipation. These limits must be observed for both continuous and pulsed conditions. Figure 17 shows the power dissipation limits versus temperature for each device, both with and without heat sinks. To compute total power dissipation, the standby power must be added to the load-related power.


The standby power drain is computed from the device DC operating current and its operating voltage:

$$P_{\text{standby}} = (V_S^+ - V_S^-) I_S \tag{10}$$

The load-related power is the average power dissipated in the output stage. It may be estimated as the product of average current delivered to the load and the average voltage across the output stage. Because of the highcurrent capability of the buffers, it is essential to observe the device dissipation limits. Safe operating areas for each buffer are presented in Figure 18. A note of caution: these plots are valid only for 25°C ambient. Additional power derating based on the power derating curves of Figure 17 is mandatory for operation at higher ambient temperature.










b.

FIGURE 17. Device Power Dissipation







b.

DC BREAKDOWN

CASE POWER DISSIPATION

AMBIENT POWER DISSIPATION

FIGURE 18. Safe Operating Areas at 25°C and $V_S = \pm 15V$

Peak Power Dissipation

An often overlooked power dissipation factor exists when driving a reactive load. Consider the LH0002 with a possible 400 mA peak current drive capability when driving 10V square pulses into 1000 pF. At the rising edge, the upper drive transistor charges the capacitor at its limiting current. The charging waveform is not linear, in fact it approaches a logarithmic curve because the resistor R1/β3 appears as the principal value of charging resistance [see equation (2)]. The instantaneous power dissipation is simply the product of V+ and IO(MAX), or 6W, with occurrences at the positive and negative leading edges. Once the load capacitor is charged, the negative leading edge instantaneous peak power is somewhat greater because the power dissipated in the lower output transistor is $(V_0 - V^-)I_0 = 25I_0$. The PNP pull-down transistor has slightly lower β , limiting peak current to less than 400 mA, therefore the peak negative edge power is just under 10W in this instance.

Figure 19 indicates the output voltage and current relationships as well as the power dissipation versus time for the pulse waveform into a capacitive load.

Obviously, the average power dissipation under peak current drive conditions is dependent upon the pulse repetition frequency, and becomes increasingly dominant as the PRF increases.

Because each of the buffer amplifiers may be operated on dissimilar supply voltages for input and output stages, device power dissipation is reduced by lowering the output stage supply voltages while retaining the input stage supplies at a higher level for best current driving capability. The limiting factor is, of course, a reduced output voltage swing.

Current Limiting

Current limiting may be provided in either of two ways: by adding series resistors at the collectors of the output stage, or by a single series resistor at the buffer output. The first method (*Figure 20*) is preferred as there is little effect on output resistance and peak current drive. However, the output voltage swing is reduced by the voltage drop across these resistors. Their value is determined as follows:

$$R_{LIM} = \frac{V^{+}}{I_{SC}^{+}}, \frac{V^{-}}{I_{SC}^{-}}$$
 (11)

where $I_{SC}\!=\!100$ mA for LH0002 and LH0033, and 250 mA for LH0063.





FIGURE 19. Peak Power Dissipation Into Pure Capacitive Load

PEAK POWER

Pto = (15V - 0V) (0.4A)
= 6 WPEAK

Pto = [10V - (- 15V)] (0.4A)

= 10 WPEAK



*LH0033 and LH0063 only

FIGURE 20. Current Limiting using Collector Resistors

The output collectors should be bypassed with 0.01 μ F capacitors in addition to the normal supply bypassing, as shown in *Figure 20*. The 0.01 μ F capacitors will allow full output voltage and current on an instantaneous basis for transient pulses yet at the same time prevent output stage resonant oscillation.

Alternate active current limit techniques that retain almost the full DC output swing are shown in Figure 21. In these circuits, the current sources are saturated during normal operation and thus apply nearly full supply voltage to the load. Under fault conditions, the voltage decreases as determined by the overload.

For Figure 21a, the limit-set resistor is set for 60 mA.

$$R_{LIM} = V_{BE}/I_{SC} = 0.6V/0.06A = 10\Omega$$

In Figure 21b, the current limit has been set to 200 mA.

$$R_{LIM} = \frac{V_{BE}}{I_{SC}} = \frac{0.6V}{0.2A} = 3.0\Omega$$

For applications where the buffers are inside the feedback loop of an op amp such as LH0032, LH0024, LH0062, or LM118, a single current limiting resistor may be placed inside the feedback loop at the buffer output as shown in Figure 22. Its value is also computed as $R_{LIM} = V^+/I_{SC}$.

Heat Sinking


In order to utilize the full drive capabilities of these devices, low thermal resistance heat sinks should be used. The cases of all three devices are isolated from the circuit and may be connected to system ground or to the buffer output as desired. The following list gives thermal resistance of various heat sinks available for the buffers.


TABLE II. HEAT SINKS FOR LH0033 AND LH0063

I HOOS

LH0063

Thermalloy 2240A, 33 °C/W Thermalloy 6002B-19, 6 °C/W Wakefield 215CB, 30 °C/W IERC LAIC3B4BC IERC UP-TO8-48CB, 15 °C/W 7 °C/W





*LH0033 and LH0063 only

FIGURE 21. Current Limiting using Current Sources

17

Capacitive Loads

All three devices are capable of driving relatively high capacitive loads. Because capacitive loads on emitter-followers are reflected to the input as negative resistances, it is necessary to add some series compensating positive real resistance; 500-3000 is usually sufficient. An alternative is to insert the current limiting resistor at the output as shown in Figure 22. This will isolate the capacitive load from the buffer.

Any of the buffers can drive twisted pair, shielded or coaxial cables, or other reactive loads. For all practical purposes, an unterminated coaxial cable presents a capacitive load to the driver. On the other hand, terminated coaxial cables appear as resistive loads, and therefore may not require the compensation for capacitive loads. Don't forget consideration of peak power dissipation when driving cable loads, since they may represent capacitive loads (see section on Peak Power Dissipation).

Offset Voltage and Adjustment

Offset voltage is measured with $V_{\rm IN}=0$. As $V_{\rm IN}$ and $I_{\rm L}$ are increased, the apparent offset voltage will change. This is due primarily to a gain which is less than unity (inherent in an emitter-follower). The effect of this is discussed in detail in the section on Circuit Description. Both the LH0033 and LH0063 have provisions for offset voltage adjustment. When not required, the OFFSET ADJUST pins of these two devices should be shorted. When adjustment is desired, they should be open-circuited, and the external adjustment is accomplished with a 200 Ω variable resistor inserted between V^- and pin 7 of the

LH0033 or pin 6 of the LH0063. It is good practice to insert a 20Ω resistor in series with the variable resistor to limit excessive power dissipation at the input stage when the pot is at minimum value. The offset adjustment range is typically $\pm\,400$ mV.

When a buffer amplifier is used as a current booster in conjunction with an operational amplifier, as in *Figure 22*, there is usually no need for output offset adjustment, since the offset is reduced by the open-loop to closed-loop gain ratio.

The total offset of the closed-loop circuit is:

$$V_{OS(TOTAL)} = V_{IOS} \pm V_{OOS} \frac{A_{CL}}{A_{OL}}$$
 (12)

where: V_{IOS} = input offset voltage, V_{OOS} = buffer offset voltage.

Slew Rate

Slew rate is the rate of change of output voltage for largesignal step input changes. For resistive load, slew rate is limited by Internal circuit capacitance and operating current. Figure 23 shows the slew capabilities of the buffers under large-signal input conditions.

However, when driving capacitive load, the slew rate may be limited by available peak output current according to the following expression.

$$dv/dt = I_{pk}/C_L$$
 (13)






FIGURE 22. Current Limiting Inside an Amplifier/Buffer Loop



a. LH0033 Slew Response



b. LH0063 Slew Response

FIGURE 23. Positive and Negative Slew of Each Buffer

Note that the peak current available to the load decreases as C_L charges [see equation (2)]. Figure 24 illustrates the effect of the load capacitance on slew rate for the three buffers. Slew rate tests are specified for resistance and/or very small capacitance load, otherwise the slew rate test would be a measure of the available output current. For highest slew rate, it is obvious that stray load capacitance should be minimized.





FIGURE 24. Slew Rate vs Load Capacitance

Distortion


The output stage of the three buffer amplifiers are biased at 1 mA to 10 mA to remove any possibility of crossover



distortion. The LH0063 may exhibit a small amount of crossover distortion in some circumstances due to the relatively low 1 mA output stage bias. The heavy local feedback inherent in emitter-follower or source-follower operation provides a very low distortion output. The remaining distortion (<0.1%) is primarily due to the modulation effect of non-constant V_{CE} as the output voltage changes.

Closed-Loop Feedback Operation

Any of the buffer amplifiers may be used inside an op amp feedback loop. When this is done, the additional phase lag introduced by the buffer must be included in loop stability consideration. With most op amps, the bandwidth of these buffers is so great that the op amp totally controls the loop stability. However, when using very wide-band op amps such as the LH0024, LH0032, and LH0062, the small additional phase lag of the buffers should be taken into consideration. Figure 25 presents the Bode plots of gain and phase for the three buffers. The phase margin and open loop frequency response is altered by the additional pole(s) contributed by the buffer. The buffer phase shift is algebraically summed with the op amp phase shift, and may cause a stable op amp loop to become marginally stable depending upon the relative positions of the op amp and buffer poles. In general, the buffer bandwidth should significantly exceed that of the op amp, so that the loop performance will be determined solely by the op amp.







FIGURE 25. Phase-Gain Relationships of Buffers

III. APPLICATIONS CIRCUITS

Because of their high current drive capability, the LH0002, LH0033 and LH0063 buffer amplifiers are suitable for driving terminated or unterminated coaxial cables, and high current or reactive loads. Current limiting resistors should be used to protect the device from excessive peak load currents or accidental short circuit. There is no current limiting built into the devices other than that imposed by the limited beta of the output transistors. Figure 26 shows a coaxial cable drive circuit. The 43\Omega resistor matches the driving source to the cable; however, its inclusion will rarely result in visible improvement in pulse response into a terminated cable. If the 43\Omega resistor is included, the output voltage to the load is

about half what it would be without the near end termination.

The LH0033 and LH0063 are useful in high speed sample-and-hold or peak detector circuits because of their very high speed and low-bias-current FET input stages. The high speed peak detector circuit shown in Figure 27 could be changed to a sample-and-hold circuit simply by removing the detector diode and the reset circuitry. For best accuracy, the circuit offset may be trimmed with the 10 k Ω offset adjustment pot shown. The circuit has a typical acquisition time of 900 ns, to 0.1% of final value for 10V input step signal, and a droop rate of 100 μ VIms. Even faster acquisition time can be achieved by reducing the hold capacitor value.



* For: LH0002, $R_{LIM} = 100\Omega$, 1W LH0033, $R_{LIM} = 100\Omega$, 1W LH0063, $R_{LIM} = 60\Omega$, 5W

* *Jumper for LH0033 and LH0063 only.

FIGURE 26. Coaxial Cable Drive Circuit




FIGURE 27. High Speed Peak Detector with Hold and Reset Controls

The LH0033 may be used as a cable-shield driver as shown in *Figure 28*. The advantage is that the source driver is not required to charge the line capacitance of the unterminated coaxial cable, and indeed does not need to match its line impedance; therefore, high speed data transmission is permitted.

The buffers may be used with a single supply without special considerations. A typical application is shown in Figure 29. The input is DC biased to mid-operating point and is AC coupled. Its input impedance is approximately 500 k Ω at low frequencies. Note that for DC loads referenced to ground, the quiescent current is increased by the load current set at the input DC bias voltage.

The high input impedance of the LH0033 and LH0063 are suitable for active filter applications. A basic two pole, high pass filter is diagrammed in *Figure 30* using the LH0033. The circuit provides a 10 MHz cutoff frequency. One consideration of the filter is its apparent gain change due to the finite output impedance of the amplifier, which affects the overall gain and the damping factor of the filter stage. Resistor R3 ensures that the input capacitance of the amplifier does not interact with the filter response at the frequency of interest.

An equivalent low pass filter is similarly obtained by capacitance and resistance transformation.




FIGURE 28. High Speed Shield/Line Driver

FIGURE 29. Single Supply AC Buffer Amplifier




FIGURE 30. Wide Band Two Pole High Pass Filter

Another filter application is that of a high frequency notch filter, as shown in *Figure 31*. It takes advantage of the buffer's very high slewing capability. Component value sensitivity is extremely critical, as are temperature coefficients and matching of the components. Best performance is attained with perfectly matched components and when the gain of the amplifier is unity. To illustrate, the quality factor Q is very high as amplifier gain approaches 1 with all components matched (in fact, theoretically it approaches ∞) but decreases to about 12.5 with the amplifier gain at 0.98.

The most common use of the buffers is inside an op amp feedback loop as shown in Figure 32. The chart in the

figure shows the ideal match of the buffer family to most popular operational amplifiers.

REFERENCES

George S. Moschytz, "Linear Integrated Networks Design," Ch. 3, Active Filter Building Blocks.

"Application of the LH0002 Current Amplifier," National Semiconductor Corporation, AN-13, September 1968.

B. Siegel and L. Van Der Gaag, "Applications For a New Ultra-High Speed Buffer," National Semiconductor Corporation, AN-48, August 1971.





FIGURE 31. 4.5 MHz Notch Filter



 Op Amp
 Recommended Buffer

 LM101, LM108, LM741, LF151 LH0022, LH0042, LH0052
 LH0002 LH0032

 LF155, LF156, LF157, LH0024, LH0032
 LH0033
 RSC = VS ISC

 LH0024, LH0032
 LH0063
 ISC

FIGURE 32. Using Voltage Follower as Output Buffer

Introduction to Practical Fiber Optics

National Semiconductor Application Note 244 Eric Miller



Introduction

We have all heard a great deal about fiber optics in the past number of years. Unfortunately, most of the discussion is about very high performance communications links. 200 Mbit, 20 Kilometer repeater-less links, jeweled connectors, solid state cooled lasers for transmission, and avalanche photodiodes for reception seem to be the rule. There is another side to fiber optics which is usually neglected, and that is the under-a-kilometer, less-than-50-Mbit fiber optic links. It is the purpose of this application note to de-mystify fiber optics in general, and to bring it into the designer's arsenal of problem-solving tools. We will primarily discuss fiber optic communications from a digital standpoint, but touch on a few analog applications. Fiber optic cable and connectors will be presented, followed by output transducers and transmitter circuitry, and finally input transducers and receiver circuitry.

First, however, we should review the fundamental advantages that fiber optics can bring. Superb electrical isolation can be obtained which also eliminates many grounding and safety-related problems. Fiber optic cable at this time is cost competitive with coax, and

prices will drop dramatically as volume increases due to improved production techniques and abundant raw material (sand), its small size, light weight, and ruggedness surpass copper wire in every respect. Compared to coaxial cable, fiber optic cable significantly reduces signal attenuation while providing a much wider bandwidth. Crosstalk between adjacent pairs of optical fibers is eliminated by simply inserting each fiber in an opaque sheath. Fiber optic cable is EMI and RFI immune; neither is it susceptible to nor does it emit electromagnetic radiation.

Figure 1 shows a simplified diagram of a fiber optic link. An analog or digital input is conditioned by the transmitter circuitry and drives either an LED or semiconductor laser diode. This modulated light is launched into a fiber optic cable, terminated with the desired connectors on both ends. At the receiving end, a PIN photodiode or avalanche photodiode converts the incident light to a low level current which is processed by the receiver circuitry to provide a useful analog or digital output. Full duplex operation would require two such links.




Figure 1: Simple Fiber Optic, Data Link

Fiber Optic Cable

An end view and a cutaway view of a single stepped index optical fiber is shown in Figure 2. A stepped index fiber refers to the abrupt change in the index of refraction between the core and the cladding. All transmission of light occurs within the core. Given a core index of refraction n1 and a cladding index of refraction of n2, there will be a critical angle such that any light ray entering the core at less than that critical angle will be totally reflected. It is in this manner that light will propagate down the length of the optical fiber. This mechanism also gives rise to the term numerical aperture. The numerical aperture is defined as the Sine of the aforementioned critical angle, as shown in Figure 3. The numerical aperture defines a cone in which incident light may be launched into the cable, and in which light will emerge from the cable. The smaller the given numerical aperture, the more difficult it is to launch light into the fiber.




Figure 2: Stepped Index Fiber Cross Section




Figure 3: Numerical Aperture

Fiber Attenuation

The most important fiber specification is usually its attenuation characteristics. Specified at a given wavelength, the attenuation is measured in decibels per kilometer. Optical fibers are available whose attenuation can range from 0.2dB/km to 10.000dB/km. Figure 4 shows a simple example. We will suppose that we have an optical fiber whose attenuation at the wavelength of interest is 10dB/km. Light levels are measured in terms of power, and often expressed as dBm, i.e., referenced to 1 mW. Therefore, if we launch 100 µW of light into the cable (-10dBm) and the cable is 1km long, the light power at the receiving end will be $10\mu W$ or -20 dBm. As previously mentioned, we must know the wavelength at which we are going to operate. Most red LED's emit light at 660 nM, yellow at 585 nM, green at 565 nM and infrared (IR) at 900 nM. Figure 5 shows a typical fiber's attenuation versus wavelength characteristics. Note that the attenuation can vary widely depending upon the chosen wavelength. A green LED would be attenuated by 18dB/km, a red LED 11dB/km. An IR LED would be significantly attenuated by 90dB/km. Figure 6 shows a somewhat better behaved wavelength-attenuation graph. This happens to be for a graded index fiber. Graded index refers to the index of refraction gradually decreasing as the distance away from the center of the cable. Note that there is no single wavelength that is optimum for all fibers. Careful consideration must be given to selecting the appropriate cable for use with the chosen emitter wavelength.




Figure 4: Fiber Attenuation (dB/km)




Figure 5: Typical Fiber Attenuation versus Wavelength (Step Index)



Each fiber has a characteristic numerical aperture which is usually between 0.2 and 0.4. This corresponds to light entry half angles of 11 to 24 degrees respectively. Large bandwidth low attenuation cables typically exhibit smaller numerical apertures. The core index of refraction is usually given in a data sheet; we can then calculate the propagation delay down a given length of cable. The propagation speed is simply the speed of light divided by the core index of refraction. For example, if a fiber's core index of refraction is 1.5, then the speed at which light will travel down the fiber is 2X108 meters per second. Thus it will take 500 nanoseconds for light to travel to the end of a 100 meter cable.

Bandwidth

We also need to know the bandwidth of the cable chosen. This specification may be given as MHz/km or as a more obtuse spec; -3dB intermodal dispersal expressed in ns/km. A 200 MHz/km cable will exhibit an attenuation of -3dB at 200 MHz at the end of a 1-km long cable. To calculate the bandwidth constraint from the intermodal dispersion expressed in ns/km, simply divide 0.35 by the given specification. Thus, if a fiber is characterized by a 3ns/km -3dB intermodal dispersion, this is equivalent to 116 MHz/km. In simpler terms, when the dispersion is given in ns/km, this indicates the increase in signal rise time per a given length of fiber.

Fiber core diameter can vary from less than $10\,\mu\text{M}$ to more than $1500\,\mu\text{M}$. In general, high bandwidth, low attenuation fibers are available in small diameter fiber cores and small numerical apertures. Figure 7 gives a list of a few cable and fiber manufacturers. Cables are available with one fiber per cable to upwards of twenty.




Figure 6: Typical Fiber Attenuation versus Wavelength (Graded Index)

EXAMPLES OF CABLE AND FIBER MANUFACTURERS
BELDEN
CANSTAR
CORNING
DUPONT
GALILEO
ITT
OPTELOM
OUARTZ PRODUCTS
SIECOR
TIMES WIRE AND CABLE
VALTEC

Figure 7: Cable and Fiber Manufacturers

Connectors

Although there is no standard cable connector, the AMP and SMA type connectors are the most popular. Figure 8 gives a representative list of connector manufacturers. In general, inexpensive plastic type connectors are capable of less than 3dB of insertion loss on fibers as small as $125\,\mu\text{M}$. Smaller fibers, or lower insertion loss, require the use of metal connectors at increased cost. Connectors are available in single or multiple fiber versions, and one can obtain connectors where the user may mix conventional wire conductors with optical fibers in the same connector.

PARTIAL LIST OF CONNECTOR MANUFACTURERS
AMP
AMPHENOL
AUGAT
BELDEN
BENDIX
DEUTCH
ITT CANNON
3M
PLESSEY
THOMAS & BETTS
TRW

Figure 8: Connector Manufacturers

Optical Emitters


The two most practical methods of converting electrical signals to light for fiber optics are via the light emitting diode or laser diode. Typical LED's used as panel lights can produce 15 to $30\,\mu\text{W}$ of optical power. LED's that are designed for fiber optic use can produce up to 10 mW. An electrical equivalent circuit for a typical LED is shown in Figure 9. Typical operating currents are in the range of 50 to 100 mA peak with a forward voltage of 1.6 to 2.0 volts.

Light Emitting Diodes

LED's are normally broken down into three categories, surface, edge and Burrus. Surface emitters emit light over the entire surface of the die whereas edge emitters produce maximum light power along the edge of the die. The Burrus LED emits light from an etched well in the surface of the LED; this permits tailoring the size of the well to the diameter of the optical fiber being used.

Speed of response can vary from a few nanoseconds to 500ns. Note that even if we are able to impress the proper voltage across an LED, and the proper current through it, this does not mean that we have optical power output. Consult the manufacturer or the data sheet to ascertain if the chosen LED will support the bandwidth or data rate for which the link is designed.

LED's are obtainable with wavelengths from green (565 nM) to infrared (1300 nM). Conventional red (660 nM) is the most popular and the least expensive. Figure 9 also lists a number of manufacturers of LED's and laser diodes.



REPRESENTATIVE MANUFACTURES OF EMITTERS—
LASER AND LED
ABORN
FAIRCHILD
GENERAL OPTRONICS
HP
ITT
LASER DIODE LABS
MATH ASSOCIATES
MERET
MONSANTO
MOTOROLA
NATIONAL SEMICONDUCTOR
PLESSEY
RCA
SPECTRONIC
TI

Figure 9: Emitters - Laser and LED Manufacturers

Laser Diodes

There are two popular kinds of laser diodes, single and double heterostructure. The single heterostructure laser diode is not capable of producing continuous optical power. It must be used in a small duty cycle mode with typical pulse widths of 100 ns. Output power is high (10W), although the drive requirements are severe, 6 to 30A peak. The double heterostructure laser diode is similar to an LED in ease of use. It exhibits no duty cycle limitations, and requires about 100 to 400 mA peak current for typical operation. Output power is 10-20 mW, wavelength is near 900 nM, and optical risetime is less than a nanosecond. Unfortunately, the price of these lasers at the time of this writing is still high, approximately \$1000 each, although the price is expected to drop dramatically over the next few years.

Transmitter Circuitry

Figure 10 shows three methods of modulating LED's. In Figure 10a., an open collector TTL gate drives a transistor which shunts current away from the LED in the off state. When the input to the gate is low, the transistor is turned off and resistor R2 supplies the desired on current. This method is good for data rates to 20 megabits.

Figures 10b and c show how to modulate an LED linearly. U1 is any general purpose op amp and operates as a voltage controlled current source with the LED as the load. Q1 is a general purpose NPN (2N2222), which is capable of supplying up to 100 mA necessary for driving the LED. Note that the circuit works for positive input voltages only. High speed operation may be obtained by using

wide bandwidth op amps such as the LH0032. Figure 10c illustrates an alternative method of analog modulation. An LH0002 unity gain buffer is used, with the LED in the positive supply of the buffer. An input voltage is converted to a drive current for the LED by means of driving load resistor R1. The 6 to 10 mA of LH0002 quiescent supply current also flows thru the LED. A shunt

resistor in parallel with the LED can divert the bulk of this current, if desired.

The transmitter circuitry remains fairly simple for data rates to 50 Mbps. Temperature compensation of optical output power can be easily accomplished if necessary with the addition of a small amount of circuitry as shown in Figure 10d.




Figure 10a: Digital Transmitter





Figure 10b: Analog Transmitter



C. FAST ANALOG TRANSMITTER

Figure 10c: Analog Transmitter




Figure 10d: Temperature Compensation

Optical Sensors

The receiver circuitry for fiber optic transmission is slightly more difficult. First, we will discuss the basic characteristics of the most commonly used photodetectors. The four most popular photosensors are shown in Figure 11. The photodiode, phototransistor, PIN photodiode and avalanche photodiode all operate on the same basic principle. An incident photon creates a holeelectron pair near or within the depletion region. The electrical field separates the pair and causes current to flow in an external circuit. Figure 11 also shows an equivalent circuit for a photodiode. R_S is usually on the order of 10 to 100 ohms, R_P is 10^9 to 10^{10} ohms typically, and Cp is the photodiode's capacitance, dependent upon processing and area. Note the direction of photoinduced current flow, as conventional current is sourced by the anode. This is not the same mode typically used for solar cell operation — the photovoltaic mode. In this mode, a portion of the photocurrent flows thru the photodiode itself, producing a voltage from anode to cathode. The photocurrent mode, however, is superior to the photovoltaic mode in linearity, speed of response, stability and temperature coefficient. Thus, we will limit our circuitry discussion to using the photodiode in the photocurrent mode alone.




Figure 11: Photodetectors

Phototransistor

The phototransistor can be modeled by a photo-induced current source between the collector and the base. Beta multiplication produces a much larger photocurrent at the emitter or collector; however, this is at the expense of speed of response. The small photocurrent must charge the base-emitter capacitance, producing slow rise and fall times. Gain-bandwidth is typically 200 MHz. The uncertainty in sensitivity due to beta variations, and the slow response relegate the phototransistor to relatively low performance fiber optic receivers.

PIN Photodiode

The PIN photodiode enhances the conventional photodiode's utility by producing the same amount of photocurrent from a lower capacitance source, thus giving higher speed operation. In normal operation, the entire intrinsic region is depleted, thus spreading apart the "plates" of the capacitor. Frequency response is typically to 1GHz.

Avalanche Photodiode

The avalanche photodiode requires 150 to 300 volts of reverse bias to operate. Photo induced carriers are swept into a high field region where avalanche multiplication takes place. This produces front-end signal gain (50-500) without paying a speed penalty. Gain-bandwidth product of an avalanche photodiode is in the neighborhood of 100 GHz. The drawbacks to avalanche photodiodes are the high bias voltage needed, and the temperature compensation necessary for stable operation.

Responsivity

A photodiode's most fundamental characteristic is its responsivity, i.e., the amount of current it will produce in response to the incident light power. Responsivity is given in amperes per watt. Figure 12 illustrates a typical reponsivity versus wavelength for a silicon photodiode. The responsivity drops below 900 nM due to absorption, and above 900 nM due to the band gap of silicon (1.2 eV). A similar graph could be shown for a phototransistor or an avalanche photodiode. The y-axis would simply be multiplied by beta or the avalanche gain respectively. Note that when the incident light is measured in watts, the area of the detector does not play a part in the quantity of current produced. A photodiode whose responsivity at a given wavelength is 0.5 will produce 1µA in response to an incident light power of $2\mu W$ as long as all of the light falls on the photodiode's sensitive area. Figure 13 gives a list of some of the manufacturers of photodiodes, phototransistors, and avalanche photodiodes.




Figure 12: Typical Photodiode Responsivity

```
DETECTOR MANUFACTURERS
ABORN
CENTRONIC
EG & G
HP
MATH ASSOCIATES
MERET
MOTOROLA
RCA
SPECTRONICS
TI
UNITED DETECTOR TECHNOLOGY
```

Figure 13: Detector Manufacturers

Receiver Circuitry

The most challenging aspect of many fiber optic links is the design of the receiver. The receiver must convert the low level current output of a photodiode to a high level analog or digital signal with accuracy and speed.

Figure 14 illustrates the simplest of fiber optic receivers. The photodiode is back biased with a resistor to convert the photo-induced current to a voltage. Let us assume that we want to convert an input light power of 300 nW to a 15 mV signal. If the photodiode's responsivity is 0.5 A/W, then the photodiode will produce 150 nA, and for a 15 mV signal level, the resistor must be 100k. If the capacitance of the photodiode is 10 pF, then the rise time of the voltage output in response to a step light input will be approximately 2.2 μ s. This also implies that our analog bandwidth is limited to a -3 dB frequency of 159 kHz.

How is it possible to obtain higher frequency performance at the same sensitivity without sacrificing signal-to-noise ratio? Decreasing the size of the resistor and using voltage amplifiers can achieve the same responsivity at a higher speed but it will sacrifice signal to noise ratio since a resistor's noise current contribution increases as the value of the resistor decreases. As we will see later, signal-to-noise is not only important for analog communication, but also sets the limiting bit error rate for digital signaling.






Figure 14: Simple Receiver

A single circuit topology can be practically applied in two ways to help us out. Figure 15 illustrates the general topology, with the first of the two specific implemenations shown below. This is known as the bootstrap configuration as the function of the amplifier is to chase the voltage developed by the photocurrent flowing thru the resistor, and to apply this voltage to the opposite end of the photodiode. By keeping the voltage change across the photodiode's capacitance small, the effect of this reactance is reduced, and the circuit will respond faster. By rearranging the general topology once again, we arrive at the second implementation, known as the transimpedance approach as shown in Figure 16. Since the negative input of the amplifier can be considered a virtual ground, the voltage change across the photodiodes's capacitance is kept small and thus its effect is reduced. The choice between either of the two approaches is left to the designer; however, the constraints placed on either of the amplifiers are the same when speed of response is used as the criterion.

GENERAL TOPOLOGY




GROUND POINT A, AND CONSIDER B THE OUTPUT




BOOTSTRAP CONFIGURATION

Figure 15: General Topology, Bootstrap Configuration



GROUND POINT B, AND CONSIDER A THE OUTPUT



TRANSIMPEDANCE CONFIGURATION

Figure 16: General Topology, Transimpedance Configuration

To give us an idea of how fast an amplifier we need to produce the desired speed of response, we will analyze the transimpedance circuit of Figure 17. We first define a time constant t that is equal to the product of the feedback resistor and lumped circuit capacitance C. C is the sum of stray capacitance, amplifier input capacitance and photodiode capacitance. The only other parameter to define is t_A , the inverse of the gain-bandwidth product of the amplifier. When we solve this simple circuit analysis problem, we find that the rise time of V_{OUT} is:

$$t_B = \pi \sqrt{t \cdot t_A}$$

$$t = RC, t_A = \frac{1}{2\pi(GBW)}$$

Rise time Is chosen as the prime indicator of circuit speed performance as it allows us to make rapid calculations of the maximum bit rate for a digital communications link. The equation given above is an approximation as it assumes that the open loop gain of the amplifier is greater than 10 and $t < 2\,A_O t_A$, where A_O is the open loop gain of the amplifier.


Returning to our original problem, how fast must our amplifier be to produce the desired overall fiber optic receiver speed? Let us use a specific example to determine the required amplifier speed. Suppose that we want to receive a 5Mbit NRZ signal, our feedback resistor is 100k, and the circuit capacitance is 5.5pF. From the data rate, we know that the rise time of the receiver

must be 100 ns or less. Rearranging the above equation, we obtain:

$$\frac{1}{t_A} = \frac{\pi^2 t}{t_r^2}$$

When we plug in the numbers, we find that the gainbandwidth of the amplifier must be 86 MHz! It's obvious that a 741-type amplifer with a gain-bandwidth of 1 MHz will not even come close to providing the speed we need. Fortunately, the LH0082 fiber optic receiver produced by National Semiconductor contains a preamp with a gain-bandwidth product of nearly 2GHz. The LH0082 will provide the sensitivity and speed necessary for the example application, and it also includes a comparator for providing a TTL/DTL/CMOS compatible output. Figure 18 is a block diagram of the LH0082. Two internal feedback resistors are included for use with the preamp to set sensitivity. External resistors can also be used. The output of the preamp is AC coupled to a comparator that can be connected as an edge triggered flipflop. In this mode, the bit error rate can be set by the amount of hysteresis applied to the comparator. Using the internal hysteresis resistor, the bit error rate is better than 10-10. The entire circuit operates from a single 4.5 to 5.5 volt power supply, although the preamp can be operated to 10 volts, and the comparator to 15 volts.

Figure 19 shows how to use the LH0082 as a 5 Mbit, 300 nW sensitivity fiber optic receiver. The only external components needed are the photodiode, a power supply decoupling resistor and two bypass capacitors.






Figure 17: Equivalent Circuit and Amplifier Characteristic




Figure 18: LH0082 Circuit Diagram

Bit Error Rate

The bit error rate (BER) is a very important consideration in any digital communications system; fiber optic data links are no exception. A BER of 10^{-10} means that one bit of 10 billion will be a bad bit. Obviously, the smaller the BER, the better off we are. There is a very simple relationship between the signal-to-noise ratio and the bit error rate. Given δ as the RMS noise voltage, A as the peak-to-peak signal level, and we determine the presence of one or a zero with a threshold of A/2, then the BER is:

BER =
$$\frac{1}{2}\left(1 - \text{erf } \frac{A}{2\sqrt{2} \text{ d}}\right)$$

Where: erf (x) = $\frac{2}{\sqrt{\pi}} \int_{0}^{x} e^{-y^2} dy$

Figure 20 is a plot of this somewhat obtuse function. Note that we are guaranteed a BER of 10^{-10} with only 22dB of signal-to-noise ratio. Thus, if we have a comparator threshold of $10\,\text{mV}$, a peak signal level of $20\,\text{mV}$, then the RMS noise must be less than $1.6\,\text{mV}$ to give us 10^{-10} BER.

Stray Signal Pickup Problems

Although communication via fiber optic cable provides freedom from the effects of radio frequency interference, the circuitry at the receiver is not so fortunate. Let's take the example of the basic LH0082 300 nW sensitivity receiver. Assuming a 0.5A/W photodiode, the LH0082 requires only 150 nA at its input to cause the comparator to switch states. Suppose that the output of a TTL gate is nearby and at that point the voltage can traverse 3V in as little as 5 ns. How much stray capacitance from this TTL output to the input of the LH0082 is needed to equal the signal level generated by the photodiode.

Since
$$I = C \frac{dv}{dt}$$

Then
$$C = \frac{1 dt}{dv}$$

$$C = \frac{(150 \text{ nA}) (5 \text{ ns})}{3 \text{V}}$$

Thus $C = 2.5 \times 10^{-16} F$ or .00025 pF!!!

Although this may seem like an impossibly small amount of capacitance to live without, straightforward printed circuit board layout techniques can provide trouble-free operation.




Figure 19: LH0082 Basic Operating Circuit — 300 nW, 5 Mbit




Figure 20: Bit Error vs. Signal-to-Noise Ratio

A Complete Link

Putting together a total link is not so difficult as the "experts" would have you believe. We can be almost sloppy in our handling of the transmitter circuitry, light coupling to transducers, and connecting the cable. The expense is a little care at the receiver end.

Figure 21 gives a sample application ideally suited to fiber optics. A data entry room is located 300 meters from a computer facility, separated by a manufacturing area containing arc welders, punch presses and the like. One-way communication from the three data entry terminals to the computer is required at 19.2 Kbits. Let us assume that we will multiplex the three data channels with one sync, channel and send the signal through one fiber optic cable, and demultiplex the signal at the computer end. We will sample each of the three data channels and the sync. channel at 5 times the data rate or $4 \times 19,200 \times 5 = 384$ kbit data rate. We will select an inexpensive red indicator LED whose total output power is only 30 µW or -15dBm. We must now account for all of the losses involved in transferring this light to the photodiode at the receiving end:

LED-transmitter connector: $-10 \, dB$ receiver connector: $-3 \, dB$ $300 M \times \frac{40 \, dB}{1000 M} \text{ (cable): } -12 \, dB$ Safety factor: $-3 \, dB$ Total loss = $-28 \, dB$

Thus, the power at the receiver is:

-15dBm - 28dB = -43dBm (50nW)

The LH0082 in the high sensitivity mode ($R_F = 1M$) has a 30 nW sensitivity with a 0.3 A/W photodiode and can provide a maximum data rate of 650 kbit. The use of in-

expensive connectors, poor coupling of light to the fiber at the transmitter end, and cheap, moderate loss cable (40 dB/km) does not prohibit a high performance data link when used with a versatile receiver such as the LH0082.

Conclusion

Many such applications can be implemented by using cost effective, moderate performance LEDs, connectors and fiber optic cable by taking a little extra care with the receiver circuitry. The National Semiconductor LH0082 provides a versatile solution to such fiber optic receiver needs.




Figure 21: Sample System

Application of the ADC1210 CMOS A/D Converter

National Semiconductor Application Note 245 James Wong



Introduction

The ADC1210 is the answer to a need for analog to digital conversion in applications requiring low power, medium speed, or medium to high accuracy for low cost. The versatile input configurations allow many different input scale ranges and output logic formats.

The wide supply voltage range of 5V to 15V readily adapts the device to many applications. The very low power dissipation yields remarkable conversion linearity over the full operating temperature range. *Table 1* below summarizes the typical performance of the ADC1210.

TABLE I
ADC1210 Performance Characteristics

Resolution	12 bits
Linearity Error, T _A = 25 °C	±0.0122% FS MAX
Over Temperature	±0.0244% FS MAX
Full Scale Error, T _A = 25 °C	0.1% FS MAX
Zero Scale Error, T _A = 25 °C	0.1% FS MAX
Quantization Error	± 1/2 LSB MAX
Conversion Time	200 μs MAX

This note expands the scope of application configurations and techniques beyond those shown in the data sheet. The first section discusses the theory of operation. The remaining sections are devoted to applications that extract the optimum potential from the ADC1210.


Theory of Operation

Like most successive approximation A to D's, the ADC1210 consists of a successive approximation register (SAR), a D to A converter, and a comparator to test the SAR's output against the unknown analog input. In the case of the ADC1210, these elements are connected to allow unusual versatility in matching performance to the user's applications.

The SAR is a specialized shift register programmed such that a start pulse applies a logical low to the most significant bit (MSB) and logical highs to all other bits; thus applying a half scale digital signal to the DAC. If the comparator finds that the unknown analog input is below half scale, the low is shifted to the second bit to test for quarter scale. If, on the other hand, the comparator finds that the analog input is above half scale, the "low" state is not only shifted to the second bit, but also retained in the MSB, thus forming the digital code for three quarters scale. Upon completing the quarter (or three-quarter) scale test, the next clock pulse sets the SAR to test either 1/4, 1/4, 5/4, or 1/4 full scale, depending on the input and the previous decisions. This successive half-the-previous-scale approximation sequence continues for the remaining lower order bits. The thirteenth clock pulse shifts the test bit off the end of the working register and into the conversion complete output. Figure 1 shows the schematic diagram of the device.

Operating Configurations

Figures 2 through 5 show four operating configurations in addition to those presented in the data sheet.







Figure 2. Complementary Logic, 0V to -V_{REF} Input






Figure 4. Positive True Logic, 0V to $+V_{REF}$ Input




Figure 5. Positive True Logic, Bipolar -V_{REF} to +V_{REF} Input

Design Considerations

To Complement, or Not to Complement

Of the two recommended logic configurations, the complementary version is preferred. It provides greater accuracy than the straight binary version. The reason for that is that with the complementary logic configuration, a reference voltage is fixed at the non-inverting input of the comparator. Consequently, the comparator operates at this fixed threshold independent of the input voltage. For the straight binary configuration, the analog input drives the non-inverting input of the comparator so that the common mode voltage on the comparator input varies with the analog input. This adds a non-linear offset voltage of less than %LSB.

Regardless which configuration is used, the comparator input common mode range must net be exceeded. In fact, the voltage at either comparator input must be no less than 0.5 volts from the negative supply and 2.0 volts from the positive supply. Therefore, for applications requiring common mode range to ground, simply connect a negative supply (-2V to -15V) to pin 20.

Layout Considerations

High resolution D/A and A/D converter circuits may have their entire error budget blown if any digital noise is allowed to enter the analog circuit.

Exercising care in the layout is certain to minimize frustrations. Single point analog grounding is a good place to start. All analog ground connections and supply bypassing should be returned to this point. In fact, in critical applications, the ADC1210 GND pin should be made "the" reference node. Furthermore, one should separate the analog ground from the digital ground. Any excursion of switching spikes generated in the digital circuit is, to some degree, decoupled from the analog circuitries. Figure 6 illustrates this. Of course, these two points are eventually tied together at the power supply/chassis common.

In addition to a good ground system, it is a good idea to keep digital signal traces as far apart from the analog input as is practical in order to avoid signal cross coupling.




Figure 6. Grounding Considerations of Interface Circuits

Power Supply Bypassing

The supply input not only provides power to the digital logic, it is also a reference voltage to the resistor ladder network of the ADC1210. This voltage must be a very stable source. A precision reference device such as the LH0070 or LH0071 is ideal for the ADC1210. However, the internal CMOS Successive Approximation Register (SAR) invariably generates current spikes (10-20 mA peak) in the supply pin as the logic circuit switches pass the linear region. Consequently, if a reference device such as the LH0070 is used, the current spike tends to cause excursions in the reference voltage, thus threatening conversion accuracy. To preserve the 12-bit accuracy, bypass the supply pin with a $4.7\,\mu\text{F}$ tantalum capacitor. In high noise environments, a $22\,\mu\text{F}$ capacitor shunted by a $0.1\,\mu\text{F}$ ceramic disc capacitor is desirable.

If pin 20 is connected to a negative supply, it too should be bypassed to prevent voltage fluctuations from affecting the comparator operation.

Output Drive Capability

The digital outputs of the ADC1210 and the outputs of the SAR, through which the resistor ladder is referenced, are one and the same. Any excessive load current on the digital outpt lines will degrade conversion accuracy. For this reason, the ADC1210 must interface with CMOS logic. However, the three most significant bits (pins 10, 11, and 12) are buffered from the R-2R ladder and are capable of driving light loads without degrading linearity. This could prove useful in 2's complement applications where an inverter is necessary in the MSB; one might construct this inverter with a discrete NPN transistor and two resistors. The bit most sensitive to output loading is the fourth most significant (pin 9). An error voltage at this pin gets divided down by a factor of 16 before being applied to the comparator, so if we wish to limit the error due to output loading to say, %LSB, o: 1.25mV at the comparator, we can tolerate 20 mV at pin 9. If all lower bits will have the same output load, the error must be limited to 10 mV. Since all of the digital outputs have a maximum ON resistance of 350Ω at $10V V_{REF}$ in both high and low states, the maximum allowable load current is 10 mV/ $350\Omega = 29 \mu A$. This current requirement is easily satisfied with an MM74C914 or MM74C901 thru MM74C902 level translators for interface with logic levels different than VREF.

Comparator Hysteresis

Even an ideal comparator can be expected to oscillate due to stray capacitive feedback if biased in the linar region. It is the normal operation of the SAR feedback loop to do just that . . . at least at or toward the end of the conversion cycle. For most applications, this oscillation is only a minor bother, as the SAR register would have locked out the converted data from further changes at the end of conversion. If that is still undesirable, the Conversion Complete (CC) Signal may be used to drive an open-collector gate (such as the MM74C906) with the output wire-ORed to the comparator output. In this way, the comparator is always clamped to the low state at the end of conversion. Normal operation resumes upon restart of a new conversion cycle.

In normal operation, however, if we want to preserve 12-bit accurcy, the comparator oscillation should be suppressed. The recommended technique is to apply a slight amount of AC hysteresis (50 mV) at the beginning of the decision cycle, but let it decay away to an acceptable accuracy before the decision is actually recorded in the SAR. The approximate decay time is $(5) \times (10k + 1k) \times (100 \,\mathrm{pF})$, or 5.5 microseconds (see *Figure 2*).

For those applications using supply voltage other than 10V, say 5V, and if $50\,\text{mV}$ initial hysteresis is to be maintained, the $200\,\text{k}\Omega$ (R_A) resistor in *Figure 2* should be changed to $100\,\text{k}\Omega$ based on the relationship:

$$\frac{R_B}{R_A + R_B} V_{REF} = 50 \,\text{mV}$$

Where: $R_B = 1 k\Omega$

High Speed Conversion Technique

By using one IC, one discrete NPN transistor, and a resistor, the ADC1210 can be made to run at up to $500\,\text{kHz}$ clock frequency, or 12-bit conversion time of $26\,\mu\text{s}$. The circuit is shown in Figure 7. The idea is to clamp the comparator output low until the SAR is ready to strobe in the data at the rising edge of the conversion clock. Comparator oscillation is suppressed and kept from influencing the conversion decisions. This technique eliminates the need for the AC hysteresis circuit.

To implement the idea, a complementary phased clock is required. The positive phase is used to clock the converter SAR as is normally the case. The inverted clock, generated from the same clock signal, is inverted by the transistor. The open collector is wire-ORed to the output of the comparator. During the first half of the clock cycle (50% duty cycle), the comparator output is clamped and disabled, though its internal operation is still in working order. During the last half cycle, the comparator output is unclamped. Thus, the output is permitted to slew to the final logic state just before the decision is logged into the SAR. The MM74C906 buffer (or with two inverting buffers) provides adequate propagation delay such that the comparator output data is held long enough to resolve any internal logic set-up time requirements.

The 500 kHz clock implies that the absolute minimum amount of time required for the comparator output to be unclamped is $1\mu s$. Therefore, for applications with clock signal other than 50% duty cycle, this $1\mu s$ period must be observed.




Figure 7. High Speed Conversion Circuit



Testing has demonstrated reliable performance from this circuit beyond the recommended device operating frequency of 65kHz. However, the AC hysteresis circuit is still a very reliable technique below this clock frequency and, therefore, should be used. Only in applications where the required clock frequency is above 65kHz should the above-mentioned technique be adopted.

Synchronizing Conversion Start Signal

It is recommended that the START CONVERT input be synchronized to the CLOCK input. This avoids the possibility of the comparator making an error on the first (MSB) decision when the analog input is near ½ scale. There is a chance that energy can be coupled to the comparator from the rising edge of the START signal. If this occurs just before the rising edge of the clock, a wrong MSB decision can be made if time is not allowed for the charge to dissipate. The synchronization circuit in Figure 8 effectively prevents this from occurring.




Figure 8. Synchronizing START CONVERT Signal

The circuit operates as follows: initially the latch is in the RESET state and the converter is in the end-of-conversion state (\overline{CC} output at logic low). The \overline{START} signal sets the latch and, on the next positive clock transition, initializes all internal registers in the converter. The \overline{CC} output is set to logic high, presetting the external latch. The latch is held in the "RESET" state during the entire conversion period, effectively preventing a new \overline{START} signal from interrupting the conversion.

Serial Output

The comparator output does contain the stream of serially converted data with the most significant bit first. However, recognizing the danger of comparator oscillation, there is a potential for the external serial data register to latch a data bit different from that recorded in the SAR due to different logic set-up time requirements. If the ADC1210 accepts an error in any one data bit, the subsequent lower order bits tend to correct for it. On the other hand, an external serial register has no provision for error correction. All subsequent bits following a bit in error will not be valid data.

The 12 bits of information can be shifted out serially by using an MM74C150 digital multiplexer. The circuit is shown in *Figure* 9. This scheme permits valid data to be available at the serial output port as fast as half a clock cycle after the most current decision. The data are thus synchronized to the converter clock (here the serial data are synchronized at the falling edge of the system, CLOCK to avoid clock skew). Obviously, a number of variations can be made to this basic circuit for use with different handshake protocols.




Figure 9. 12-Bit A/D Converter with Serial Output

Applications

Long Time Sample and Hold

The circuit in *Figure 10* is a particularly simple realization of an infinite sample and hold. This scheme requires two low-cost analog sample-and-hold amplifiers to complete the circuit.

The idea is to utilize the digital-loop feedback mechanism of the ADC1210 which, in the normal conversion mode, replicates the analog input voltage at the output of the SAR/D-to-A converter.

The operation of the circuit may be described as follows: During the normal "hold" mode, the replicated analog voltage is buffered straight through the S/H amplifier to the output. Upon an issuance of a SAMPLE signal, this S/H amplifier is placed in the hold mode, holding the voltage until the new analog voltage is valid. The same SAMPLE signal triggers an update to the input sample-and-hold amplifier. The most current analog voltage is captured and held for conversion. This way, the previously determined voltage is held stable at the output during the conversion cycle while the SAR/D-to-A continuously adjust to replicate the new input voltage. At the end of the conversion, the output sample-and-hold amplifier is once again placed in the track mode. The new analog voltage is then regenerated.




Figure 10. Infinite Sample and Hold Amplifer

An Auto-Ranging Gain-Programmed A/D Converter

The circuit in *Figure 11* shows one possible circuit of an auto-ranging A/D converter. The circuit has a total of 8 gain ranges, with the ranging done in the LH0086 Programmable Gain Amplifier (for differential input, use the LH0084 with ranges of 1, 2, 5, 10 digitally programmed, or pin strap programmed for multiplying factors of 1, 4, and 10). The gain ranges are: 1, 2, 5, 10, 20, 50, 100, and 200. It effectively improves the A/D *resolution* from 12 bits to an equivalent of 19 bits, a dynamic range of better than 100 dB.

The circuit has relatively high speed ranging due to the very fast settling time of the LH0086, typically $5\mu s$ for 10V swing, well within the $15\mu s$ converter clock period. Thus, the ranging circuit is designed to work off the same clock.

The circuit is designed such that the auto-ranging function is transparent to the user. All command signals into and out of the system are identical to those of an ADC1210 operating alone. The only exception is that the system requires one and one-half clock cycle (mandatory auto range cycle), plus however many ranges it has to scale to (each scale requires one clock period, 7 possible range switching in all) in addition to the basic 13 conversion cycle required by the ADC1210. Therefore, in the best case where no ranging is necessary, the circuit adds $22.5\,\mu s$ to the conversion time; and in the worst case, an additional $128\,\mu s$.

In the quiescent state where the ADC1210 is in the non-conversion mode, the auto-ranging circuit is free to function normally. Upon an issuance of a START signal, the next clock rising edge puts the circuit in the final auto range cycle before conversion begins. If the need for up-range or down-range is detected, the circuit remains in the auto range mode until all necessary scaling is completed. The control circuit then issues a start conversion signal to the ADC1210. Half a clock cycle later, the ADC1210 begins conversion and suspends the autoranging operation until the conversion is completed. At which time the 12-bit converter data plus the 3-bit range data are valid for further processing.

This design is suitable for applications in data-acquisition systems or portable instruments, particularly where low power is an important consideration. Other variations from this basic scheme can be realized depending on the user's requirements.

Summary

The ADC1210 is a low-cost, medium-speed CMOS analog-to-digital converter with 12-bit resolution and linearity. It has wide supply range and flexible configuration to allow varied applications such as field instruments and sampled data systems.




Figure 11. Auto Gain Ranging A/D Converter

LH0024 and LH0032 High Speed Op Amp Applications

National Semiconductor Application Note 253 James Wong



Introduction

The LH0024 and LH0032 are very high speed general purpose operational amplifiers exhibiting 70 MHz bandwidths, 500 V/μ s slew rates and 100 to 300 nanosecond settling time to 0.1%. The LH0032 has the added advantage of FET input characteristics. Both, however, can drive loads with peak currents of 100 milli-amperes (mA). The op amps are stable without external compensation when operating at closed-loop gains of more than 100. Both are constructed with thick film hybrid technology and are actively trimmed for consistent device performance. Table I summarizes the typical performance data for these op amps. Additional information may be obtained from the respective data sheets.

This note is divided into three parts, with the first giving a general description of the circuit topology of each op amp. In the following section, several high performance applications are discussed. Finally, the last section consolidates all application techniques into an integral design approach, much of which is applicable to any high frequency circuit.

LH0024 Circuit Description

The LH0024 contains two gain stages: One is a differential NPN pair and the other is a single-ended PNP stage. The complete schematic is shown in *Figure 1*.

The input stage differential pair, Q8 and Q9, is biased at 6mA by a current source made up of Q1, Q2, R3, and R5. First stage differential voltage gain is typically 2. Its output is applied differentially from base to emitter of the second stage transistor Q3 which has a gain of about 1,700. This stage also converts the differential signal to a single-ended output.

Current source Q5 and R4 provide 5mA of DC bias current and a high impedance load to Q3. Overall amplifier gain is the product of the gains of the two stages $-2 \times 1700 = 3,400$, or 71dB.

The output complementary pair with class B bias provides a low impedance sourcing and sinking output drive. Although the class B bias contributes a small amount of cross-over distortion, it is barely detectable in closed loop operation.

LH0032 Circuit Description

The LH0032 is a general purpose operational amplifier similar to the LH0024, but with JFET input devices instead of bipolar. As a result, the LH0032 DC input bias and offset currents are three orders of magnitude lower than the LH0024. Its output drive capability is improved due to the use of a larger package with lower thermal resistance, and its class AB output, which is normally biased on, virtually eliminates cross-over distortion.




Figure 1. Complete LH0024 Schematic Diagram

Table I. Typical Performance Characteristics

Parameter (T _A = 25°C)	Conditions	LH0024	LH0032	Units mV	
Input Offset Voltage	,	2	2		
Input Bias Current		15μΑ	10pA		
Large Signal Voltage Gain	$V_{OUT} = \pm 10V$ f = 1 kHz, R _L = 1 k Ω	71	70	dB	
Slew Rate	$A_V = +1$, $\Delta V_{IN} = 20V$	500	500	V/μs	
Small Signal Rise Time	$A_V = +1$, $\Delta V_{IN} = 1V$	8	8	ns	
Settling Time to 1.0% of Final Value	$A_V = -1$, $\Delta V_{IN} = 20V$	80	100	ns	
Settling Time to 0.1% of Final Value		275	300	ns	
Unity Gain Bandwidth	(uncompensated)	70	70	MHz	

The improved DC performance is due, in part, to the incorporation of monolithic dual junction FETs in the input stage of the LH0032, providing matched DC tracking and good common-mode input characteristics. First stage operating current is set at 6mA by the current source made up of transistors Q8 and Q9 and resistors R4 and R9, as shown in *Figure 2*. The first stage voltage gain is:

$$A_V (1st stage) = g_m R_L = 1.4$$
 (1)

Where: $g_m = 3.5 \, mmho$ $R_L = R_1 \parallel (\beta_3 + 1) (r_{e3} + 2R_3)$

The second stage consists of two identical pairs of differential PNP transistors in a cascode configuration. Each side operates at 5mA set by the emitter resistor R3 and the bias of the first stage. The differential amplifier Q3 and Q4 feeds the common-base pair Q5 and Q6 with the base voltage fixed at V^+ – 1.9 volts by the diode string Q13-Q15. Thus the collectors of the differential pair Q3 and Q4 are held at one $V_{\rm RE}$ drop more positive




Figure 2. Complete LH0032 Schematic Diagram

than the reference voltage. Any signal amplified by the differential stage produces only a very small change in Q3 and Q4 collector voltage. Consequently, the Miller effect on Q3 and Q4 (base-to-collector capacitances) is virtually eliminated. Using hybrid π model of the transistor, the voltage gain of the cascode stage may be approximated as:

$$A_V (2nd stage) = g_{m4} \times R_{eq} \cong 1,400$$
 (2)

Where: $g_{m4} = \frac{5 \,\text{mA}}{0.026 \,\text{V}}$

$$R_{eq} = \frac{1}{h_{ob6}} \| \frac{1}{h_{oe10}} \| (\beta_{11} + 1) (R_L)$$

Notice that the full differential gain is realized with the use of the current mirror Q10 and Q16, which also provides high active load resistance to the PNP cascoded pair, resulting in high amplifier gain.

The collector output of the cascode stage is buffered by a pair of complementary emitter follower transistors, Q11 and Q12. This class AB output stage is normally biased at 1 mA by the $1.8\,V_{BE}$ voltage produced by Q7, R5, and R6. The emitter degeneration resistors provide protection from thermal runaway.

Applications of the LH0024/LH0032

Applications of the high speed LH0024 and LH0032 range from video amplifiers to sampling circuits. The applications described below include high speed sample and hold circuits, photo-detector amplifiers, fast settling digital to analog converters and buffered amplifiers.

A High Speed S/H Circuit

High Speed sample-and-hold circuits require high slew rate and fast settling amplifiers. The LH0032 is ideal for these applications. An example is shown in *Figure 3*.

The complementary emitter-follower Q3 and Q4 sources or sinks large peak current to rapidly charge or discharge the hold capacitor during step changes, thus effectively




Figure 3. High Speed Sample and Hold Circuit

buffering the FET switch, Q1, whose $r_{D(ON)}$ would otherwise slow the charge time. The LH0033 FET-input amplifier buffers the output signal, providing 100 mA drive capability.

The circuit exhibits a 10V acquisition time of 900 ns to 0.1% accuracy and a droop rate of only $100\,\mu\text{V/ms}$ at 25 °C ambient condition. An even faster acquisition time can be obtained using a smaller value hold-capacitor. By decreasing the value from $1000\,\text{pF}$ to $220\,\text{pF}$, the acquisition time improves to $500\,\text{ns}$ for a 10V step. However, droop rate increases to $500\,\mu\text{V/mS}$.

Fiber Optic Transmitter-Receiver Applications

Many fiber optic applications require analog drivers and receivers operating in the megahertz region where many so-called wide-band op amps simply run out of steam. Packed with 70 MHz gain-bandwidth product (unity gain compensated), the LH0032 is quite suitable for optical communication applications up to 3.5 MHz. Figure 4 demonstrates a complete analog transmission system using this device.

The transmitter incorporates the LF356 to drive the light emitter. The LED is normally biased at 50mA operating current. The input is capacitively coupled and ranges from 0 to 5V, modulating the LED current from 0 to 100mA. The circuit can be easily modified to operate from a single +15V power supply. The only requirement is that the amplifier must be biased within the input common mode range.

The receiver circuit uses an LH0032 configured as a transimpedance amplifier. A photodiode with 0.5 amp per watt responsivity such as the Hewlett-Packard type HP5082-4220, generates 50 mV signal at the receiver output for $1\mu W$ of light input.

Expectedly, the bandwidth of the entire optical link rests on the receiver circuit. Therefore, if the response time is to be optimized, one should reverse bias the photodiode to minimize junction capacitance. As a result, rise time improves more than 2 orders of magnitude. Next, the feedback resistor value should be chosen to be as large as possible in order to maximize sensitivity within the limits of allowable bandwidth degradation. Using $100\,\mathrm{k}\Omega$ feedback resistor, the maximum system bandwidth is $3.5\,\mathrm{MHz}.$

Fast Settling 12-Bit D/A Converter

A high resolution, fast-settling DAC can be constructed using the LH0032. Its low input bias current causes no significant DC error in conversion accuracy. Great care must be exercised in circuit layout to assure highest performance. A single point analog ground should be used with the digital ground separated. A complete circuit with 12-bit resolution is shown in *Figure 5*. The converter typically settles to ½LSB in 800ns for a 10V full-scale swing. Similarly, 10-bit or 8-bit resolution DACs may be constructed using the DAC1020 or DAC0808, respectively.




Figure 4. Fiber Optic Link




Figure 5. Fast Settling DAC

17

Buffered Amplifier

Whenever higher output current is required, a buffer amplifier may be added to the loop as shown in *Figure 6*. The LH0033 boosts the output drive capability to ± 100 mA continuous and ± 400 mA peak.




Figure 6. Wide Band Amplifier with 100 mA Output Capability

Despite its 100 MHz bandwidth, the LH0033 introduces about 15 degrees of phase lag at the LH0032 unity-gain frequency of 70 MHz. As a result, phase margin is degraded by the same amount. Slight overcompensation may be required in order to restore adequate phase margin. One way is to increase the feedback capacitor from 5pF to a slightly larger value, 6 to 8pF should be sufficient. If the load is predominantly capacitive, the total phase shift of the buffer stage may exceed 180° and appear as negative impedance seen looking into the input of the buffer. The 51Ω resistor restores some real resistance to alleviate this condition and prevents potential oscillation. In cases where the load capacitance is relatively large, up to 100Ω may be necessary to compensate for it.

Design Considerations

Optimizing LH0024/32 Performance

The LH0024 and LH0032 allow considerable flexibility in designing high performance circuits if care is taken in the way they are used and implemented. Indeed, the printed circuit board layout in high frequency circuits is as important as the design of the hybrid devices themselves.


It is good practice to use ground plane PC board design. It provides a low resistance, low inductance path, and reduces stray signal coupling to sensitive circuitry. A double-sided ground plane is usually better and should be considered.

In addition, signal trace connections should be kept as short and wide as possible. Avoid closely-spaced parallel signal traces as signal cross-coupling may occur. Circuit elements should be placed close to the amplifier, particularly critical components that directly affect the amplifier's frequency response, such as compensation capacitors. If at all possible, one should maintain single point ground throughout the circuit to minimize signal phase delay.

Examples of single-sided PC layouts for the LH0024 and LH0032 are shown in *Figure* 7 and *Figure* 8, respectively. The layouts include a settling time test circuit, optional inverting or noninverting mode. Note that the summing junction side of the feedback resistor is kept very close to the device pin, thus minimizing lead capacitance. The power supply decoupling capacitors should also be kept close to the device pins, preferably % of an inch.

Input Guarding and Bootstrapping

In applications where input leakage currents are important, trace guarding, such as used in sample and hold circuits, can improve performance at no additional cost.








Figure 7. Single-Sided Sample PC Layout for LH0024





COMPONENT SIDE

Figure 8. Single-Sided Sample PC Layout for LH0032

The guard conductor serves to intercept leakage currents from inputs to the surrounding circuit. It is most effective when it is driven to the same potential as the guarded circuit. Figures 9 and 10 show how the technique is implemented in inverting and non-inverting configurations, respectively.

One other benefit of input guarding is the reduction of input stray capacitance effects. A comprehensive discussion of this technique is described in Application Note AN-63.




Figure 9. Guarding Inverting Figure Amplifier




Figure 10. Guarding Non-Inverting Unity Gain Amplifier

Input Capacitance Cancellation

The intrinsic input capacitance of the amplifier cannot be totally eliminated by the input guarding technique. This input capacitance introduces a pole in the amplifier response at the frequency given by:

$$f_P = \frac{1}{2\pi R_S C_{IN}} \tag{3}$$

This pole may become extremely important as, for example, a $C_{\rm IN}$ of 5pF (typical input capacitance of the LH0024 and LH0032) with a 500 ohm effective source resistance creates a pole at about 64 MHz — well before the amplifier's natural frequency response rolls off to unity gain at 70 MHz. If closed-loop gain is unity, more than 135° total phase lag is introduced even before the crossover frequency is reached and will destroy phase margin. Oscillation is certain to occur. The solution is to cancel its effect. As shown in Figure 11, the lead capacitor C1 across the feedback resistor is used to introduce a zero in the loop response such that it exactly cancels the pole caused by the input RC network.




Figure 11. Compensating Amplifier Input Capacitance

Ideally, the ratio of input capacitance $C_{\rm IN}$ to lead capacitor C1 should equal the closed-loop gain of the amplifier. Under this condition, exact pole-zero cancellation is realized.

Note that Equation (3) dictates the use of source resistance values less than $1k\Omega$ in circuits operating at or near unity gain to keep f_P greater than 70 MHz.

Frequency Compensation

High-performance wideband op amps such as the LH0024 and LH0032 require external frequency compensation, depending on the closed-loop gain. Optimum AC performance will be affected by a given circuit and its layout. Several compensation techniques are recommended and the best should be selected according to the particular application. Each is discussed in the following sections.

Compensating the LH0024

Table II provides a guide to compensate the LH0024 at several values of closed-loop gain. *Figure 12* shows the basic scheme.




Figure 12. LH0024 Frequency Compensation Circuit

When operating with closed-loop gain of -1, C3 is required and may need slight adjustment to completely cancel the input capacitance of the device, typically 5pF.

Table II

Closed-Loop Gain	C1	C2	СЗ	
100	0	0	0	
20	0	0	0	
10	0	20 pF	1pF	
1	30 pF	30 pF	5pF	

An alternate technique for compensation at a closed-loop gain of 1 is to use an input RC lag compensation network as shown in *Figure 13*.

With $1 k\Omega$ resistor values in the circuit, R_C and C_C should be 82 ohms and $0.047 \mu F$, respectively. The difficulty in using this compensation is its involved calculation and experimenting required in order to find the optimum R_C and C_C values if resistors orther than $1 k\Omega$ are used when the above R_C and C_C values are no longer valid and must be redetermined. For this reason, optimum compensation is almost always determined empirically, as were the values given.




Figure 13. Input RC Lag Compensation Circuit

Compensating the LH0032

With the LH0032, two compensation schemes may be used, depending on the designer's specific needs.

The first technique is shown in Figure 14. It offers the best 0.1% settling time for a $\pm 10V$ square wave input. The compensation capacitors C_C and C_A should be selected from Figure 15 for various closed-loop gains. Figure 16 shows how the LH0032 frequency response is modified for different value compensation capacitors.

Although this approach offers the shortest settling time, the falling edge exhibits overshoot up to 30% lasting 200 to 300 ns. *Figure 17* shows the typical pulse response.




Figure 14. LH0032 Frequency Compensation Circuit




Figure 15. Recommended Value of Compensation Capacitor vs. Closed-Loop Gain for Optimum Settling Time




Figure 16. The Effect of Various Compensation Capacitors on LH0032 Open Loop Frequency Response




Figure 17. LH0032 Unity Gain Non-Inverting Large Signal Pulse Response:

TA = 25°C, CC = 10 pF, CA = 100 pF

If obtaining minimum ringing at the falling edge is the primary objective, a slight modification to the above is recommended. It is based on the same circuit as that of *Figure 14*.

The values of the unity gain compensation capacitors C_C and C_A should be modified to 5pF and 1000pF, respectively. Figure 18 shows the suitable capacitance to use for various closed-loop gains. The resulting unity gain pulse response waveform is shown in Figure 19. The settling time to 1% final value is actually superior to the first method of compensation. However, the LH0032 suffers slow settling thereafter to 0.1% accuracy at the falling edge, and nearly four times as much at the rising edge, compared to the previous scheme. Note, however, that the falling edge ringing is considerably reduced. Furthermore, the slew rate is consistently superior using this compensation because of the smaller value of Miller capacitance C_C required. Typical improvement is as much as 50%. A more detailed discussion of this effect is provided in the Slew Response section of this Application Note.

The second compensation scheme works well with both inverting or non-inverting modes. Figure 20 shows the circuit schematic, in which a 270 ohm resistor and a 0.01 µF




Figure 18. Recommended Value of Compensation Capacitor vs. Closed-Loop Gain for Optimum Slew Rate




Figure 19. LH0032 Unity Gain Non-Inverting Large Signal Pulse Response: $C_C = 5 pF, C_A = 1000 pF$

capacitor are shunted across the inputs of the device. This lag compensation introduces a zero in the loop modifying the response such that adequate phase margin is preserved at unity gain crossover frequency. Note that the circuit requires no additional compensation.





Figure 20. LH0032 Non-Compensated Unity Gain Compensation

Output Drive Capability

The LH0024 and LH0032 op amps are designed to deliver, but not to exceed, ±100 mA peak output current for durations under 1 µs at duty cycles under 1%.

The output drive capability of these op amps is limited primarily by device power dissipation. Figure 21 shows the maximum drive capabilities under various conditions. These limits should be observed. Furthermore, the open loop gain decreases slightly as a result of increased output loading. For this reason, continuous output current should be kept under 50mA.



LH0024




Figure 21. Continuous Output Drive Capability

Capacitive Load Compensation

Capacitive loads cause increased phase shifts in such a way that phase margin decreases toward an unstable state and oscillation may result. The cure is to overcompensate the op amp and to isolate the load with a series resistor (100 to 200 ohms) as shown in *Figure 22*. For example, an unterminated coaxial cable presents a capacitive load. Slight overcompensation may be required to maintain stability.




Figure 22. Output Protection when Driving Capacitive Load

Power Dissipation

A simple design rule that is often bent, if not broken, is that relating to power dissipation. The limits for the LH0024 and LH0032 are shown in *Figure 23*. Under no circumstances should these guidelines be exceeded within the temperature range specified. The total power dissipation can be easily calculated from the following equation:

$$P_{\text{Total}} = P_{Q} + P_{\text{Out}} \tag{4}$$

Where: P_Q = the quiescent power at a given supply voltage and current as specified by the data sheet, and.


P_{Out} = the drive power dissipated in the device output stage, computed as the net rms collector-emitter voltage of the output transistor times the load current.

Determining power dissipation when driving a capacitive load is more involved. The peak power required to charge or discharge the load capacitor is:

$$P_{\text{Peak}} = \frac{C_{\text{L}} (\Delta V)^2}{t} \tag{5}$$

Where: ΔV = the change in voltage across C_L . $t = I_{Peak}$ charging time into C_L .

Over a full charge and discharge cycle, the power is directly proportional to the frequency of the input pulse waveform. As the pulse repetition frequency increases, so does power dissipation.



LH0024




Figure 23. Maximum Power Dissipation

Short Circuit Protection

Since the LH0024 and LH0032 have no internal short circuit protection, their relatively high drive capability can sustain current levels sufficient to destroy the devices if high frequency oscillation is induced. This can occur with a large capacitance load. To design in protection, a current limiting resistor $R_{\rm sc}$ should be inserted at the output of the amplifier inside the feedback loop as shown in Figure 22. The value of $R_{\rm sc}$ can be determined from the following equation:

$$R_{sc} = \frac{V^+}{I_{sc}} \tag{6}$$

Where: V+ is the power supply voltage.

Heat Sinking Considerations

Under severe environmental and electrical operating conditions, a low thermal resistance heat sink should be used to assure safe operation. The following is a list of heat sinks from various sources recommended for the TO-8 case style:

Thermalloy 2240A, 33°C/W Wakefield 215CB, 30°C/W IERC, UP-TO8-48CB, 15°C/W

Heat sinks for the TO-5 case style are readily available from many manufacturers. A reasonably priced clip-on unit from Thermalloy, Model 2228B, offers modest thermal resistance of 35°C/W.

Case Grounding

Grounding the case of the device offers improved immunity from circuit cross-talk, but it compromises additional stray capacitance to every device pin (usually 1-2pF). In the rare situation where case grounding is required, slight recompensation may be necessary. However, most applications are not demanding enough to warrant its use.

There are several ways to strap, or ground the case. For the LH0032, the best approach is to solder a small metal washer or a small piece of wire between the base of the device metal can and the base of an unassigned lead post. Dedicating pin 7 of the LH0032 for this purpose is recommended, although any other "no connection" pin is acceptable. High temperature solder should be used to avoid solder reflow during normal assembly operations.

The LH0024 has no unused pins available, and thus is not readily adaptable to case strapping. An alternative approach is to use an electrically conductive heatsink with a PC board-mountable option, such as Thermalloy type 2230C-5.

In all uses of case grounding, be on the lookout for ground-induced noise into the signal path. In short, be sure the ground is a *quiet* ground.

Power Supply Bypass

Power supply pins must be bypassed in all cases to prevent oscillation. A 0.01 to $0.1\mu F$ disc or monolithic ceramic capacitor at each supply pin to ground is edequate. The capacitors should be placed no more than $\frac{1}{2}$ inch from the device pins.

Adjustment of Offset Voltages

When required, the offset voltage of the operational amplifiers may be nulled using a balance potentiometer as shown in *Figure 24*. The 100 ohm series resistors prevent any adverse oscillation or malfunction when the pot is shorted to either end of the adjustment range.




Figure 24. Offset Voltage Adjustment

Slew Response Improvement

Slew rate is the internally limited maximum rate of rise, or fall, at maximum amplifier output swing when driven by a large signal step input. It is primarily limited by the operating current of the input stage. When overdriven by a step function, the input stage operating current charges or discharges the effective circuit capacitance of the second stage. The rate of charge is:

$$\frac{dV}{dt} = \frac{I_{input Stage}}{C_{Node}}$$
 (7)

In the case of the LH0032, where Miller Compensation is used, the external capacitance adds to the internal circuit capacitance, resulting in reduced slew rate. Figure 25 illustrates this effect as a function of the capacitance value.




Figure 25. LH0032 Slew Rate vs. Frequency Compensation Capacitance

Figures 26, 27, and 28 demonstrate the rising and falling slew capabilities of the LH0024 and LH0032. Notice the improved slew rate performance of the LH0032 using the alternative compensation technique in Figure 28 compared to Figure 27. The difference is due to the smaller Miller capacitance used in the former.

The LH0024 does not use Miller Compensation, so slew rate is not compromised. Consequently, large signal

frequency response is significantly higher than that of the LH0032.

Finally, power supply voltage affects slew rate. As the voltage decreases, input stage operating current decreases accordingly. The net effect is a reduction in the slew rate as the available charging current drops off. *Figure 29* shows the typical slew response of each op amp as a function of supply voltage.




Figure 26: LH0024 Slew Response, Unity Gain Inverting Mode




Figure 27. LH0032 Slew Response, Unity Gain Inverting Mode, Standard Compensation (C_C = 10 pF, C_A = 100 pF)





Figure 28. LH0032 Slew Response, Unity Gain Inverting Mode, Improved Compensation ($C_C = 5 pF$, $C_A = 1000 pF$)






Figure 29. Slew Rate Response as a Function of Supply Voltages

Settling Time

Settling time is the time between the start of a step input to the time it takes the output to settle to within a specified error band of the final voltage. This parameter is heavily influenced by the frequency compensation of the amplifier (degree of damping). Undercompensation results in excessive phase shift, overshoot and ringing, and therefore, a long settling time. Equally poor performance results from overcompensation, which yields an overdamped system, slow decay and, again, a long settling time.

Expectedly, settling time is affected by the loop gain of the amplifier. *Figure 30* illustrates this effect for these two devices.

One of the most demanding applications is driving a capacitive load in a circuit such as a high speed sample-and-hold, where accuracy and fast settling time are both important. Because of the additional phase shift introduced by driving the sampling capacitor, the LH0032 must be recompensated. *Figure 31* presents the optimum compensation to obtain fastest settling time under these conditions.

Conclusion


At first glance, the LH0024 and LH0032 seem harmless enough. A more in-depth look reveals the challenges in applying these high performance op amps. The ultimate

capabilities that can be extracted are a direct function of careful engineering. With prudence, these devices are harmless indeed.

Application of these high performance amplifiers requires an understanding of compensation and layout technique. With the information presented in this note, the designer should be able to enjoy the benefits of their superior capabilities.

References:

- 1. National Semiconductor Special Functions Databook.
- R. K. Underwood, "New Design Techniques For FET Op Amps" National Semiconductor AN-63, March 1972...
- J. Wong, J. Sherwin, "Applications Of Wide-Band Buffer Amplifiers" National Semiconductor AN-227, October 1979..
- "LH0082 Optical Communication Receiver" Data Sheet, National Semiconductor Corp..
- E. Miller, "Introduction to Practical Fiber Optics" National Semiconductor AN-244, May 1980.






Figure 30. Settling Time vs. Closed-Loop Gain




Figure 31. Frequency Compensation vs. Load Capacitance

17

Low Distortion Wideband Power Op Amp

National Semiconductor Application Note AN-261 James Wong & Richard Johnson



The LH0101 is a new power operational amplifier capable of delivering a high-current low-distortion output. The device is conservatively rated at 2 amps continuous current. A novel design technique is used to eliminate the crossover distortion often plaguing power op amps. Additional features include a frequency response from DC to greater than 4 MHz. Excellent DC performance is attained by using FET input devices, and the unity gain frequency compensation has been performed internally. Finally, the device is hermetically sealed in a standard 8-pin TO-3 power package.

The initial LH0101 design goal was to develop an easy to use wideband operational amplifier capable of driving a variety of loads. This requirement focused a major portion of the design effort in the power output stage where considerable emphasis was placed on eliminating crossover distortion. Another consideration was to remove the ground connection typically associated with power amplifiers in order to ease the usage with single or dual power supply configurations.

Our discussion is sectioned into three subtopics where the first details the LH0101 internal circuitry, the second presents a variety of user product development/ design precautions, and the third presents typical applications for the LH0101, supported by circuit diagrams.

Table 1. LH0101 Typical Performance Characteristics at 25°C Ambient, ±15 V Supply.

Parameter	Conditions	Value
Output current		2 A
Input offset voltage		5mV
Input bias current		50 pA
Input offset current		25 p.A
Input resistance		10 ¹² Ω
Large signal voltage gain		200 V/mV
Output voltage swing	R _L = 100 Ω	±12.5 V
	$R_L = 10 \Omega$	±11.6 V
	$R_L = 5.0 \Omega$	±11 V
Slew rate	A _V = +1	10 V/μs
Full power bandwidth	$A_V = +1, R_L = 10 \Omega$	300 kHz
Small signal rise time	$A_V = +1, R_L = 10 \Omega$	100 ns
Small signal settling time to 0.01% Gain bandwidth	V _{IN} = 10 V, A _V = +1	2μs 4MHz
Harmonic distortion	$f = 1 \text{ kHz}, P_0 = 1 \text{ W}$ $R_L = 10 \Omega, A_V = +1$	0.005%
	$f = 20 \text{ kHz}, P_0 = 1 \text{ W}$ $R_L = 10 \Omega, A_V = +1$	0.05%

Circuit Topology

The LH0101 consists of 3 essential stages, an operational amplifier, a buffer, and a power output stage.

Selection of a BI-FET operational amplifier was prompted by a balance between the desired AC and DC performance. This decision was made in order to take advantage of the high performance BI-FET series' slew rate, settling time, and low bias current characteristics. The added feature of internal frequency compensation aided in making it an ideal amplifier upon which to build.

The zero-crossing distortion associated with high current and high frequency conditions is an age-old problem of class B and class AB power amplifiers. In order to minimize the distortion at crossover, the amplifier must maintain a low output impedance throughout zero crossing. This requires the push-pull output transistors to smoothly alternate current sourcing and sinking duty during the crossover.

To obtain a low output resistance the output stage must constantly remain in the active region. The usual approach is to incorporate a class AB output stage similar to that shown in *Figure 1*. During no load conditions, both output transistors are biased ON thus providing a low output resistance and hence eliminating crossover distortion. Under rated current load conditions, however, a potential source of distortion can develop. Take the case of an output at a positive voltage delivering the rated current to a load. The increased base-to-emitter voltage of the drive transistor tends to bias the bottom transistor OFF.




Figure 1. Class AB Output Stage as a Possible Solution to Minimize Distortion

As the output swings negative, crossover distortion can be seen to depend upon how quickly the bottom transistor can turn ON to assume its drive portion of the duty cycle. This condition becomes more acute at higher frequencies.

Of even greater concern is the risk of thermal runaway. An internal rise in temperature decreases transistor junction voltages which in turn increase the collector operating current. Typically emitter degeneration resistors can be used to compensate for this effect, but prove themselves inadequate under rated current load conditions. In order to minimize the junction voltage temperature effect a large resistor value must be selected. At the same time this limits the output drive current and, hence, the output voltage swing. On the other hand, if a small resistor value is selected, the output drive current is maintained but the voltage drop across this small resistance is inadequate to compensate for a decrease in junction voltage. This result brings the problem back to one of thermal runaway and clarifies the shortcomings of Figure 1.

Another commonly used technique is a pseudo-class B output stage found in many integrated power op amps, (see *Figure 2*). In this configuration, the limited output swing problem of class AB amplifiers is eliminated. The output swings to within one or two volts of either supply.

The obvious problem with this type of circuit is that it has significant crossover distortion. Distortion occurs when both output transistors are biased completely OFF during zero crossing, thus exhibiting relatively high resistance at the amplifier output. In addition, the minor loop

feedback between the base drive of the transistors and the output almost always induces an abrupt change in the response. This further aggravates the amplifier dis tortion.

The new op amp successfully combines both techniques to achieve remarkably smooth crossover transitions under most demanding conditions. The complete schematic is shown in *Figure 3*.

The buffer stage, which consists of transistors Q3, Q5, Q10, and Q11 is a current amplifier with unity voltage gain. Connected as a class AB amplifier, its function is to provide distortion-free drive during zero crossing. Bandwidth is in excess of 50 MHz to ensure no bandwidth-induced distortion.

The buffer stage output is current limited by transistors Q7 and Q8 to no more than 50 mA. However, the power stage transistors Q1 and Q2 are designed to turn ON as the load current reaches about 25 mA. Any additional current demanded is sustained by these two output transistors right up to the rated output limit. Thus, the reserve drive of the buffer stage is used only to "smooth" the turn-on delay of the output Darlington transistors.

Q6 and Q9 base-to-emitter junctions are used as current limit sense to protect the output stage. Current sense resistors connected between the supply pins and the SC pins program the limit threshold. In operation, an approximate 0.6 volt differential turns ON either transistor Q6 or Q9, which in turn drives Q12 and Q4 respectively, starving any excess base current from driving the output beyond the preset limit.




Figure 2. Class B Output Stage




Figure 3. LH0101 Complete Schematic

Result

The performance of the LH0101 is best demonstrated in the following photographs. Figure 4 shows the large signal slew response of the LH0101 into a $10\,\Omega$ load. No crossover distortion is evident.




Figure 4. Large Signal Pulse Response, 10 Ω Load

Generally, crossover distortion occurs within a small region near zero crossing. In order to amplify its effect, a signal of small amplitude is used. Figures 5 and 6 show a signal amplitude of 2 volts peak, and loads of 10Ω and 1Ω respectively. Notice that a slight distortion is observed in Figure 6, but only under the extreme condition imposed by the 1Ω load!




Figure 5. Small Signal Response, 10Ω Load




Figure 6. Small Signal Triangular Wave Response, 1Ω Load

Design Precautions

Circuit Layout Considerations

In high power applications, one must pay close attention to the trace connections in which high current is carried. Critical connections should be short to minimize line drop. For example, a $10\,\mathrm{m}\Omega$ PC trace carrying 2 amps develops $20\,\mathrm{m}V$ of error voltage. It is important to be aware of where this error is generated and how it impacts accuracy.

Ground connections are probably the most important, if not the most troublesome. Not only can they contribute to circuit error, but in many situations the circuit can become unstable if the layout induces excessive phase error. Figure 7 shows one correct technique for circuit grounding. The heavy lines represent high current paths. The analog signal ground is returned to the supply common.

Output Current Limit

As described in the previous section, current sense resistors may be inserted between the supply pins and the SC pins to limit excessive load currents. A voltage of 0.6 volt developed across the sense resistor triggers the limiting circuit. *Figure 8* illustrates the usage.

In cases where the chosen R_{SC} is small (<1 Ω), the contact resistances from solder connections and socket ohmic contacts become important and must not be overlooked. A good solder joint typically exhibits $5\,\text{m}\Omega$ of resistance and socket contacts have about $10\,\text{m}\Omega.$ Even interconnecting traces will become significant if they are long.

Consider the circuit in Figure 8; a pair of good solder joints on the $0.3\,\Omega$ current sense resistors contribute more than 3% error. Also, one can expect the current sense transistor threshold to vary as much as 10% from device to device. Furthermore, this threshold has a temperature coefficient of $-2\,\text{mV}/^\circ\text{C}$. In summary, the expected accuracy is on the order of 20 to 25% under all operating conditions.

When designing the current limit, the threshold should not be set too close to the worst case peak current under any normal operating conditions. Signal distortion will occur even if the threshold is intermittently exceeded for a very short duration. In the worst instance, the circuit can trigger spurious oscillation, such as in the case of driving a capacitive load during transient conditions. These occurrences are very real in nearly all op amps having similar current sense circuits. Although the current limit circuit has high enough gain to produce a sharp response, it is a good idea to allow a 20% margin above the worst case operating condition.

Safe Operating Conditions

In order to preserve the reliable performance of the LH0101, the device must not operate beyond the boundary defined in the Safe Operating Area curve in the data sheet. Because of its importance, it has been reproduced in *Figure 9*.

Power Dissipation Considerations

Probably the single most Important gauge of reliability is the operating temperature of this device. The derating curve, which has again been reproduced in *Figure 10*, must be followed faithfully. Similar to the Safe Operating Area curve, under no circumstances should the boundary be exceeded.

The curves relate operating and junction temperature, power dissipation and thermal resistance. The general relationship is expressed as follows:

$$P_{DISS} = \frac{T_{J(MAX)} - T_{A(MAX)}}{R_{\theta JC} + R_{\theta CS} + R_{\theta SA}}$$
(1)

where: P_{DISS} = the power dissipated by the device in watts.

 $T_{J(MAX)}$ = the maximum junction temperature allowed, for the LH0101, $T_{J(MAX)}$ = 150°C

T_{A(MAX)} = the maximum ambient temperature in °C under which the device must operate.

 $R_{\theta JC}$ = thermal resistance from the junction to case in °C/W, for the LH0101, $R_{\theta JC} = 2.5$ °C/W.

 $R_{\theta CS}$ = thermal resistance from case to surface of heat sink in °C/W.

 $R_{\theta SA}$ = thermal resistance from heat sink to free air ambient in °C/W.

In simple terms, the expression is a measure of how well the internally generated heat is removed such that the power dissipated will not give rise to a maximum permissible junction temperature of 150°C. Thus, the sum of

R1 5 3 CASE

LH0101 7 8 LOAD

SIGNAL

GROUND

VIN - 0.1 µF

1 2 7 8 LOAD

SUPPLY
COMMON

Figure 7. Proper Supply Connection




Figure 9. Safe Operating Area

all the thermal resistance represents the thermal efficiency of the mechanical design. The lower the sum, the more efficient the thermal conductivity.

In a typical design, first and foremost is to calculate the maximum power dissipation that the device is designed to handle. There are two components, which are related by the following equation:

$$P_{DISS} = P_O + P_O \tag{2}$$

The first part of the equation is the quiescent power at which the device operates under no load. The second term is the power dissipated by the output transistors due to the load. This is calculated as the average voltage difference between the supply voltage and the output voltage multiplied by the maximum rms load current the amplifier is required to deliver.

Once the power dissipation is calculated, the next step is to determine the maximum ambient temperature in which the device must operate.

To complete the thermal design, all contributions of thermal resistances must be summed per equation (1) above. First, the junction-to-case thermal resistance for the LH0101 is given in the data sheet; it is typically 2.5°C/W.

The metal case of the LH0101 is electrically connected to the output of the amplifier. Unless the application permits direct mounting to a heat sink, a sheet of insulation should be sandwiched between the case and the mounting surface for isolation purposes. Many types of insulators are available. The most popular of these is mica film. Its thermal resistance is listed in Table 2 along with other types.




Figure 8. Current Limit Protection




Figure 10. Power Derating Curve

Table 2. Thermal Resistance¹

Insulator Material Type	W/O Thermal Joint Compound	W/Thermal Joint Compound	Sources
Mica	1.3°C/W @ 0.003" thick 1.2°C/W @ 0.002" thick	0.25°C/W 0.33°C/W	Thermalloy Inc. Keystone Electronics Mod. #4658
Thermalfilm l ²	1.5°C/W @ 0.002" thick	0.52°C/W	Thermalloy Inc.
Aluminum Oxide²	1.0°C/W @ 0.062°C	0.3°C/W	
Beryllium Oxide ²⁻³	0.6°C/W @ 0.062" thick	0.15°C/W	,
Insul-Cote ²	0.5°C/W @ 0.002" thick		Thermalloy inc.

- ¹ Mounting bolts torqued to 6 oz.-in.
- ² Consult manufacturer on availability for 8-lead TO-3 package style
- ³Particle, dust, or fumes present health hazards when inhaled. Grinding, sanding, and pulverizing the material should be avoided.

In critical applications, thermal-joint compound should be used to maximize heat transfer across the case to the heatsink. With air being a poor heat conduction medium, the use of thermal joint compound eliminates air gaps between mounting surfaces, thus providing more than 3 times improvement in thermal efficiency over those cases without.

The remaining unknown, $R_{\partial SA}$, can now be determined from the proper selection of the heat sink. By itself, that is, with no heat sink, the TO-3 case has a junction-to-ambient thermal resistance ($R_{\partial JA}$ or θ_{JA}) of about 25°C/W . Consequently, a heatsink is almost always required in applications involving significant power. Most heat sink manufacturers specify the mounting-surface to ambient thermal resistance $R_{\partial SA}$. In a nutshell, the heatsink is selected such that the right hand side of equation (1) is equal to or greater than the left hand side, or total power dissipation. It is good engineering practice to allow at least a 10% safety margin.

Design Considerations Driving Inductive Load

The LH0101 is suitable for driving most inductive loads including voice-coils and motors. However, in many situations the device should be protected from the harmful effects of energy stored in the Inductor. Such a condition exists when power is removed from the circuit at an instant when a high current is flowing through the inductor. A back-emf may have energy high enough to forward bias internal junctions at a current density level sufficient to destroy the device. *Figure 11* illustrates a simple way to prevent this.

Theoretically, an inductive load does not cause amplifier loop instability. However, if the circuit Q is high enough and stray capacitances are within a critical range, the load circuit can break out into oscillation. A series RC damping circuit of $10\,\Omega$ and a $0.01\,\mu F$ capacitor across the inductor as shown in Figure 12 usually alleviates the problem.




Figure 11. Back EMF Suppression Technique




Figure 12. RC Damping to Compensate Inductor Load

In some applications where it is desirable to prevent power-on surges from actuating the load, for example a motor valve actuator or a disk drive read/write head servo loop, the same RC damping circuit provides an alternate conductive path to suppress surge current.

Design Considerations Driving Capacitor Load

Capacitive loads tend to create an unwanted pole at the tail end of the frequency response where the open loop gain approaches unity gain frequency. The effect is a net reduction of phase margin. For example, a 550 pF load capacitor reduces the phase margin of the amplifier from a no load of 58° to 45°. A 1000 pF capacitor pushes it down to 40°. With a large $0.01 \mu F$ capacitor, the amplifier has a mere 22° phase margin. The latter cases are susceptible to oscillation. Figure 13 shows a compensation technique to restore stability. The value of the lead capacitor C1 should be such that the capacitive reactance is one-fifth the resistance of R2 at the unity-gain crossover frequency of the amplifier, or 4 MHz.

It is interesting to note that there is a critical value for the load capacitor above which oscillation cannot occur. That value is approximately 0.1 µF. Under such a condition, the time constant is so large that the heavy damping effectively suppresses any chance for the circuit to oscillate.

Typical Applications

CRT Yoke Driver

One of the most natural applications for the LH0101 op amp is the deflection yoke driver for high resolution CRTs. The low distortion characteristics allow virtually unrestricted use in any circuit configuration. A typical design is shown in *Figure 14*.




Figure 13. Compensation for Capacitance Load




Figure 14. CRT Yoke Driver Circuit

A 500 mV peak-to-peak triangular waveform about ground is input to the amplifier, giving rise to a 100 mA peak current to the inductor. As shown in Figures 15 and 16, the responses were recorded at 60 Hz and 20 kHz respectively. At higher frequencies, R_{DAMP} becomes important. The value should be selected to yield the cleanest waveform.




Figure 15. 60 Hz Current Drive Waveform of CRT Deflection Coil




Figure 16. 20 kHz Current Drive Waveform of CRT Deflection Coil

Servo Motor Amplifier

A typical motor driver circuit is shown in *Figure 17*. The amplifier will deliver the rated current into the motor. Again, care should be taken to keep power dissipation within the permitted level.

A variation of the same servo design is shown in *Figure 18*. This precision speed regulation circuit employs rate feedback for constant motor current at a given input voltage.




Figure 17. Servo Motor Amplifier




Figure 18. Rate Feedback Servo Motor Amplifer

Digitally Programmable Power Source

Designing precision voltage and current sources is made simple using the LH0101. Adding a digital-to-analog converter provides a tremendous amount of flexibility in speed and control. Applications range from DC precision power supplies to sophisticated programmable waveform generators. The design of the voltage source is relatively straightforward, whereas the programmable current source is a bit more involved. Such a circuit is shown in Figure 19. The DAC is configured to operated in a bipolar mode with an output range of $\pm 10.000\,\text{V}$. With 12 bits, the DAC outputs an equivalent of 4.88 mV per bit-weight. Consequently, the resolution at the current source is 0.488 $\mu\text{A/bit}$.

The output sources and sinks current only to ground referenced loads. A negative full-scale code (all digital inputs low) effects a negative (source) 1 amp current output. A zero scale (MSB low and all other bits high) gives zero current. And a positive full scale code (all digital inputs high) forces a positive (sink) 1 amp current at the output.

The versatility of this circuit configuration is not without limitation. Because the output voltage is dependent upon the ground referred load, one must be aware of the potentially destructive power dissipation level the LH0101 must sustain. For example, 1 amp current into a $5\,\Omega$ grounded loaded generates 10 watts of power in the amplifier. This level is high enough to destroy the device unless an appropriate heat sink is used to keep the device junction temperature from exceeding the 150°C limit.

Coaxial Cable Driver

The LH0101 makes an ideal cable driver of any type. It has adequate bandwidth for most audio and sub-video applications. The high current, distortion free output can easily interface any termination required. Large line capacitance does not present a problem for the LH0101. It has adequate reserve current capability to charge the capacitance without seriously degrading bandwidth. However, current limit protection against cable shorts is recommended. A typical interface circuit is shown in Figure 20. The op amp can drive up to 6 coaxial lines without the use of a heat sink.

Low Distortion Audio Amplifier

At this juncture, it would be of great interest to see how well the LH0101 performs in the audio high fidelity arena. The intent here is not to set a new standard but merely using the stringent requirements of the audio specifications as an ideal yardstick for comparison.

The complete design is illustrated in *Figure 21*. The circuit is configured as a bridge amplifier to maximize available output power for a given set of supply voltages.

The result is an impressive set of specifications summarized in Table 3. Although not earth-shaking, 0.14% total harmonic distortion at the rated 40 watt output, within the full audio frequency spectrum, is very respectable.

Transient slew rate of greater than $10\,V\!/\mu$ s extends the full power bandwidth to beyond 200 kHz, and the distortion response is plotted over the entire audio spectrum in *Figure 22*. This would satisfy all but a handful of audio purists.

About the only difficulty encountered was finding a heat sink that was good enough for convection cooling. By following the previous section on Power Dissipation Considerations, the heat sink thermal resistance required is a maximum of 3.5°C/W at an ambient temperature of 25°C. The calculation included the use of mica insulator and liberal use of thermal-coat compound. As it turned out, a large extruded heat sink with fins similar to the Thermalloy type 6141 did an excellent job of keeping the junctions cool.

Table 3. Bridge Audio Amplifier Specifications

A _V (Voltage Gain)	3
Z _{IN} (Input Impedance)	10kΩ
Iq (Quiescent Current)	60 mA
Po (Output Power)	40 Watts into 8Ω
-RMS Continuous 20 Hz-20 kHz	28 Watts into 16Ω
Full Power Bandwidth	DC to > 100 kHz
THD (Total Harmonic Distortion)	
1W 20-20,000 Hz	< 0.8%
40W 20-20,000Hz	<0.15%
IMD (Intermodulation Distortion)	!
1 W 60 Hz/100 kHz 4:1	0.01%
40W 60Hz/100kHz 4:1	0.002%
Peak Output Current	3.125 A into 8Ω
Supply Voltage	±18 V
Maximum Output Voltage Swing	21.2 V RMS
	30 V Peak

References

- 1. National Semiconductor, Special Functions Databook.
- 2. National Semiconductor, Linear Applications Handbook.
- J. Wong, J. Sherwin, "Applications of Wide-Band Buffer Amplifier", National Semiconductor AN-227, October 1979.
- 4. National Semiconductor "LH0101 Power Operational Amplifier" data sheet.




Figure 19. Digitally Progammable Current Source




Figure 20. Multi-Line Coaxial Cable Driver




Figure 21. LH0101 Bridge Audio Power Amplifier




Figure 22. Total Harmonic Distortion vs. Frequency of Bridge Power Amplifier

MOS Clock Drivers

National Semiconductor MOS Brief 9 John Vennard



How many MOS devices can a clock driver operate? There is no hard and fast answer. Fanout is bounded by the driver's current and power ratings, but can vary greatly with drive requirements and with the way the driver itself is driven by the clock signal source.

Any of the drivers in the table might clock an MOS shift-register string with thousands of stages, for instance, but if that were the only consideration we wouldn't be producing a variety of types. All the drivers have the same basic function—translating a bipolar clock signal to MOS voltage levels and boosting the output current. They have similar output stages, whose operation was detailed in AN-18, "MOS Clock Driver."

What makes them tick differently is their input stages. The MH0007 includes an input AND gate and can be coupled directly to a TTL or DTL gate. The MH0009 is directly or capacitively coupled to a TTL line driver that provides at least 20 mA. To work at its full speed, the MH0012 requires direct-coupled, opposite phase inputs from a TTL driver. And the MH0013 is capacitively coupled to a TTL driver.




FIGURE 1. MH0009 Dual MOS Clock Driver

The MH0013 offers high fanout at lowest cost. It is most efficient because it does not have a built-in level shifter and the output duty cycle is lower than the input duty cycle. Essentially, it is the MH0009 without the Q1-Q2 input stages seen in Figure 1. However, the MH0013's output pulse width depends on the input drive circuitry rather than the input pulse timing. This is also true of the MH0009 when it is capacitive coupled.

When it is direct-coupled as shown in Figure 2 (most people use it capacitive coupled), the MH0009 will follow the input. That is, the driver output will remain at the MOS "1" level (near V2) for as long as the input is at the TTL "1" level. The output will be MOS "0" (near V3) while the input is at TTL "0". The MH0007 and MH0012 do the same.

In contrast, the MH0013 (or an MH0009 capacitively coupled) as shown in Figure 3 will produce an output MOS "1" level pulse during the period following the bipolar logic transition from the TTL "0" state to the "1" state. At all other times, the output will remain at the MOS "0" level. The width of the "1" output pulse depends on the cur-




FIGURE 2. Directly Coupled Dual Driver

Characteristics of National MOS Clock Drivers

TYPE	PACKAGE	OUTPUT PHASES	INPUT COUPLING	INPUT LEVEL TRANSLATOR	MAX REP RATE-MHz	MAX OUTPUT SWING-V	I _{OUT} mA		P _{OFF} mW
MH0007	TO-5	1	dc	Yes	5	30	±500	800/600	5
мнооо9	8-OT	2	dc or Cap	Yes	, 3	30	±500	1500/1000	0
MH0012	**TO-8	1	dc	Yes	10	. 30	±1000	1500/1000	20
мноо13	8-OT	2	Сар	. No	5	30	±500	1500/1000	0




FIGURE 3. Capacitively Coupled Dual Driver

rent available from the TTL driver and the input capacitor (see Figure 4):

P.W.
$$\alpha$$
 C_{1N} \times V_{drive}/I_{drive}

As soon as the input rises about 0.5V, the output is driven to the MOS "1" level (V2). The output returns to the MOS "0" level (V3) when the input capacitor charges.

Capacitive coupling from the TTL driver to the MH0013 helps cut system power consumption and cost to the bone when used with other low duty cycle techniques. Low duty cycle driver efficiency is discussed in AN-18 and low frequency memory operation to reduce system power is discussed in AN-19, "Low Power MOS."




FIGURE 4. Waveforms, Each Half of Dual Driver

One point not covered in previous application notes is that capacitive coupling yields an additional fanout bonus by significantly reducing the power dissipation in the driver input (See MH0013 data sheet for more detailed calculations). Let's compare fanouts of half an MH0009 operating dc and half an MH0013 under the following typical conditions:

$$\begin{array}{lll} f = 2 \; \text{MHz} & & V_2 = -16V \\ t_r = 50 \; \text{ns} & & V_3 = 0V \\ P.W. = 200 \; \text{ns} & & T_A = 70 ^{\circ} \text{C} \\ V_{CC} = +5V & & & \end{array}$$

where t_r is the rise time and P.W. the pulse width of the input signal.

One factor limiting fanout is P_{max} , the package power dissipation. This is 500 mW for each half at 70° C, which covers both the internal dissipation P_{dc} and the transient dissipation P_{ac} involved in driving the load. That is,

$$P_{max} = P_{dc} + P_{ac}$$

The only significant P_{dc} in National's two-phase drivers occurs during the "1" output, so P_{dc} in half a direct-coupled MH0009 is

$$P_{"1"} = \left[(V_{CC} - V_2)I_{1N} + \frac{(V_3 - V_2)^2}{R_b} \right] \times "1" \frac{\text{duty}}{\text{cycle}}$$

where I $_{\rm IN}$ from the TTL driver averages 20 mA and R $_{\rm b}$ is the output collector load resistor of 1.1 k Ω . Therefore,

$$P_{"1"} = (21 \times 20 + 16^2 / 1.1) \times 0.4 \times 10^{-3}$$

= 261 mW

This allows Pac to be 239 mW in the MH0009.

In the MH0013, the input voltage component is only the TTL "1" level of about 4.0V, so its $P_{\rm m1"}$ is only 125 mW and $P_{\rm ac}$ can be 375 mW. In all drivers,

$$P_{ac} = C_1 f \times (V_3 - V_2)^2$$

where C_L is the capacitive load presented by the MOS devices' clock inputs. Therefore, in this example each half of the directly coupled MH0009 would drive 467 pF worth of MOS devices, and the MH0013, 732 pF. The difference is more pronounced when the voltage swings are larger. In other words, each MH0013 could drive several more large MOS registers while dissipating the same power as the direct-coupled MH0009.

The two become equal when the absolute limit on fanout imposed by output current capability is reached. This is

$$C_{L(max)} = I \times t_r/V$$

where I is the output current limit and V the output voltage swing. These drivers will withstand transient currents of 600 mA, so $C_{L(max)}$ would be 1,875 pF at $V_2 = -16V$, $V_3 = 0V$ and $t_r = 50$ ns. Techniques such as lowering the duty cycle or making both V_3 and V_2 more positive can be used to work C_L up toward $C_{L(max)}$. But don't exceed it (a precaution that has sometimes been overlooked on the data sheets of rival devices).

Feedforward Compensation Speeds Op Amp

National Semiconductor Linear Brief 2 Robert C. Dobkin



A feedforward compensation method increases the slew rate of the LM101A from $0.5/\mu s$ to $10V/\mu s$ as an inverting amplifier. This extends the usefulness of the device to frequencies an order of magnitude higher than the standard compensation network. With this speed improvement, IC op amps may be used in applications that previously required discretes. The compensation is relatively simple and does not change the offset voltage or current of the amplifier.

In order to achieve unconditional closed loop stability for all feedback connections, the gain of an operational amplifier is rolled off at 6 dB per octave, with the accompanying 90 degrees of phase shift, until a gain of unity is reached. The frequency compensation networks shape the open loop response to cross unity gain before the amplifier phase shift exceeds 180 degrees. Unity gain for the LM101A is designed to occur at 1 MHz. The reason for this is the lateral PNP transistors used for level shifting have poor high frequency response and exhibit excess phase shift about 1 MHz. Therefore, the stable closed loop bandwidth is limited to approximately 1 MHz.




FIGURE 1. Standard Frequency Compensation

Usually, the LM101A is frequency compensated by a single 30 pF capacitor between Pins 1 and 8, as shown in Figure 1. This gives a slew rate of $0.5\text{V}/\mu\text{s}$. The feedforward is achieved by connecting a 150 pF capacitor between the inverting input, Pin 2, and one of the compensation termi-

nals, Pin 1, as shown in Figure 2. This eliminates the lateral PNP's from the signal path at high frequencies. Unity gain bandwidth is 10 MHz and the slew rate is $10V/\mu s$. The diode can be added to improve slew with high speed input pulses.




FIGURE 2. Feedforward Frequency Compensation

Figure 3 shows the open loop response in the high and low speed configuration. Higher open loop gain is realized with the fast compensation, as the gain rolls off at about 6 dB per octave until a gain of unity is reached at about 10 MHz. Figures 4 and 5 show the small signal and large signal transient response. There is a small amount of ringing; however, the amplifier is stable over a -55°C to +125°C temperature range. For comparison, large signal transient response with 30 pF frequency compensation is shown in Figure 6.




FIGURE 3. Open Loop Response for Both Frequency Compensation Networks




FIGURE 4. Small Signal Transient Response with Feedforward Compensation




FIGURE 5. Large Signal Transient Response with Feedforward Compensation




FIGURE 6. Large Signal Transient Response with Standard Compensation

As with all high frequency, high-gain amplifiers, certain precautions should be taken to insure stable operation. The power supplies should be bypassed near the amplifier with .01 μ F disc capacitors. Stray capacitance, such as large lands on printed circuit boards, should be avoided at Pins 1, 2, 5, and 8. Load capacitance in excess of 75 pF should be decoupled, as shown in Figure 7; however, 500 pF of load capacitance can be tolerated without decoupling at the expense of bandwidth

by the addition of 3 pF between Pins 1 and 8. A small capacitor C_2 is needed as a lead across the feedback resistor to insure that the rolloff is less than 12 dB per octave at unity gain. The capacitive reactance of C_2 should equal the feedback resistance between 2 and 3 MHz. For integrator applications, the lead capacitor is isolated from the feedback capacitor by a resistor, as shown in Figure 8.

Feedforward compensation offers a marked improvement over standard compensation. In addition to having higher bandwidth and slew, there is vanishingly small gain error from DC to 3 kHz, and less than 1% gain error up to 100 kHz as a unity gain inverter. The power bandwidth is also extended from 6 kHz to 250 kHz. Some applications for this type of amplifier are: fast summing amplifier, pulse amplifier, D/A and A/D systems, and fast integrator.




FIGURE 7. Capacitive Load Isolation




FIGURE 8. Fast Integrator

Speed Up the LM108 Feedforward Compensation

National Semiconductor Linear Brief 14 Robert C. Dobkin



Feedforward frequency compensation of operational amplifiers can provide a significant increase in slew rate and bandwidth over standard lag compensation. When feedforward compensation is applied to the LM101A operational amplifier, an order of magnitude increase in bandwidth results. A simple feedforward network has also been developed for use with the LM108 micropower amplifier to give a factor of five improvement in speed. It uses no active components and does not degrade the excellent dc characteristics of the LM108.

Figure 1 shows a schematic of an LM108 using the new compensation. The signal from the inverting input is fed forward around the input stage by a 500 pF capacitor, C₁. At high frequencies it provides a phase lead. With this lead, overall phase




FIGURE 1. LM108 with Feedforward Compensation

shift is reduced and less compensation is needed to keep the amplifier stable. The $\mathrm{C_2}-\mathrm{R_1}$ network provides lag compensation, insuring that the open loop gain is below unity before 180° phase shift occurs. The open loop gain and phase as a function of frequency is compared with standard compensation in Figure 2.

The slew rate is increased from $0.3V/\mu s$ to about $1.3V/\mu s$ and the 1 kHz gain is increased from 500 to 10,000. Small signal bandwidth is extended to 3 MHz. The bandwidth must be limited to 3 MHz because the phase shift through the lateral PNP transistors used in the second stage becomes excessive at higher frequencies. With the LM101A, 10 MHz bandwidth was possible since the signal was bypassed around the low frequency lateral PNP's. Nonetheless, 3 MHz is very respectable for a micropower amplifier drawing only $300~\mu A$ quiescent current.

When the LM108 is used with feedforward compensation, it is less tolerant of capacitive loading and stray capacitance. Precautions must be taken




FIGURE 2. Open Loop Voltage Gain

to insure stability. If load capacitance is greater than about 75 to 100 pF, it must be isolated as shown in Figure 3. A small capacitor is always needed to provide a lead across the feedback resistor to compensate for strays at the input. About 3 to 5 pF is the minimum value capacitor. Care must be taken to minimize stray capacitance at Pins 1, 2 and 8 when feedforward compensation is used. Additionally, when the source resistance on the noninverting input is greater than 10k, it should be bypassed with a .01 μ F capacitor.




FIGURE 3. Decoupling Load Capacitance

As with any externally compensated amplifier, increasing the compensation of the LM108 increases the stability at the expense of slew and bandwidth. The circuit shown is for the fastest response. Increasing the size of C₂ to 20 or 30 pF

will provide 2 or 3 times greater stability and capacitive load tolerance. Therefore, the size of the compensation capacitor should be optimized for the bandwidth of the particular application.

The stability of the LM108 with feedforward compensation is indicated by the small signal transient responses shown in Figure 4. It is quite stable since there is little overshoot and ringing even though the amplifier is loaded with a 50 pF capacitor. Large signal transient response for a 20V square wave is shown in Figure 5. The small positive overshoot is not severe and usually causes no problems.




FIGURE 4. Small Signal Transient Response of LM108 with Feedforward Compensation

The LM108 is unusually insensitive to power supply bypassing with the new compensation. Even with several feet of wire between the device and power supply, it does not become unstable. How-




FIGURE 5. Large Signal Transient Response of LM108 with Feedforward Compensation

ever, it is still wise to bypass the supplies for drill since noise on the V^+ line can be injected to the summing junction by the 500 pF feedforward capacitor.

The new feedforward compensation is easy to use and offers a factor of five improvement over standard compensation. Slew rate is increased to 1.3V/ μ s and power bandwidth extended to 20 kHz. Also, gain error at high frequencies is reduced. This makes the LM108 more useful in precision applications where low dc error as well as low ac error is desired.

REFERENCE:

 Robert C. Dobkin, "Feedforward Compensation Speeds Op Amp," National Semiconductor LB-2, March, 1969.

LM118 Op Amp Slews 70V/µsec

National Semiconductor Linear Brief 17 Robert C. Dobkin



One of the greatest limitations of today's monolithic op amps is speed. With unity gain frequency compensation, general purpose op amps have 1 MHz bandwidth and 0.3 V/ μ s slew rate. Optimized compensation as well as feedforward compensation can improve op amp speed for some applications. Specialized devices such as fast, unitygain buffers are available which provide partial solutions. This paper will describe a new high speed monolithic amplifier that offers an order of magnitude increase in speed with no loss in flexibility over general purpose devices.

The LM118 is constructed by the standard six mask monolithic process and features 15 MHz bandwidth and 70 V/ μ s slew rate. It operates over a ±5 to ±18V supply range with little change in speed. Additionally, the device has internal unitygain frequency compensation and needs no external components for operation. However, unlike other internally compensated amplifiers, external feedforward compensation may be added to approximately double the bandwidth and slew rate.

DESIGN CONCEPTS

In general purpose amplifiers the unity-gain bandwidth is limited by the lateral PNP transistors used for level shifting. The response above 2 MHz is so poor that they cannot be used in a feedback amplifier. If the PNP transistors are used for level shifting only at DC or low frequencies and the signal is fed forward around the PNP transistors at high frequencies, wide bandwidth can be obtained without the excessive phase shift of the PNP transistors.




FIGURE 1. Simplified Circuit of the LM118

Figure 1 shows a simplified schematic of the LM118. Transistors \mathbf{Q}_1 and \mathbf{Q}_2 are a conventional differential input stage with emitter degeneration and resistive collector loads. \mathbf{Q}_3 and \mathbf{Q}_4 form the second stage which further amplify the signal and level shift the signal towards V⁻. The collectors of \mathbf{Q}_3 and \mathbf{Q}_4 drive a current inverter, \mathbf{Q}_{10} and \mathbf{Q}_{11} to convert from differential to single ended. \mathbf{Q}_9 , which has a current source load for high gain, drives a class B output. The collectors of the input stage and the base of \mathbf{Q}_9 are available for offset balancing and external compensation.

Frequency compensation is accomplished with three internal capacitors. C_1 rolls off on half the differential input stage so that the high frequency signal path is single-ended. Also, at high frequencies, the signal is fed forward around the lateral PNP transistors by a 30 pF capacitor, C_2 . This eliminates the excessive phase shift. Overall frequency response is then set by capacitor, C_3 , which rolls off the amplifier at 6 dB/octive. As previously mentioned feedforward compensation for inverting applications can be applied to the base of Q_9 . Figure 2 shows the open loop frequency response of an LM118. Table 1 gives typical specifications for the new amplifier.




FIGURE 2. Open Loop Voltage Gain as a Function of Frequency for LM118.

TABLE 1. Typical Specifications for the LM118

Input Offset Voltage	2 mV
Input Bias Current	200 nA
Offset Current	
	20 nA
Voltage Gain	200K
Common Mode Range	±11.5V
Output Voltage Swing	±13V
Small Signal Bandwidth	15 MHz
Slew Rate	70 V/μs

OPERATING CONFIGURATION

Although considerable effort was taken to make the LM118 trouble free, high frequency amplifiers are more prone to oscillations than low frequency devices such as the LM101A. Care must be taken to minimize the stray capacitance at the inverting input and at the output; however the LM118 will drive a 100 pF load. Good power supply bypassing is also in order–0.1 μ F disc ceramic capacitors should be used within a few inches of the amplifier. Additionally, a small capacitor is usually necessary across the feedback resistor to compensate for unavoidable stray capacitance.

Figure 3 shows feedforward compensation of the LM118 for fast inverting applications. The signal is fed from the summing junction to the output stage driver by C_1 and R_4 . Resistors R_5 , R_6 and R_7 have two purposes: they increase the internal operating current of the output stage to increase slew rate and they provide offset balancing. The current boost is necessary to drive internal stray capacitance at the higher slew rate. Mismatch of the external resistors can cause large voltage offsets offset balancing is necessary. For supply voltages other than $\pm 15 \text{V}$, R_5 and R_6 should be selected to draw about $500~\mu\text{A}$ from Pins 1 and 5.




FIGURE 3. Feedforward Compensation for Greater Inverting Slew Rate †

When using feedforward, resistor R_4 should be optimized for the application. It is necessary to have about 8 $k\Omega$ in the path from the output of the amplifier through the feedback resistor and through feedforward network to Pin 8 of the device. The series resistance is needed to limit the bandwidth and prevent minor loop oscillation.

At high gains, or with high value feedback resistors R_4 can be quite low—but not less than $100\Omega.$ When the LM118 is used a fast integrator, with a large feedback capacitor or with low values of feedback resistance, R_4 must be increased to 8 $k\Omega$ to insure stability over a full –55°C to 125°C temperature range.

One of the more important considerations for a high speed amplifier is settling time. Poor settling time can cancel the advantages of having high slew rate and bandwidth. For example—an amplifier can have severe ringing after a step input. A relatively long time is then needed before the output voltage can be read accurately. Settling time is the time necessary for the output to slew through a defined voltage change and settle to within a defined error of its final output voltage. Figure 4 shows optimized compensation for settling to




FIGURE 4. Compensation for Minimum Settling[†] Time

within 0.1% error. Typically the settling time is 800 ns for a simple inverter circuit as shown. Settling time is, of course, subject to operating conditions external to the IC such as closed loop gain, circuit layout, stray capacitance and source resistance. An optional offset balancing circuit, R_3 and R_4 is included.

The LM118 opens up new fields for IC operational amplifiers. It is more than an order of magnitude faster than general purpose amplifiers while retaining the ease of use features. It is ideally suited for analog to digital converters, active filters, sample and hold circuits and wide band amplification. Further, the LM118 has the same pin configuration as the LM101A or LM741 and is interchangeable with these devices when speed is of prime concern.

Reducing DC Errors in Op Amps

Robert J. Widlar Puerto Vallarta, Jalisco Mexico National Semiconductor Technical Paper 15



Abstract. An IC op amp design that reduces bias currents below 100 pA over a -55°C to 125°C temperature range is discussed. Super-gain bipolar transistors with on-wafer trimming are used, providing low offset voltage and drift. The key to low bias current is the control of high temperature leakage currents along with the development of reasonably accurate nanoampere current sources with low parasitic capacitance.

introduction

A bipolar replacement for the LM108 [1] drastically reduces offset voltage, bias current and temperature drift. This design, the LM11, does not depend on new technology. Instead, the improvements result from a better understanding of transistor behavior, new circuit techniques and the application of proven offset trimming methods. Table I summarizes the results obtained. The combination of low offset voltage and low bias current is unique to IC op amps, while the performance at elevated temperatures represents an advance in the state of the art.

Table i. Input error terms of the LM11 show an improvement over FET op amps even at room temperature. There is little degradation in performance from -55° C to 125°C. Other important specifications are somewhat better than the LM108A.

parameter	T _j = 25°C		- 55°C ≤ T _j ≤ 125°C	units	
parameter	typ	max	max	uiiits	
input offset voltage	0.1	0.3	. 0.6	m∨	
input offset current	0.5	10	30	pА	
input bias current	25	50	150	pΑ	
offset voltage drift	1		3	μV/°C	
offset current drift	20			fA/°C	
bias current drift	0.5		0.5	pA/°C	

junction FETs

At first glance, field effect transistors seem to be the ideal input stage for an op amp, mainly because they have a low gate current, independent of their operating current. Practically, they do provide an attractive combination of performance characteristics in a relatively simple design. But there are serious shortcomings.

For one, FETs do not match as well as bipolar devices: the offset voltage is at least an order of magnitude worse. Laser trimming can compensate for this to some extent. But with FETs, low offset voltage does not guarantee low drift, as it does with bipolars. FETs are also sensitive to mechanical strains and subject to offset shifts during assembly or with temperature cycling.

Typically, long term stability is about 100 μ V/year, although this can go to 1 mV/year with no prior warning in early life. This contrasts to a 10 μ V/year long term stability for bipolar pairs.

Lastly, although the input current of FETs is low at room temperature, it doubles for every 10°C increase. This, coupled with high offset voltage drift, makes FETs much less attractive as operating temperature is increased.

MOS FETs

Field effect transistors, with a metal gate and oxide insulation, give the ultimate in low input current. Practically, this advantage disappears when diodes are included to protect the gate from static charges encountered in normal handling. Further, the offset voltage problems of JFETs go double for MOS FETs. They are also subject to offset shifts due to contamination.

Interesting designs are on the horizon for various chopper-stabilized complementary MOS ICs. These solve most offset voltage problems, but not that of input leakage current. Even at moderate temperatures, this input current will seriously degrade the low offset voltage and drift even with relatively low source resistances. Chopper-stabilized amplifiers have added problems with overload recovery and noise, especially with high source impedances. These problems have limited solutions, but chopper stabilization is not usually suitable for general purpose applications.

bipolar op amps

Offset voltage, its drift or long term stability has not been a serious problem with bipolar-input op amps. Such techniques as cross-coupling or zener-zap trimming have reduced offset voltage to $25\,\mu\mathrm{V}$ in production. The real problem has been bias current. The LM108, introduced in 1968, has represented the state of the art in low bias currents for standard bipolar devices. At 3 nA, maximum over temperature, the bias current is lower than FETs above 85°C.

A Darlington version of the LM108, the LM216, provided bias currents in the 50 pA range; but this design was seriously marred by high offset voltage, drift, excessive low frequency noise and anomalous leakage currents at higher temperatures.

Improvements in this design were thwarted by the inability to provide nanoampere bleed currents to stabilize the Darlington input and the erroneous belief that uncontrollable surface states created the anomalous leakage.

a new design

With bipolar transistors, there is a tradeoff between current gain and breakdown voltage. Super-gain transistors are devices that have been diffused for maximum current gain at the expense of breakdown voltage (which is typically a couple volts for a current gain of 5000). These low voltage transistors can be operated in a cascode connection with standard transistors to give a composite device with both high gain and breakdown voltage.

Figure 1 shows a modified Darlington input stage for a super-gain op amp. Common base standard transistors (Q5 and Q6, drawn with a wider base) are bootstrapped to the super-gain input transistors so that the latter are operated at near zero collector base voltage. In addition to permitting the use of super-gain inputs, this connection also isolates the input transistors from common-mode variations, increasing common-mode rejection.




Figure 1. Bootstrapped input stage using super-gain transistors in modified-Darlington connection. The objectionable characteristics of the Darlington are virtually eliminated by operating the input transistors at a much larger current than the base current of the transistors they are driving.

The usual problems with the Darlington connection are avoided by providing a bleed current that operates the input transistors, Q1 and Q2, at a current much higher than the base current of the transistors they are driving, Q3 and Q4. This is necessary because the base currents are not that well matched, especially over temperature, and have excess low frequency noise.

a nanoampere current source

A circuit that generates the 50 nA bleed current Is shown in figure 2. A super-gain transistor operated in the forward mode is used to blas a standard transistor in the reverse mode. The reverse connection is used because the capacitance of an ordinary collector tub would reduce the common-mode slew rate from 2 $Vl_{\mu}s$ to 0.02 $Vl_{\mu}s$.




Figure 2. Forming a nanoampere current source with low parasitic capacitance. Design takes advantage of predictable V_{BE} difference between standard and super-gain transistors and fact that V_{BE} of a transistor is the same when operated in forward or reverse mode.

At first look, this biasing scheme would seem to be subject to a number of process variations. This is not so. For one, the V_{BE} of a transistor depends on the base Gummel number $(Q_B/\bar{\mu}_B)$, the number of majority carriers per unit area divided by their effective mobility. Since the Gummel number and the effective area are unchanged when the collector and emitter are interchanged, the V_{BE} will be the same in either connection, provided that base recombination is not excessive. In standard IC transistors, reverse h_{fe} is about 30, indicating that recombination is not a significant factor. Measured reverse h_{fe} is much lower, but this is the result of a parasitic PNP that does not affect V_{BE} or α_E , the common base current gain.

The bleed current depends also on the ratio of supergain to standard transistor $h_{\rm fe}$, as indicated by the equation in figure 2. Intuition suggests that supergain $h_{\rm fe}$ will increase much faster than standard transistor $h_{\rm fe}$ with increasing emitter diffusion time, giving lower bleed current with higher super-gain $h_{\rm fe}$. However, measurements with variances of standard LM108 processing indicate that the bleed current remains within 25% of design center.

As shown in figure 2, higher current ratios can be obtained by increasing the area of Q1 relative to Q2 or by including R1. The equation in figure 2 assumes that \mathbf{I}_1 varies as absolute temperature. If the voltage drop across R1 is equal to kT/q, changes in the VBE of Q1 with small changes in \mathbf{I}_1 will be cancelled by changes in the voltage drop across R1. This makes input bias current essentially unaffected by variations in supply or common-mode voltage as long as \mathbf{I}_1 is reasonably well controlled.

leakage currents

The input leakage currents of bipolar op amps can be kept under control because small geometry devices are satisfactory and because the collector-base junction can be operated at an arbitrarily low voltage if bootstrapping is used.

Simple theory predicts that bulk leakage saturates for reverse biases above 2kT/q. But generation in the depletion zone dominates below 125°C. Because the depletion width varies with reverse bias, so does leakage. The characteristics of a high quality junction plotted in figure 3 show that leakage current can be reduced with lower bias.




Figure 3. Voltage sensitivity of collector base leakage indicates that generation in the depletion zone dominates even at 125°C.

When more than one junction is involved, minimum leakage is not necessarily obtained for zero bias. This is illustrated in figure 4, a plot of I_{CBO} for a junction isolated NPN transistor. A parasitic PNP is formed between the base and the isolation as diagrammed in the inset. Zero leakage is obtained when V_{CB} is set so that the PNP diffusion current equals I_{CBO} of the NPN.




Figure 4. Plot above explains "anomalous" leakage of NPN transistors in ICs. As collector base bias is reduced, base current reverses then increases exponentially. This excess current is the forward diffusion current of parasitic PNP to substrate (see inset).

input protection

The input clamps perform a dual function. Most important, they protect the emitter base junction of the input transistors from damage by in-circuit overloads or static charges in handling. Secondly, they limit the voltage change across junction capacitances on low current nodes under transient conditions. This minimizes recovery delays.

The clamp circuitry is shown in figure 5. Emitters are added on the input transistors and cross-coupled to limit the differential input voltage. Another transistor, Q5, has been added to limit voltage on the input transistors if the inputs are driven below V⁻.




Figure 5. Separate clamps are used for differential and common mode overloads. Leakage currents, I_{CES} of forward and reverse connected translators, cancel.

The differential clamp transistors do contribute to input current because $V_{CR}\!>\!0$, so collector current is not zero for $V_{BE}\!\cong\!0$ (I $_{CES}\!\cong\!100$ pA at 125 °C). The common-mode input clamp, Q5, is also operated at $V_{BE}\!=\!0$ and $V_{CB}\!>\!0$, although in the inverted mode. The resulting error is diffusion current, dependent only on the characteristic V_{BE} of the transistors. Thus, the current contributed by the differential clamp transistors is cancelled, within a couple percent, by that from the common-mode clamp.

bias current

Figure 6 shows some results of the design approach described here. A room temperature bias current of 25 pA is obtained, and this is held to 60 pA over a -55°C to 125°C temperature range. The figure also shows the results of some improvements in development that have reduced bias current to 20 pA over the full operating temperature range.




Figure 6. Input bias current of the LM11 remains low over military temperature range. Improvements in development give even better results (074B). Offset current is usually below 1 pA.

17

Figure 6 shows that bias current Is very nearly a linear function of temperature, at least from $-55\,^{\circ}\text{C}$ to $100\,^{\circ}\text{C}$. This, coupled with the fact that bias current is virtually unaffected by changes in common-mode or supply voltage, suggests that bias current compensation can be provided for critical applications. An appropriate circuit is shown in figure 7. Details are given in reference [2], but properly set up it should be possible to hold bias currents to less than 20 pA over a $-55\,^{\circ}\text{C}$ to $100\,^{\circ}\text{C}$ temperature range or 5 pA over a $15\,^{\circ}\text{C}$ to $55\,^{\circ}\text{C}$ range with a simple room temperature adjustment.




Figure 7. Blas current of LM11 varies linearly with temperature so it can be effectively compensated with this circuit. Blas currents less than 5 pA over 15°C to 55°C range or 20 pA over -55°C to 100°C are practical.

noise

The broadband noise of a bipolar transistor is given by

$$e_n = kT \sqrt{2\Delta f/qI_c}.$$
 (1)

Therefore, operating the input transistors at low collector current does increase noise. Because the noise of most op amps is greater than the theoretical noise voltage of the input transistors, the noise increase from low current input buffers is not as great as might be expected. In addition, when operating from higher source resistances, op amp noise is obscured by resistor noise, as shown in figure 8.




Figure 8. Increased noise of LM11 is consequence of low collector current in input transistors. But in high impedance applications, op amp noise is masked by the thermal noise of source resistance given above.

Low frequency noise is not as easily accounted for as broadband noise, but lower operating currents increase noise in much the same fashion. The low frequency noise of the LM11, shown in figure 9, is a bit less than FETs but greater than that of the LM108 when it is operated from source resistances less than 500 k Ω .




Figure 9. Low frequency noise of LM11 is high compared to other bipolar devices but somewhat less than FETs. It is equal to LM108 operating from 500 kΩ source resistance.

complete circuit

A schematic diagram of an IC op amp using the techniques described is shown in figure 10. Other than the input stage, the circuitry is much like the LM112, a compensated version of the LM108 that includes offset balancing.

One significant change has been the inclusion of wafer level trimming for offset voltage. This is done using zener-zap trimming across portions of the input stage collector load resistors, R4 and R5. This kind of zener is simply the emitter base junction of an NPN transistor. When pulsed with a large reverse current at wafer sort, the junction is destroyed by the formation of a low resistance filament between the emitter and base contact beneath the protective oxide. This shorts out a portion of the collector load resistor. The process is repeated on binary weighted segments until the offset voltage has been minimized.

Offset voltage of the LM11 is conservatively specified at 300 μV . Although low enough for most applications, offset voltage trimming is provided for fine adjustment. Balance range is determined by the resistance of the balance potentiometer, varying from ± 5 mV at 100 k Ω to $\pm 400~\mu V$ at 1 k Ω . Incidentally, when nulling offset voltages of 300 μV , the thermal matching of balance-pot resistance to the internal resistors is not a significant factor.

The actual balancing is done on the emitters of lateral PNP transistors, Q9 and Q10, that imbalance the collector loads of the input stage, This particular arrangement was used so that no damage would result from accidental connection of the balance pins to voltages outside either supply. Not obvious is that a balance pin voltage 15V more negative than V+ can effectively short these PNP transistors with a parallel P-channel MOS transistor, forcing the output to one limit or another.




Figure 10. Complete schematic of the LM11. Except for the input stage, circuit is much like the LM112, a compensated version of the LM108 that includes offset balancing.

Although the LM11 is specified to a lower voltage than the LM108, the minimum common-mode voltage is a diode drop further from V^- because the bleed current generator, Q12 and Q13, has been added.

Proceeding from the input stage, the second stage amplifier is a differential pair of lateral PNPs, Q7 and Q8. These feed a current mirror, Q25 and Q26, which drive a super-gain follower, Q27. The collector base voltage of Q26 is kept near zero by including Q28. The current mirror is bootstrapped to the output so that second stage gain error depends only on how well Q7 and Q8 match with changes in output voltage. This gives a gain of 120 dB in a two stage amplifier. Frequency compensation is provided by MOS capacitor C1.

The output stage is a complementary class-B design with current limiting. Biasing has been altered so that the guaranteed output current is twice the LM108. A zener diode, D1, limits output voltage swing to prevent stressing the MOS capacitor to the point of catastrophic failure in the event of gross supply transients.

The main bias current generator design (Q20-Q23) is due to Dobkin [3]. It is powered by Q19, a collector FET. The circuit is auto-compensated so that output current of Q14 and Q21 varies as absolute temperature and changes by less than 1% for a 100:1 shift in Q19 current.

speed

With a unity gain bandwidth of 500 kHz and a 0.3 V/ μ s slew rate the LM11 is not fast. But it is no slower than might be expected for a supply current of only 300 μ A.

If the precision of the LM11 is required along with greater speed, the circuit in figure 11 might be used. Here, the LM11 senses input voltage and makes appropriate adjustments to the balance terminals of a fast FET amplifier. The main signal path is through the fast amplifier.




Figure 11. The LM11 can zero offset of fast FET op amp in either inverting or non-inverting configurations. Speed is that of fast amplifier. FET amplifier can be capacitively coupled to critical input to eliminate its leakage current.

Surprisingly, this connection will work even as a voltage follower. The common-mode slew recovery of the LM11 is about 10 μ s to 1 mV, even for 30V excursions. This was accomplished by minimizing or bootstrapping stray capacitances and providing clamping to limit the voltage excursion across the strays.

When bias current is an important consideration, it will be advisable to ac couple the FET op amp to the critical input. Reference [2] discusses this and other practical aspects of fast operation with the LM11.

conclusions

A new IC op amp has been described that can not only increase the performance of existing equipment but also creates new design possibilities. Op amp error has been reduced to the point where other problems can dominate. Many of the practical difficulties encountered in high impedance circuitry are discussed in reference [4] along with solutions. A number of tested designs using these techniques are given in reference [2].

The LM11 is not the result of any breakthrough in processing technology. It is simply a modification of ICs that have been in volume production for over 10 years. The improvements have resulted primarily from an understanding of strange behavior observed on the earlier ICs and taking advantage of certain inherent characteristics of bipolar transistors that were not fully appreciated.

As users of the LM11 may have discovered, the offset voltage and bias current specifications are quite conservative. It seems possible to offer 50 μV offset voltage and perhaps 1 $\mu V l^{\circ} C$ drift even on low cost parts. Taking full advantage of 5 pA bias current would require guarded 10-pin TO-5 packages or 14-pin DIP packages. Further, the feasibility of reducing low frequency noise to 2 μV and 0.1 pA, peak to peak, has been demonstrated on prototype parts.

acknowledgement

The author would like to acknowledge the contributions of Dennis Foltz for solving the rather formidable production test problems of the LM11.

references

- [1] R.J. Widlar, "IC op amp beats FETs on input current", National Semiconductor AN-29, December 1969.
- [2] R.J. Widlar, R. Pease and M. Yamatake, "Applying a new precision op amp", National Semiconductor AN-242, April 1980.
- [3] R. Dobkin, U.S. patent no. 3930172.
- [4] R.J. Widlar, "Working with high impedance op amps", National Semiconductor AN-241, February 1980.




Section 18

Appendices/ Physical Dimensions




I	Production Flow	18-3
H	Package Dimensions	18-5
ш.	Heatsinks/Sockets	10 14



Appendix I. Standard Production Flow for Hermetic and Molded Packages

See 883/RETS Program Section 16 for reliability process flow and group details.



FINAL SEAL

ENCAPSULATION

STABILIZATION BAKE

MIL-STD-883, Method 1008, Cond. C, 150°C, 24 hours.

TEMPERATURE CYCLE

MIL-STD-883, Method 1010, Cond. C.

Hermetic: -65°C, +150°C, 10 cycles.

CENTRIFUGE

MIL-STD-883, Method 2001, Cond. D, 20,000 G, Y1 direction only.

HERMETICITY

MIL-STD-883, Method 1014, Cond. B: Fine Leak. MIL-STD-883, Method 1014, Cond. C2: Gross Leak.

ELECTRICAL TEST

MIL-STD-883, Method 5008, Para. 3.2.3.10: Static, dynamic, functional tests per specification.

QUALITY GROUP A ELECTRICAL TEST (TABLE I)

Sample size and quality levels per MIL-STD-883, Method 5008.

MARK, INSPECT, PACK


MIL-STD-883, Method 2009.1.


QUALITY INSPECTION


Marking, physical and electrical sample test to applicable specifications.


SHIP


Appendix II. Package Outlines

















NS Package H10A 10-Lead TO-5 Metal Can Package (H) (High Profile)




NS Package H10B 10-Lead TO-5 Metal Can Package (H)




NS Package H10C 10Lead TO-5 Metal Can Package (H) (Low Profile)




NS Package H10D 10-Lead TO-5 Metal Can Package (H)




NS Package H04A 4-Lead TO-46 Metal Can Package (H)




NS Package H04D Thermal Shield for H04A



NS Package H08A 8-Lead TO-5 Metal Can Package (H)



NS Package H08B 8-Lead TO-5 Metal Can Package (H)



NS Package H10E 10-Lead TO-Metal Can Package (H)

NS Package H08C 8-Lead Metal Can Package (H)


NS Package H10F 10-Lead TO-5 Metal Can Package (H)


- 0.020 MAX UNCONTROLLED (0.508) LEAD DIA


0.026-0.036


(0.660-0.914)

45 ± 3°











NS Package N14A 14-Lead Molded DIP (N)



NS Package N16A 16-Lead DIP (N)



NS Package Z03A 3-Lead TO-92 Plastic Package (Z)



Appendix III. Heat Sinks & Sockets

Following is a partial list of sockets and heat dissipators for use with various packages shown in this catalog. National assumes no responsibility for their quality or availability.

8-Lead TO-3 Hardware

SOCKETS

Robinsor Nugent 0002011 Azimuth 6028 (test socket) Wells 6010-20811

HEAT SINKS

Thermalloy 6002-19 IERC LAIC3B4CB IERC HP1-TO3-33CB (7°C/W)

MICA WASHERS Keystone 4658 Thermalloy 24-Pin DIP

(test socket)

SOCKETS

Amphenol/Barnes 821-40012-244 Robinson Nugent IC 246-S1 or S2

12-Lead TO-8 Hardware

SOCKETS

Amphenol/Barnes 641-30031-121 641-01061-121 Robinson Nugent MP12100S or W Textool 212-100-323

HEAT SINKS

Thermalloy 2240A (33 °C/W) Wakefield 215CB (30 °C/W) IERC UP-TO8-48CB (15 °C/W)

Amphenol/Barnes 2875 S. 25th Ave. Broadview, IL 60153

Azimuth Electronics 2377 S. El Camino Real San Clemente, CA 92672

135 W. Magnolia Bl. Burbank, CA 91502

Keystone Electronics Corp. 49 Bleecker St. New York, NY 10012 Robinson Nugent Inc. 800 E. 8th St. New Albany, IN 47150

Thermalloy P.O. Box 34829 Dallas, TX 75234 (214) 243-4321

Wakefield Engineering Inc. Wakefield, MA 01880

Wells Electronics 1701 S. Main St. South Bend, IN 46613 (219) 287-5941









	· ·	•		
		•		
		,		
			•	
•		•	•	
	•			
•				
	•			
		•		
'		· •		
	•			
	•			
•				
				•
	•			
	•			
			Y	
		•		







National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051 Tel: (408) 737-5000

TWX: (910) 339-9240

Electronica NSC de Mexico SA Hegel No. 153-204 Mexico 5 D.F. Mexico Tel: (905) 531-1689, 531-0659 Telex: 017-73550

NS Electronics Do Brasil Avda Brigadeiro Faria Lima 830 8 Andar 01452 Sao Paulo, Brasil Telex: 1121008 CABINE SAO PAULO 113193 INSBR BR National Semiconductor GmbH

Furstenriederstraße Nr. 5 8 München 21 West Germany Tel: (089) 58 3Ó 81 Telex: 522772

National Semiconductor (UK), Ltd. 301 Harpur Centre Horne Lane Bedford MK40 1TR United Kingdom Tel: 0234-47147

Telex: 826 209

National Semiconductor Benelux Ave. Charles Quint 545 1080 Brussels Belgium Tel: (02) 4661807

National Semiconductor (UK), Ltd. 1, Bianco Lunos Allè DK-1868 Copenhagen V

Denmark Tel: (01) 213211 Telex: 15179

Telex: 61007

National Semiconductor Expansion 10000 28, Rue de la Redoute 92 260 Fontenay-aux-Roses France Tel: (01) 660-8140 Telex: 250956

National Semiconductor S.p.A. Via Solferino 19 20121 Milano Tel: (02) 345-2046/7/8/9 Telex: 332835

National Semiconductor AB Box 2016 12702 Skärholmen Sweden Tel: (08) 970190 Telex: 10731

National Semiconductor Calle Nunez Morgado 9 Esc. Dcha. 1-A Madrid 16 Spain Tel: (01) 733-2954/733-2958 Telex: 46133

National Semiconductor Switzerland Alte Winterthurerstrasse 53 Postfach 567 CH-8304 Wallisellen-Zürich Tel: (01) 830-2727 Telex: 59000

National Semiconductor Pasilanraitio 6C 00240 Helsinki 24 Finland Tel: (0) 14 03 44 Telex: 124854

NS Japan K.K. POB 4152 Shinjuku Center Building 1-25-1 Nishishinjuku, Shinjuku-ku Tokyo 160, Japan Tel: (03) 349-0811 TWX: 232-2015 NSCJ-J

National Semiconductor Hong Kong, Ltd. 1st Floor, Cheung Kong Electronic Bldg. 4 Hing Yip Street Kwun Tong Kowloon, Hong Kong Tel: 3-899235 Telex: 43866 NSEHK HX Cable: NATSEMI HX

NS Electronics Pty. Ltd. Cnr. Stud Rd. & Mtn. Highway Bayswater, Victoria 3153 Australia Tel: 03-729-6333

Telex: AA32096

Telex: K24942

National Semiconductor PTE, Ltd. 10th Floor Pub Building, Devonshire Wing Somerset Road Singapore 0923 Tel: 652 700047 Telex: NATSEMI RS 21402

National Semiconductor Taiwan, Ltd. P.O. Box 68-332 Taipei 3rd Flr. Apollo Bld. No. 218-7 Chung Shiao E. Rd. Sec. 4 Taipei Taiwan R.O.C. Tel: 7310393-4, 7310465-6 Telex: 22837 NSTW Cable: NSTW TAIPEI

National Semiconductor Hong Kong, Ltd. Korea Liaison Office 6th Floor, Kunwon Bldg. 1-2 Mookjung-Dong Choong-Ku, Seoul, Korea C.P.O. Box 7941 Seoul Tel: 267-9473