


DATA BOOK

**OKI**

# MEMORY MODULE



**OKI**  
Semiconductor

FIRST EDITION  
ISSUE DATE: JUL., 1990

OKI MEMORY MODULE DATA BOOK

(190-'91)

# **MEMORY MODULE DATABOOK 1990/1991**

**INTRODUCTION**

**1**

**PACKAGING**

**2**

**RELIABILITY  
INFORMATION**

**3**

**DATA SHEET**

**4**



# CONTENTS

<b>1</b>	<b>INTRODUCTION</b> .....	1
	• PRODUCT LINE-UP AND TYPICAL CHARACTERISTICS .....	3
	• TERMINOLOGY AND SYMBOLS .....	8
<b>2</b>	<b>PACKAGING</b> .....	11
<b>3</b>	<b>RELIABILITY INFORMATION</b> .....	25
<b>4</b>	<b>DATA SHEETS</b> .....	33
	• 8 BIT SERIES .....	35
	MSC2328A-xxYS2/KS2 .....	37
	MSC2330A-xxYS4/KS4 .....	47
	MSC2313A-xxYS8/KS8 .....	61
	MSC2358-xxKS2 .....	71
	• 9 BIT SERIES .....	73
	MSC2329-xxYS3/KS3 .....	75
	MSC2316-xxYS9 .....	85
	MSC2331A-xxYS3/KS3 .....	98
	MSC2312A-xxYS9/KS9 .....	108
	MSC2359-xxYS3 .....	118
	MSC2340-xxYS9/KS9 .....	120
	• 32 BIT SERIES .....	133
	MSC2327A-xxYS8 .....	135
	MSC2333A-xxYS16 .....	147
	MSC2357-xxYS8 .....	159
	• 36 BIT SERIES .....	163
	MSC2320A-xxYS9 .....	165
	MSC2321A-xxYS18 .....	174
	MSC2355-xxYS12 .....	183







# INTRODUCTION



**PRODUCT LINE-UP (1)**



**PRODUCT LINE-UP (2)**



**TYPICAL CHARACTERISTICS**

Model Name	Memory Capacity (bit)	Circuit Function	Memory Configuration	Number of Pins per Package	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consumption MAX (mW) Operating/ Standby	Power Supply Voltage (V)
MSC2328A-80 YS2/KS2	2 M	Socket Insertable Module	262,144x8	30	80	160	825/11	+5
MSC2328A-10 YS2/KS2					100	190	715/11	
MSC2330A-80 YS4/KS4	4 M	Socket Insertable Module	524,288x8	30	80	160	847/22	+5
MSC2330A-10 YS4/KS4					100	190	737/22	
MSC2313A-70 YS8/KS8	8 M	Socket Insertable Module	1,048,576x8	30	70	140	3740/44	+5
MSC2313A-80 YS8/KS8					80	160	3300/44	
MSC2313A-10 YS8/KS8					100	190	2860/44	
MSC2358-80 KS2	8M	Socket Insertable Module	1,048,576x8	30	80	160	990/11	+5
MSC2358-10 KS2					100	190	880/11	
MSC2329-10 YS3/KS3	2.3 M	Socket Insertable Module	262,144x9	30	100	200	1155/50	+5
MSC2329-12 YS3/KS3					120	220	1073/50	
MSC2316-80 YS9	2.3 M	Socket Insertable Module	262,144x9	30	80	160	2970/124	+5
MSC2316-10 YS9					100	190	2475/124	
MSC2331A-80 YS3/KS3	2.3 M	Socket Insertable Module	262,144x9	30	80	160	1155/25	+5
MSC2331A-10 YS3/KS3					100	190	990/25	

TYPICAL CHARACTERISTICS (cont'd)

1

Model Name	Memory Capacity (bit)	Circuit Function	Memory Configuration	Number of Pins per Package	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consumption MAX (mW) Operating/Standby	Power Supply Voltage (V)
MSC2312A-70 YS9/KS9	9 M	Socket Insertable Module	1,048,576x9	30	70	140	4208/50	+5
MSC2312A-80 YS9/KS9					80	160	3713/50	
MSC2312A-10 YS9/KS9					100	190	3218/50	
MSC2359-80 YS3	9 M	Socket Insertable Module	1,048,576x9	30	80	160	1403/17	+5
MSC2359-10 YS3					100	190	1238/17	
MSC2340-80 YS9/KS9	36 M	Socket Insertable Module	4,194,304x9	30	80	160	4455/50	+5
MSC2340-10 YS9/KS9					100	190	3960/50	
MSC2327A-80 YS8	8 M	Socket Insertable Module	262,144x32	72	80	160	3150/42	+5
MSC2327A-10 YS8					100	190	2730/42	
MSC2333A-80 YS16	16 M	Socket Insertable Module	524,288x32	72	80	160	3234/84	+5
MSC2333A-10 YS16					100	190	2814/84	
MSC2357-80 YS8	32 M	Socket Insertable Module	1,048,576x32	72	80	160	3780/42	+5
MSC2357-10 YS8					100	190	3360/42	
MSC2320A-80 YS9	8 M	Socket Insertable Module	262,144x36	72	80	160	4410/95	+5
MSC2320A-10 YS9					100	190	3780/95	

**TYPICAL CHARACTERISTICS (cont'd)**

Model Name	Memory Capacity (bit)	Circuit Function	Memory Configuration	Number of Pins per Package	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consumption MAX (mW) Operating/ Standby	Power Supply Voltage (V)
MSC2321A-80 YS18	16 M	Socket Insertable Module	524,288x36	72	80	160	4568/189	+5
MSC2321A-10 YS18					100	190	3938/189	
MSC2355-80 YS12	36 M	Socket Insertable Module	1,048,576x36	72	80	160	5355/63	+5
MSC2355-10 YS12					100	190	4725/63	



## TERMINOLOGY AND SYMBOLS

### 1. PIN TERMINOLOGY

Term	Dynamic RAM
Power Supply Voltage	$V_{CC}$
Address Input Pin	A0 ~ A10
Data Input Pin	$D_{IN}$ , D8
Data Output Pin	$D_{OUT}$ , Q8
Data Input/Output Pin	DQ0 ~ DQ35
Output Enable Pin	$\overline{OE}$
Write Enable Pin	$\overline{WE}$
Row Address Strobe Pin	$\overline{RAS}$ , RAS0 ~ RAS3
Column Address Strobe Pin	$\overline{CAS}$ , CAS0 ~ CAS3
Ground Pin	$V_{SS}$

### 2. ABSOLUTE MAXIMUM RATINGS

Term	Dynamic RAM
Power Supply Voltage	$V_{CC}$ , $V_{SS}$
Terminal Voltage	$V_T$
Input Voltage	$V_{IN}$
Output Voltage	$V_{OUT}$
Output Short Circuit Current	$I_{OS}$
Power Dissipation	$P_D$
Operating Temperature	Topr
Storage Temperature	Tstg

### 3. RECOMMENDED OPERATING CONDITIONS

Term	Dynamic RAM
Power Supply Voltage	$V_{CC}$ , $V_{SS}$
"H" Input Voltage	$V_{IH}$
"L" Input Voltage	$V_{IL}$
Operating Temperature	Topr

### 4. DC CHARACTERISTICS

Term	Dynamic RAM
"H" Output Voltage	$V_{OH}$
"L" Output Voltage	$V_{OL}$
"H" Output Current	$I_{OH}$
"L" Output Current	$I_{OL}$
Input Leakage Current	$I_{LI}$
Output Leakage Current	$I_{LO}$
Power Supply Current	$I_{CC1}$ , $I_{CC5}$ $I_{CC2}$ , $I_{CC6}$ $I_{CC3}$ , $I_{CC7}$ $I_{CC4}$

**5. AC CHARACTERISTICS**

(1) Read Cycle

Term	Dynamic RAM
Read Cycle Time	$t_{RC}$
Address Access Time	$t_{AA}$
Output Enable Access Time	$t_{OEA}$
Output Disable Time	$t_{OFF}, t_{OEZ}$
Address Set-up Time	$t_{ASR}, t_{ASC}$
Address Hold Time	$t_{RAH}, t_{CAH}$
Clock Pulse Width	$t_{RAS}, t_{CAS}, t_{WP}$
Clock Delay Time	$t_{RCD}, t_{RAD}$

(2) Write Cycle

Term	Dynamic RAM
Write Cycle Time	$t_{RC}$
Address Set-up Time	$t_{ASR}, t_{ASC}$
Write Pulse Width	$t_{WP}$
Data Set-up Time	$t_{DS}$
Data Hold Time	$t_{DH}$
Output Off-time	$t_{OFF}$
Address Hold Time	$t_{RAH}, t_{CAH}$



# PACKAGING




# PACKAGING

PRODUCT NAME	PACKAGE CODE
MSC2328A-xxYS2	SIMM30-2HSOJ
MSC2328A-xxKS2	SIMP 30-2HSOJ
MSC2330A-xxYS4	SIMM30-4HSOJ
MSC2330A-xxKS4	SIMP 30-4HSOJ
MSC2313A-xxYS8	SIMM30-8SOJ
MSC2313A-xxKS8	SIMP 30-8SOJ
MSC2358-xxKS2	SIMP 30-2HSOJ
MSC2329-xxYS3	SIMM30-2HSOJ 1HQFJ
MSC2329-xxKS3	SIMP 30-2HSOJ 1HQFJ
MSC2316-xxYS9	SIMM30-9QFJ
MSC2331A-xxYS3	SIMM30-2HSOJ 1HQFJ
MSC2331A-xxKS3	SIMP 30-2HSOJ 1HQFJ
MSC2312A-xxYS9	SIMM30-9SOJ
MSC2312A-xxKS9	SIMP 30-9SOJ
MSC2359-xxYS3	SIMM30-3HSOJ
MSC2340-xxYS9	SIMM30-9HSOJ
MSC2340-xxKS9	SIMP 30-9HSOJ
MSC2327A-xxYS8	SIMM72-8HSOJ-1
MSC2333A-xxYS16	SIMM72-16HSOJ
MSC2357-xxYS8	SIMM72-8HSOJ
MSC2320A-xxYS9	SIMM72-8HSOJ 4HQFJ
MSC2321A-xxYS18	SIMM72-16HSOJ 8HQFJ
MSC2355-xxYS12	SIMM72-12SOJ



**(NOTE)**



Typical Description of Package Code:

**SIMM 30-8HQFJ**





2













2







2






2



72PIN SIMM72-8HSOJ


(UNIT : mm)



PRODUCT NAME  
MSC2357-xxYS8

72PIN SIMM72-8HSOJ-1

(UNIT : mm)




PRODUCT NAME  
MSC2327A-xxYS8

2

72PIN SIMM72-8HSOJ 4HQFJ


(UNIT : mm)



PRODUCT NAME  
MSC2320A-xxYS9

72PIN SIMM72-12SOJ


(UNIT : mm)



PRODUCT NAME  
MSC2355-xxYS12

72PIN SIMM72-16HSOJ


(UNIT : mm)



PRODUCT NAME  
MSC2333A-xxYS16


72PIN SIMM72-16HSOJ8HQFJ

(UNIT : mm)



PRODUCT NAME  
MSC2321A-xxYS18





# RELIABILITY INFORMATION



# RELIABILITY INFORMATION

## 1. INTRODUCTION

Semiconductor devices play a leading role in the explosive progress of semiconductor technology. They use some of the most advanced design and manufacturing technology developed to date. With greater integration, diversity and reliability, their applications have expanded enormously. Their use in large scale computers, control equipment, calculators, electronic games and in many other fields has increased at a fast rate.

A failure in electronic banking or telephone switching equipment, for example, could have far reaching effects and can cause incalculable losses. So, the demand, for stable high quality memory devices is strong.

We, at Oki are fully aware of this demand. So we have adopted a comprehensive quality assurance system based on the concept of consistency in development, manufacturing and sales.

With the increasing demand for improvement in function, capability and reliability, we will expand our efforts in the future. Our quality assurance system and the underlying concepts are outlined briefly below.

## 2. QUALITY ASSURANCE SYSTEM AND UNDERLYING CONCEPTS

The quality assurance system employed by Oki can be divided into four major stages: device planning, developmental prototype, production prototype, and mass production. This system is outlined in the following block diagram (Fig. 1).

### 1) Device planning stage

To manufacture devices that meet market demands and satisfy customer needs, we carefully consider functional and failure rate requirements, utilization form, environment and other conditions. Once we determine the proper type, material and structure, we check the design and manufacturing techniques, and the line processing capacity. Then we prepare the development planning and time schedule.

### 2) Developmental prototype stage

We determine circuits, pattern design, process settings, assembly techniques and structural requirements during this stage. At the same time, we carry out actual prototype reliability testing.

Since device quality is largely determined during the designing stage, Oki pays careful attention to quality confirmation during this stage.

This is how we do it:

- (1) After completion of circuit design (or pattern design), personnel from the design, process technology, production technology, installation technology and reliability departments get together for a thorough review to ensure design quality and to anticipate problems

that may occur during mass production. Past experience and know-how guide these discussions.

- (2) Since many semiconductor memories involve new concepts and employ high level manufacturing technology, the TEG evaluation test is often used during this stage.

Note: TEG (Test Element Group) refers to the device group designed for stability evaluation of MOS transistors, diodes, resistors, capacitors and other circuit component element used in LSI memories.

- (3) Prototypes are subjected to repeated reliability and other special evaluation tests. In addition, the stability and capacity of the manufacturing process are checked.

### 3) Production prototype stage

During this stage, various tests check the reliability and other special features of the production prototype at the mass production factory level. After confirming the quality of a device, we prepare the various standards required for mass production, and then start production. Although reliability and other special tests performed on the production prototype are much the same as those performed on the developmental prototype, the personnel, facilities and production site differ for the two prototypes, necessitating repeated confirmation tests.

### 4) Mass production

During the mass production stage, careful management of purchased materials, parts and facilities used during the manufacturing process, measuring equipment, manufacturing conditions and environment is necessary to ensure device quality first stipulated during the designing stages. The manufacturing process (including inspection of the completed device) is followed by a lot guarantee inspection to check that the specified quality is maintained under conditions identical to those under which a customer would actually use the device. This lot guarantee inspection is performed in three different forms as shown below.


- (1) Group A tests: appearance, labels, dimensions and electrical characteristics inspection
- (2) Group B tests: check of durability under thermal and mechanical environmental stresses, and operating life characteristics
- (3) Group C tests: performed periodically to check operational life, etc., on a long term basis.


Note: Like the reliability tests, the group B tests conform to the following standards.

MIL-STD-883B, JIS C 7022, EIAJ-IC-121



Figure 1 Quality Assurance System







**Figure 2 Manufacturing Process**

Devices which pass these lot guarantee inspections are stored in a warehouse awaiting shipment to customers. Standards are also set up for handling, storage and transportation during this period, thereby ensuring quality prior to delivery. Figure 2 shows the manufacturing flow of the completed device.

5) At Oki, all devices are subjected to thorough quality checks. If, by chance, a failure does occur after delivery to the customer, defective devices are processed and the problem rectified immediately to minimize the inconvenience to the customer in accordance with the following flowchart.




**Figure 3 Failure report process**




3

### 3. SEMICONDUCTOR MEMORY FAILURES

The life-span characteristics of semiconductor elements in general (not only semiconductor IC devices) is described by the curve shown in the diagram below. Although semiconductor memory failures are similar to those of ordinary integrated circuits, the degree of integration (miniaturization), manufacturing complexity and other circuit element factors influence their incidence.



al conditions) in the development stage to reduce this type of failure. In addition to checking endurance against surge currents, special protective circuits are incorporated in the input and output sections.



#### 2) Oxide Film Insulation Destruction (Pin Holes)

Unlike surge destruction, this kind of failure is caused by manufacturing defects. Local weakened sections are ruptured when subjected to external electrical stress. Although this problem is accentuated by the miniaturization of circuit elements, it can be resolved by maintaining an ultra-clean manufacturing environment and through 100% burn-in screening.

#### 3) Surface Deterioration due to Ionic Impurities

Under some temperature and electric field conditions, charged ionic impurities moving within the oxide film previously resulted in occasional deterioration of silicon surfaces. This problem has been eliminated by new surface stabilization techniques.

#### 4) Photolithographic Defects


Integrated circuits are formed by repeated photographic etching processes. Dust and scratches on the mask (which corresponds to a photographic negative) can cause catastrophic defects. At present, component elements have been reduced in size to the order of 10  $\mu$ m through miniaturization. However, the size of dust and scratches stays the same. At Oki, a high degree of automation, minimizing human intervention in the process, and unparalleled cleanliness, solves this problem.

#### 1) Surge Destruction

This is destruction of the input/output stage circuits by external surge currents or static electricity. The accompanying photograph shows a point of contact between aluminum and polysilicon that has been dissolved by a surge current. A hole has formed in the substrate silicon, leading to a short circuit. This kind of failure is traceable in about 30% of defective devices returned to the manufacturer. Despite miniaturization of semiconductor memory component elements (which means the elements themselves are less resistant), these failures usually occur during assembly and other handling operations. At Oki, all devices are subjected to static electricity intensity tests (under simulated operation-



Example of surge destruction



Photolithographic Defect




**5) Aluminum Corrosion**

Aluminum corrosion is due to electrolytic reactions caused by the presence of water and minute impurities. When aluminum dissolves, lines break. This problem is unique to the plastic capsules now used widely to reduce costs. Oki has carefully studied the possible cause and effect relationship between structure and manufacturing conditions on the one hand, and the generation of aluminum corrosion on the other. Refinements incorporated in Oki LSIs permit superior endurance to even the most severe high humidity conditions.


**6) Alpha-Particle Soft Failure**

This problem occurs when devices are highly miniaturized, such as in 1 megabit RAMs. The inversion of memory cell data by alpha-particle generated by radio-active elements like uranium and thorium (present in minute quantities, measured in ppb) in the ceramic package material causes defects. Since failure is only temporary and normal operation restored quickly, this is referred to as a "soft" failure. At Oki we have eliminated the problem by coating the chip surface of 1 megabit RAMs with a resin which effectively screens out these alpha-particles.



**7) Degradation in Performance Characteristics Due to Hot Electrons**

With increased miniaturization of circuit elements, internal electric field strength in the channels increases since the applied voltage remains the same at 5V. As a result, electrons flowing in the channels, as shown in the accompanying diagram, tend to enter into the oxide film near the drain, leading to degradation of performance. Although previous low-temperature operation tests have indicated an increase of this failure, we have confirmed by our low-temperature acceleration tests, including checks on test element groups, that no such problem exists in Oki LSIs.



**Characteristic deterioration caused by hot electrons**

With further progress in the miniaturization of circuit components, failures related to pin hole oxide film destruction and photolithography have increased. To eliminate these defects during manufacturing, Oki has been continually improving its production processes based on reliability tests and information gained from the field. And we subject all devices to high-temperature burn-in screening for 48 to 96 hours to ensure even greater reliability.

# DATA SHEET







## MSC2328A-xxYS2/KS2

262,144 Word BY 8 Bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2328A-xxYS2/KS2 is a fully decoded, 262,144 word  $\times$  8 bit CMOS dynamic random access memory composed of two 1Mb DRAMs in SOJ (MSM514256AJS). The mounting of two SOJs together with two 0.2  $\mu$ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2328A-xxYS2/KS2 are same as the original MSM514256AJS; each timing requirements are noncritical, and power supply tolerance is very wide.

### FEATURES


- 262,144 word  $\times$  8 bit organization
- 30-Pin Socket Insertable Module
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operatng (MAX)	Standby (MAX)
MSC2328A-80YS2/KS2	80ns	40ns	20ns	160ns	825mW	11mW (MOS level)
MSC2328A-10YS2/KS2	100ns	50ns	25ns	190ns	715mW	

- Single + 5V supply,  $\pm 10\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8 ms


4

### FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION

MSC2328A-xxYS2



MSC2328A-xxKS2



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	Vcc	11	A4	21	$\overline{WE}$
2	CAS	12	A5	22	VSS
3	DQ0	13	DQ3	23	DQ6
4	A0	14	A6	24	NC
5	A1	15	A7	25	DQ7
6	DQ1	16	DQ4	26	NC
7	A2	17	A8	27	$\overline{RAS}$
8	A3	18	NC	28	NC
9	VSS	19	NC	29	NC
10	DQ2	20	DQ5	30	Vcc

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on V <sub>CC</sub> supply relative to VSS	V <sub>CC</sub>	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ 125	°C
Power dissipation	P <sub>D</sub>	2	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	0°C ~ +70°C
	$V_{SS}$	0	0	0	V	
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.5	V	
Input Low Voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

( $V_{CC}=5V\pm 10\%$ ,  $T_a=0\sim +70^\circ\text{C}$ )

Parameter	Symbol	Condition	MSC2328A-80YS2/KS2		MSC2328A-10YS2/KS2		Unit	Note	
			Min.	Max.	Min.	Max.			
Input Leakage Current	$I_{LI}$	$0V \leq V_{IN} \leq 6.5V$ : All other pins not under test = 0V	-20	20	-20	20	$\mu\text{A}$		
Output Leakage Current	$I_{LO}$	Data out is disable $0V \leq V_{OUT} \leq 5.5V$	-10	10	-10	10	$\mu\text{A}$		
Output high voltage	$V_{OH}$	$I_{OH} = -5.0\text{mA}$	2.4	—	2.4	—	V		
Output low voltage	$V_{OL}$	$I_{OL} = 4.2\text{mA}$	—	0.4	—	0.4	V		
Average power supply current (Operating)	$I_{CC1}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ cycling, $t_{RC} = \text{min}$	—	150	—	130	mA	1, 2	
Power supply current (Standby)	$I_{CC2}$	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CAS}} = V_{IH}$	TTL	—	4	—	4	mA	
			MOS	—	2	—	2	mA	
Average power supply current (RAS only refresh)	$I_{CC3}$	$\overline{\text{RAS}}_1$ cycling, $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{min}$	—	150	—	130	mA	1, 2	
Average power supply current (CAS before RAS refresh)	$I_{CC6}$	$t_{RC} = \text{min.}$	—	150	—	130	mA	1	
Average power supply current (Fast page mode)	$I_{CC7}$	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling $t_{PC} = \text{min.}$	—	130	—	120	mA	1, 3	

- Note :**
- $I_{CC}$  in dependent on out put loading and cycle rates.  
Specified value are obtained with the output open.
  - Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .
  - Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .

4



**CAPACITANCE**

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Max.	Unit
Input Capacitance (A0–A8)	C <sub>IN1</sub>	30	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ )	C <sub>IN2</sub>	30	pF
Data Input/Output Capacitance (DQ0 – DQ7)	C <sub>DQ</sub>	20	pF

Capacitance measured with Boonton Meter.

**AC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 ~ +70°C)

Note 1, 2, 3


Parameter	Symbol	MSC2328A-80YS2/KS2		MSC2328A-10YS2/KS2		Unit	Note
		MIN	MAX	MIN	MAX		
Refresh period	t <sub>REF</sub>	—	8	—	8	ms	
Random read or write cycle time	t <sub>RC</sub>	160	—	190	—	ns	
Fast page mode cycle time	t <sub>PC</sub>	50	—	55	—	ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	80	—	100	ns	4, 5, 6
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	20	—	25	ns	4, 5
Access time from column address	t <sub>AA</sub>	—	40	—	50	ns	4, 6
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>	—	45	—	50	ns	4
Output low impedance time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	—	0	—	ns	4
Output buffer turn-off delay	t <sub>OFF</sub>	0	20	0	20	ns	
Transition time	t <sub>T</sub>	3	50	3	50	ns	3
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	70	—	80	—	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	80	10K	100	10K	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode cycle only)	t <sub>RASP</sub>	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20	—	25	—	ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode cycle only)	t <sub>CP</sub>	10	—	10	—	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10K	25	10K	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	80	—	100	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	17	40	20	50	ns	6
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10	—	10	—	ns	
Row address set-up time	t <sub>ASR</sub>	0	—	0	—	ns	
Row address hold time	t <sub>RAH</sub>	12	—	15	—	ns	
Column address set-up time	t <sub>ASC</sub>	0	—	0	—	ns	
Column address hold time	t <sub>CAH</sub>	15	—	20	—	ns	
Column address hold time from $\overline{\text{RAS}}$	t <sub>AR</sub>	60	—	75	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40	—	50	—	ns	

**AC CHARACTERISTICS (Continued)**


Parameter	Symbol	MSC2328A-80YS2/KS2		MSC2328A-10YS2/KS2		Unit	Note
		MIN	MAX	MIN	MAX		
Read command set-up time	t <sub>RCS</sub>	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	ns	7
Write command hold time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	60	—	75	—	ns	
Write command set-up time	t <sub>WCS</sub>	0	—	0	—	ns	
Write command hold time	t <sub>WCH</sub>	15	—	20	—	ns	
Write command pulse width	t <sub>WP</sub>	15	—	20	—	ns	
Date-in set-up time	t <sub>DS</sub>	0	—	0	—	ns	
Data-in hold time	t <sub>DH</sub>	15	—	20	—	ns	
Date-in hold time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	60	—	75	—	ns	
Read command hold time referenced to RAS	t <sub>RRH</sub>	10	—	10	—	ns	7
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ set-up time (CAS before RAS)	t <sub>CSR</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time (CAS before RAS)	t <sub>CHR</sub>	30	—	30	—	ns	
$\overline{\text{CAS}}$ active delay from $\overline{\text{RAS}}$ precharge	t <sub>RPC</sub>	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	10	—	15	—	ns	

- Notes:**
1. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example : RAS only refresh cycle) before proper device operation is achieved.
  2. The AC characteristics assume at t<sub>T</sub> = 5 ns.
  3. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  4. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  5. Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  6. Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  7. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

**READ CYCLE**




**WRITE CYCLE(EARLY WRITE)**







### RAS ONLY REFRESH CYCLE




### CAS BEFORE $\overline{\text{RAS}}$ AUTO REFRESH CYCLE



### HIDDEN REFRESH READ CYCLE



### HIDDEN REFRESH WRITE CYCLE



## MSC2330A-xxYS4/KS4

524,288 Word BY 8 Bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2330A-xxYS4/KS4 is a fully decoded, 524,288 word  $\times$  8 bit CMOS dynamic random access memory composed of four 1Mb DRAMs in SOJ (MSM514256AJS). The mounting of four SOJs together with four 0.2 $\mu$ F decoupling capacitors on a 30pin glass epoxy Single-in-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2330A-xxYS4/KS4 are same as the original MSM514256AJS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 524,288 word  $\times$  8 bit organization
- 30-Pin Socket Insertable Module
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operatng (MAX)	Standby (MAX)
MSC2330A-80YS4/KS4	80ns	40ns	20ns	160ns	847mW	22mW (MOS level)
MSC2330A-10YS4/KS4	100ns	50ns	25ns	190ns	737mW	

- Single + 5V supply,  $\pm 10\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8 ms


### FUNCTIONAL BLOCK DIAGRAM






## PIN CONFIGURATION

MSC2330A-xxYS4



MSC2330A-xxKS4



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	V <sub>CC</sub>	11	A4	21	WE
2	CAS	12	A5	22	VSS
3	DQ0	13	DQ3	23	DQ6
4	A0	14	A6	24	V <sub>CC</sub>
5	A1	15	A7	25	DQ7
6	DQ1	16	DQ4	26	VSS
7	A2	17	A8	27	RAS0
8	A3	18	NC	28	OE
9	VSS	19	RAS1	29	NC
10	DQ2	20	DQ5	30	V <sub>CC</sub>

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ 125	°C
Power dissipation	P <sub>D</sub>	4	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	0°C ~ +70°C
	$V_{SS}$	0	0	0	V	
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.5	V	
Input Low Voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

( $V_{CC}=5V \pm 10\%$ ,  $T_a=0 \sim +70^\circ\text{C}$ )

Parameter	Symbol	Condition	MSC2330A-80YS4/KS4		MSC2330A-10YS4/KS4		Unit	Note	
			Min.	Max.	Min.	Max.			
Input Leakage Current	$I_{LI}$	$0V \leq V_{IN} \leq 6.5V$ : All other pins not under test=0V	-40	40	-40	40	$\mu\text{A}$		
Output Leakage Current	$I_{LO}$	Data out is disable $0V \leq V_{OUT} \leq 5.5V$	-20	20	-20	20	$\mu\text{A}$		
Output high voltage	$V_{OH}$	$I_{OH} = -5.0\text{mA}$	2.4	—	2.4	—	V		
Output low voltage	$V_{OL}$	$I_{OL} = 4.2\text{mA}$	—	0.4	—	0.4	V		
Average power supply current (Operating)	$I_{CC1}$	$\overline{RAS0}$ , $\overline{RAS1}$ cycling, CAS cycling, $t_{RC} = \text{min}$	—	154	—	134	mA	1, 2	
Power supply current (Standby)	$I_{CC2}$	$\overline{RAS0}$ , $\overline{RAS1} = V_{IH}$ $\overline{CAS} = V_{IH}$	TTL	—	8	—	8	mA	
			MOS	—	4	—	4	mA	
Average power supply current (RAS only refresh)	$I_{CC3}$	$\overline{RAS0}$ , $\overline{RAS1}$ cycling, $\overline{CAS} = V_{IH}$ $t_{RC} = \text{min}$	—	154	—	134	mA	1, 2	
Average power supply current (CAS before RAS refresh)	$I_{CC6}$	$t_{RC} = \text{min}$ .	—	154	—	134	mA	1	
Average power supply current (Fast page mode)	$I_{CC7}$	$\overline{RAS0}$ , $\overline{RAS1} = V_{IL}$ , CAS cycling $t_{PC} = \text{min}$ .	—	134	—	124	mA	1, 3	

Note\* : 1.  $I_{CC}$  in dependent on out put loading and cycle rates.

Specified value are obtained with the output open.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

**CAPACITANCE**

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Max.	Unit
Input Capacitance (A0 – A8)	C <sub>IN1</sub>	30	pF
Input Capacitance (RAS0, RAS1, CAS, WE, OE)	C <sub>IN2</sub>	40	pF
Data Input/Output Capacitance (DQ0 – DQ7)	C <sub>DQ</sub>	30	pF

Capacitance measured with Boonton Meter.

**AC CHARACTERISTICS**

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0 \sim +70^\circ\text{C}$ )

Note 1, 2, 3


Parameter	Symbol	MSC2330A-80YS4/KS4		MSC2330A-10YS4/KS4		Unit	Note
		Min.	Max.	Min.	Max.		
Refresh period	$t_{REF}$	—	8	—	8	ms	
Random read or write cycle time	$t_{RC}$	160	—	190	—	ns	
Read/write cycle time	$t_{RWC}$	215	—	255	—	ns	
Fast page mode cycle time	$t_{PC}$	50	—	55	—	ns	
Fast page mode Read/write cycle time	$t_{PRMW}$	105	—	120	—	ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$	—	80	—	100	ns	4, 5, 6
Access time from $\overline{\text{CAS}}$	$t_{CAC}$	—	20	—	25	ns	4, 5
Access time from column address	$t_{AA}$	—	40	—	50	ns	4, 6
Access time from $\overline{\text{CAS}}$ precharge	$t_{CPA}$	—	45	—	50	ns	4
Output low impedance time from $\overline{\text{CAS}}$	$t_{CLZ}$	0	—	0	—	ns	4
Output buffer turn-off delay	$t_{OFF}$	0	20	0	20	ns	
Transition time	$t_T$	3	50	3	50	ns	3
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	70	—	80	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	80	10K	100	10K	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode cycle only)	$t_{RASP}$	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20	—	25	—	ns	
$\overline{\text{RAS}}$ precharge time (Fast page mode cycle only)	$t_{CP}$	10	—	10	—	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	20	10K	25	10K	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80	—	100	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	17	40	20	50	ns	6
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10	—	10	—	ns	
Row address set-up time	$t_{ASR}$	0	—	0	—	ns	
Row address hole time	$t_{RAH}$	12	—	15	—	ns	
Column address set-up time	$t_{ASC}$	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	20	—	ns	
Column address hold time from $\overline{\text{RAS}}$	$t_{AR}$	60	—	75	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	40	—	50	—	ns	

AC CHARACTERISTICS (Continued)


Parameter	Symbol	MSC2330A-80YS4/KS4		MSC2330A-10YS4/KS4		Unit	Note
		Min.	Max.	Min.	Max.		
Read command set-up time	t <sub>RCS</sub>	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	ns	8
Write command hold time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	60	—	75	—	ns	
Write command set-up time	t <sub>WCS</sub>	0	—	0	—	ns	7
Write command hold time	t <sub>WCH</sub>	15	—	20	—	ns	
Write command pulse width	t <sub>WP</sub>	15	—	20	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	20	—	25	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	20	—	25	—	ns	
Data-in set-up time	t <sub>DS</sub>	0	—	0	—	ns	
Data-in hold time	t <sub>DH</sub>	15	—	20	—	ns	
Data-in hold time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	60	—	75	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t <sub>CWD</sub>	50	—	60	—	ns	7
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t <sub>RWD</sub>	110	—	135	—	ns	7
Column address to $\overline{\text{WE}}$ delay time	t <sub>AWD</sub>	70	—	85	—	ns	7
Read command hold time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	10	—	10	—	ns	8
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ set-up time (CAS before $\overline{\text{RAS}}$ )	t <sub>CSR</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time (CAS before $\overline{\text{RAS}}$ )	t <sub>CHR</sub>	30	—	30	—	ns	
$\overline{\text{CAS}}$ active delay from $\overline{\text{RAS}}$ precharge	t <sub>RPC</sub>	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	10	—	15	—	ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	20	—	20	—	ns	
Access time from $\overline{\text{OE}}$	t <sub>OEA</sub>	—	20	—	25	ns	
$\overline{\text{OE}}$ delay time	t <sub>OED</sub>	20	—	25	—	ns	
$\overline{\text{OE}}$ to data output buffer turn-on delay	t <sub>OEZ</sub>	0	20	0	25	ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEH</sub>	20	—	25	—	ns	

- Notes:
1. An initial pause of  $100\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example : RAS only Refresh cycle) before proper device operation is achieved.
  2. The AC characteristics assume at  $t_T = 5 \text{ ns}$ .
  3.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  5. Operation within the  $t_{RCD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
  6. Operation within the  $t_{RAD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled exclusively by  $t_{AA}$ .
  7.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \cong t_{WCS}(\text{min.})$  the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD}(\text{min.})$ ,  $t_{RWD} \cong t_{RWD}(\text{min.})$  and  $t_{AWD} \cong t_{AWD}(\text{min.})$ , the cycle is read/write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
  8. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.


### READ CYCLE




### WRITE CYCLE (EARLY WRITE)



### WRITE CYCLE ( $\overline{\text{OE}}$ CONTROL WRITE)




### READ/WRITE CYCLE









**FAST PAGE MODE WRITE CYCLE(OE CONTROL WRITE)**




**FAST PAGE MODE READ/WRITE CYCLE**




**RAS ONLY REFRESH CYCLE**




### CAS BEFORE RAS AUTO REFRESH CYCLE



### HIDDEN REFRESH READ CYCLE



HIDDEN REFRESH WRITE CYCLE



## MSC2313A-xxYS8/KS8

1,048,576 Word BY 8 Bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2313A-xxYS8/KS8 is a fully decoded, 1,048,576 word  $\times$  8 bit CMOS dynamic random access memory composed of eight 1Mb DRAMs in SOJ (MSM511000AJS). The mounting of eight SOJs together with eight 0.2  $\mu$ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2313A-xxYS8/KS8 are same as the original MSM511000AJS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 1,048,576 word  $\times$  8 bit organization
- 30-Pin Socket Insertable Module
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>TRAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (MAX)	Standby (MAX)
MSC2313A-70YS8/KS8	70ns	35ns	20ns	140ns	3740mW	44mW (MOS level)
MSC2313A-80YS8/KS8	80ns	40ns	20ns	160ns	3300mW	
MSC2313A-10YS8/KS8	100ns	50ns	25ns	190ns	2860mW	


- Single + 5V supply,  $\pm 10\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8 ms

### FUNCTIONAL BLOCK DIAGRAM




**PIN CONFIGURATION**

**MSC2313A-xxYS8**



**MSC2313A-xxKS8**



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	V <sub>CC</sub>	11	A4	21	WE
2	CAS	12	A5	22	VSS
3	DQ0	13	DQ3	23	DQ6
4	A0	14	A6	24	NC
5	A1	15	A7	25	DQ7
6	DQ1	16	DQ4	26	NC
7	A2	17	A8	27	RAS
8	A3	18	A9	28	NC
9	VSS	19	NC	29	NC
10	DQ2	20	DQ5	30	V <sub>CC</sub>

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ 125	°C
Power dissipation	P <sub>D</sub>	8	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Referenced to $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	0°C ~ +70°C
	$V_{SS}$	0	0	0	V	
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.5	V	
Input Low Voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

## DC CHARACTERISTICS

( $V_{CC}=5V\pm 10\%$ ,  $T_a=0\sim +70^\circ\text{C}$ )

Parameter	Sym bol	Condition	MSC2313A- 70YS8/KS8		MSC2313A- 80YS8/KS8		MSC2313A- 10YS8/KS8		Unit	Note	
			Min.	Max.	Min.	Max.	Min.	Max.			
Input Leakage Current	$I_{LI}$	$0V \leq V_{IN} \leq 6.5V$ : All other pins not under test = 0V	-80	80	-80	80	-80	80	$\mu\text{A}$		
Output Leakage Current	$I_{LO}$	Data out is disable $0V \leq V_{OUT} \leq 5.5V$	-10	10	-10	10	-10	10	$\mu\text{A}$		
Output high voltage	$V_{OH}$	$I_{OH} = -5.0\text{mA}$	2.4	—	2.4	—	2.4	—	V		
Output low voltage	$V_{OL}$	$I_{OL} = 4.2\text{mA}$	—	0.4	—	0.4	—	0.4	V		
Average power supply current (Operating)	$I_{CC1}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ cycling, $t_{RC} = \text{min}$	—	680	—	600	—	520	mA	1, 2	
Power supply current (Standby)	$I_{CC2}$	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CAS}} = V_{IH}$	TTL	—	16	—	16	—	16	mA	
			MOS	—	8	—	8	—	8	mA	
Average power supply current (RAS only refresh)	$I_{CC3}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{min}$	—	680	—	600	—	520	mA	1, 2	
Average power supply current (CAS before RAS refresh)	$I_{CC6}$	$t_{RC} = \text{min}$ .	—	680	—	600	—	520	mA	1	
Average power supply current (Fast page mode)	$I_{CC7}$	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling $t_{PC} = \text{min}$ .	—	560	—	480	—	440	mA	1, 3	

- Note : 1.  $I_{CC}$  in dependent on out put loading and cycle rates.  
Specified value are obtained with the output open.  
2. Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .  
3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .



## CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0—A9)	C <sub>IN1</sub>	37	60	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , WE)	C <sub>IN2</sub>	35	65	pF
Data Input/Output Capacitance (DQ0—DQ7)	C <sub>DQ</sub>	7	20	pF

Capacitance measured with Boonton Meter.

**AC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 ~ +70°C)

Note 1, 2, 3


Parameter	Symbol	MSC2313A-70YS8/KS8		MSC2313A-80YS8/KS8		MSC2313A-10YS8/KS8		Unit	Note
		MIN	MAX	MIN	MAX	MIN	MAX		
Refresh period	t <sub>REF</sub>	—	8	—	8	—	8	ms	
Random read or write cycle time	t <sub>RC</sub>	140	—	160	—	190	—	ns	
Fast page mode cycle time	t <sub>PC</sub>	45	—	50	—	55	—	ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	70	—	80	—	100	ns	4, 5, 6
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	20	—	20	—	25	ns	4, 5
Access time from column address	t <sub>AA</sub>	—	35	—	40	—	50	ns	4, 6
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>	—	40	—	45	—	50	ns	4
Output low impedance time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	4
Output buffer turn-off delay	t <sub>OFF</sub>	0	20	0	20	0	20	ns	
Transition time	t <sub>T</sub>	3	50	3	50	3	50	ns	3
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	60	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	70	10K	80	10K	100	10K	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode cycle only)	t <sub>RASP</sub>	70	100K	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode cycle only)	t <sub>CP</sub>	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10K	20	10K	25	10K	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	70	—	80	—	100	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	22	50	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	17	35	17	40	20	50	ns	6
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10	—	10	—	10	—	ns	
Row address set-up time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row address hold time	t <sub>RAH</sub>	12	—	12	—	15	—	ns	
Column address set-up time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	
Column address hold time	t <sub>CAH</sub>	15	—	15	—	20	—	ns	
Column address hold time from $\overline{\text{RAS}}$	t <sub>AR</sub>	55	—	60	—	75	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	35	—	40	—	50	—	ns	

AC CHARACTERISTICS (Continued)


Parameter	Symbol	MSC2313A-70YS8/KS8		MSC2313A-80YS8/KS8		MSC2313A-10YS8/KS8		Unit	Note
		MIN	MAX	MIN	MAX	MIN	MAX		
Read command set-up time	tRCS	0	—	0	—	0	—	ns	
Read command hold time	tRCH	0	—	0	—	0	—	ns	7
Write command hold time from $\overline{\text{RAS}}$	tWCR	55	—	60	—	75	—	ns	
Write command se-up time	tWCS	0	—	0	—	0	—	ns	
Write comman hold time	tWCH	15	—	15	—	20	—	ns	
Write command pulse width	tWP	15	—	15	—	20	—	ns	
Data-in set-up time	tDS	0	—	0	—	0	—	ns	
Data-in hold time	tDH	15	—	15	—	20	—	ns	
Data-in hold time from $\overline{\text{RAS}}$	tDHR	55	—	60	—	75	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	10	—	10	—	10	—	ns	7
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	tCSR	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	tCHR	30	—	30	—	30	—	ns	
$\overline{\text{CAS}}$ active delay from $\overline{\text{RAS}}$ precharge	tRPC	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	tCPN	10	—	10	—	15	—	ns	

- Notes:**
- 1 An initial pause of 100  $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example :  $\overline{\text{RAS}}$  only refresh cycle) before proper device operation is achieved.
  - 2 The AC characteristics assume at  $t_T = 5$  ns.
  - 3  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 4 Measured with a load circuit equivalent to 2TTL loads and 100pF.
  - 5 Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RCD}$  (max.) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled exclusively by  $t_{CAC}$ .
  - 6 Operation within the  $t_{RAD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled exclusively by  $t_{AA}$ .
  - 7 Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.


### READ CYCLE




### WRITE CYCLE(EARLY WRITE)




**FAST PAGE MODE READ CYCLE**




**FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**




### RAS ONLY REFRESH CYCLE




### CAS BEFORE RAS AUTO REFRESH CYCLE



HIDDEN REFRESH READ CYCLE



HIDDEN REFRESH WRITE CYCLE



# OKI semiconductor

## MSC2358-xxKS2

PRELIMINARY

**1,048,576 Word x 8 Bit DYNAMIC RAM MODULE: FAST PAGE MODE TYPE**

### GENERAL DESCRIPTION

The Oki MSC2358-xxKS2 is a fully decoded, 1,048,576 word by 8 bit CMOS dynamic random access memory composed of two 4Mb DRAMs in SOJ (MSM514400JS). The mounting of two SOJs together with two 0.2  $\mu$ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2358-xxKS2 are same as the original MSM514400JS; each timing requirements are noncritical, and power supply tolerance is very wide.

### FEATURES


- 1,048,576 word x 8 bit organization
- 30-Pin Socket Insertable Module
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	$t_{RAC}$	$t_{AA}$	$t_{CAC}$		Operating (MAX)	Standby (MAX)
MSC2358-80KS2	80 ns	40 ns	20 ns	160 ns	990 mW	11mW (MOS level)
MSC2358-10KS2	100 ns	50 ns	25 ns	190 ns	880 mW	


- Single +5V supply,  $\pm 10\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh: 1024 cycles/16 ms
- $\overline{CAS}$  before  $\overline{RAS}$  refresh,  $\overline{CAS}$  before  $\overline{RAS}$  hidden refresh,  $\overline{RAS}$  only refresh capability
- Multi-bit test mode capability



## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION







## MSC2329-xxYS3/KS3

262,144 Word BY 9 Bit DYNAMIC RAM MODULE : PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2329-xxYS3/KS3 is a fully decoded, 262,144 word  $\times$  9 bit dynamic random access memory composed of two 1 Mb DRAMs in SOJ (MSM514256AJS) and one 256Kb DRAM in PLCC (MSM41256AJS). The mounting of two SOJs and one PLCC together with three 0.2  $\mu$ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2329-xxYS3/KS3 are same as the original MSM41256AJS; each timing requirements are noncritical, and power supply tolerance is very wide.

### FEATURES


- 262,144 word  $\times$  9 bit organization
- 30-Pin Socket Insertable Module
- Family organization

Family	Access Time (MAX)		Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>CAC</sub>		Operating (MAX)	Standby (MAX)
MSC2329-10YS3/KS3	100ns	50ns	200ns	1155mW	50mW
MSC2329-12YS3/KS3	120ns	60ns	220ns	1073mW	

- Single + 5V supply,  $\pm 10\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8 ms
- Common CAS Control for eight Common Data-in and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-in and Data-Out Lines


4

### FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION

MSC2329-xxYS3



MSC2329-xxKS3



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	Vcc	11	A4	21	WE
2	CAS	12	A5	22	VSS
3	DQ0	13	DQ3	23	DQ6
4	A0	14	A6	24	NC
5	A1	15	A7	25	DQ7
6	DQ1	16	DQ4	26	Q8
7	A2	17	A8	27	RAS
8	A3	18	NC	28	CAS8
9	VSS	19	NC	29	D8
10	DQ2	20	DQ5	30	Vcc

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ +125	°C
Power dissipation	P <sub>D</sub>	4	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature 0°C ~ +70°C
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	
	$V_{SS}$	0	0	0	V	
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.5	V	
Input Low Voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

( $V_{CC}=5V \pm 10\%$ ,  $T_a=0 \sim +70^\circ\text{C}$ )

Parameter	Symbol	Condition	MSC2329-10YS3/KS3		MSC2329-12YS3/KS3		Unit	Note
			Min.	Max.	Min.	Max.		
Input Leakage Current	$I_{LI}$	$0V \leq V_{IN} \leq 6.5V$ : All other pins not under test = 0V	-30	30	-30	30	$\mu\text{A}$	
Output Leakage Current	$I_{LO}$	DQ0-7, Q8 = disable $0V \leq V_{OUT} \leq 5.5V$	-10	10	-10	10	$\mu\text{A}$	
Output high voltage	$V_{OH}$	$I_{OH} = -5.0\text{mA}$	2.4	—	2.4	—	V	
Output low voltage	$V_{OL}$	$I_{OL} = 4.2\text{mA}$	—	0.4	—	0.4	V	
Average power supply current (Operating)	$I_{CC1}$	$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{CAS8}}$ cycling, $t_{RC} = \text{min}$	—	210	—	195	mA	1, 2
Power supply current (Standby)	$I_{CC2}$	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CAS}}, \overline{\text{CAS8}} = V_{IH}$	—	9	—	9	mA	
Average power supply current (RAS only refresh)	$I_{CC3}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}, \overline{\text{CAS8}} = V_{IH}$ $t_{RC} = \text{min}$	—	205	—	190	mA	1, 2
Average power supply current (CAS before RAS refresh)	$I_{CC6}$	$t_{RC} = \text{min.}$	—	205	—	190	mA	1
Average power supply current (Fast page mode)	$I_{CC7}$	$\overline{\text{RAS}} = V_{IL}$ $\overline{\text{CAS}}, \overline{\text{CAS8}}$ cycling $t_{PC} = \text{min.}$	—	150	—	135	mA	1, 3

Note : 1.  $I_{CC}$  in dependent on out put loading and cycle rates.

Specified value are obtained with the output open.

2. Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .

**CAPACITANCE**

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Max.	Unit
Input Capacitance (A0 — A8)	C <sub>IN1</sub>	40	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ )	C <sub>IN2</sub>	40	pF
Data Input/Output Capacitance (DQ0 — DQ7)	C <sub>DQ</sub>	20	pF
Input Capacitance ( $\overline{\text{CAS8}}$ )	C <sub>IN3</sub>	10	pF
Input Capacitance (D8)	C <sub>IN4</sub>	10	pF
Output Capacitance (Q8)	C <sub>OUT</sub>	15	pF

Capacitance measured with Boonton Meter.

**AC CHARACTERISTICS**

(VCC = 5V ± 10%, Ta = 0 ~ +70°C)

Note 1, 2, 3

Parameter	Symbol	MSC2329-10YS3/KS3		MSC2329-12YS3/KS3		Unit	Note
		MIN	MAX	MIN	MAX		
Refresh period	tREF	—	4	—	4	ms	
Random read or write cycle time	tRC	200	—	220	—	ns	
Page mode cycle time	tPC	100	—	120	—	ns	
Access time from $\overline{\text{RAS}}$	tRAC	—	100	—	120	ns	4, 5
Access time from $\overline{\text{CAS}}$	tCAC	—	50	—	60	ns	4, 5
Output buffer turn-off delay	tOFF	0	30	0	30	ns	
Transition time	tT	3	50	3	50	ns	3
$\overline{\text{RAS}}$ precharge time	tRP	90	—	90	—	ns	
$\overline{\text{RAS}}$ pulse width	tRAS	100	10K	120	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	50	—	60	—	ns	
$\overline{\text{CAS}}$ precharge time (Page mode cycle only)	tCP	40	—	50	—	ns	
$\overline{\text{CAS}}$ pulse width	tCAS	50	10K	60	10K	ns	
$\overline{\text{CAS}}$ hold time	tCSH	100	—	120	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	25	50	25	60	ns	5
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ set-up time	tCRS	20	—	25	—	ns	
Row address set-up time	tASR	0	—	0	—	ns	
Row address hold time	tRAH	15	—	15	—	ns	
Column address set-up time	tASC	0	—	0	—	ns	
Column address hold time	tCAH	20	—	20	—	ns	
Column address hold time from $\overline{\text{RAS}}$	tAR	75	—	90	—	ns	




**AC CHARACTERISTICS (Continued)**


Parameter	Symbol	MSC2329-10YS3/KS3		MSC2329-12YS3/KS3		Unit	Note
		MIN	MAX	MIN	MAX		
Read command set-up time	t <sub>RCS</sub>	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	ns	6
Write command hold time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	75	—	90	—	ns	
Write command set-up time	t <sub>WCS</sub>	0	—	0	—	ns	
Write command hold time	t <sub>WCH</sub>	20	—	20	—	ns	
Write command pulse width	t <sub>WP</sub>	20	—	20	—	ns	
Date-in set-up time	t <sub>DS</sub>	0	—	0	—	ns	
Data-in hold time	t <sub>DH</sub>	20	—	20	—	ns	
Data-in hold time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	75	—	90	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	20	—	20	—	ns	6
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>FCS</sub>	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>FCH</sub>	20	—	25	—	ns	
$\overline{\text{CAS}}$ precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CPR</sub>	20	—	25	—	ns	
$\overline{\text{CAS}}$ active delay from $\overline{\text{RAS}}$ precharge	t <sub>RPC</sub>	20	—	20	—	ns	

- Notes:**
- 1 An initial pause of 100  $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example :  $\overline{\text{RAS}}$  only refresh cycle) before proper device operation is achieved.
  - 2 The AC characteristics assume at  $t_T = 5$  ns.
  - 3  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 4 Measured with a load circuit equivalent to 2 TTL loads and 100pF
  - 5 Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 6 Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.


**READ CYCLE**




**WRITE CYCLE (EARLY WRITE)**




PAGE MODE READ CYCLE




PAGE MODE CYCLE (EARLY WRITE)




**RAS ONLY REFRESH CYCLE**



**CAS BEFORE RAS AUTO REFRESH CYCLE**



HIDDEN REFRESH READ CYCLE



# OKI semiconductor

## MSC2316-xxYS9

262,144 BY 9 BIT DYNAMIC RAM MODULE : FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2316-xxYS9 is a fully decoded, 262,144 word  $\times$  9 bit CMOS dynamic random access memory composed of nine 256K DRAMs in plastic leaded chip carrier (MSM51C256JS). The mounting of nine PLCCs together with nine  $0.2\mu\text{F}$  decoupling capacitors on a 30 pin glass epoxy Single-in-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2316-xxYS9 are same as the original MSM51C256JS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 262,144 word  $\times$  9 bit organization
- 30-Pin Socket Insertable Module
- Family organization


Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (MAX)	Standby (MAX)
MSC2316-80YS9	80ns	40ns	20ns	160ns	2970mW	124mW (MOS level)
MSC2316-10YS9	100ns	50ns	25ns	190ns	2475mW	

- Single + 5V supply,  $\pm 10\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 256 cycles/4 ms
- Common  $\overline{\text{CAS}}$  control for eight common Data-in and Data-out lines.
- Separate  $\overline{\text{CAS}}$  control for one separate pair of Data-in and Data-out lines.
- Fast Page Mode capability

### FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on VCC supply relative to VSS	V <sub>CC</sub>	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ 125	°C
Power dissipation	P <sub>D</sub>	4	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	0°C ~ +70°C
	$V_{SS}$	0	0	0	V	
Input High Voltage, all inputs	$V_{IH}$	2.4	—	$V_{CC}+1.0$	V	
Input Low Voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

( $V_{CC}=5V \pm 10\%$ ,  $T_a=0 \sim +70^\circ C$ )

Parameter	Symbol	Condition	MSC2316-80YS9		MSC2316-10YS9		Unit	Note	
			Min.	Max.	Min.	Max.			
Input Leakage Current	$I_{LI}$	$0V \leq V_{IN} \leq V_{CC} + 1V$ All other pins not under test = 0V	-90	90	-90	90	$\mu A$		
Output Leakage Current	$I_{LO}$	Data out is disable $0V \leq V_{OUT} \leq 5.5V$	-10	10	-10	10	$\mu A$		
Output high voltage	$V_{OH}$	$I_{OH} = -5.0mA$	2.4	—	2.4	—	V		
Output low voltage	$V_{OL}$	$I_{OL} = 4.2mA$	—	0.4	—	0.4	V		
Average power supply current (Operating)	$I_{CC1}$	RAS cycling, CAS, CAS8 cycling, $t_{RC} = \min$	—	540	—	450	mA	1, 2	
Power supply current (Standby)	$I_{CC2}$	$\overline{RAS} = V_{IH}$ CAS, CAS8 = $V_{IH}$	TTL	—	31.5	—	31.5	mA	
			MOS	—	22.5	—	22.5	mA	
Average power supply current (RAS only refresh)	$I_{CC3}$	RAS cycling, CAS, CAS8 = $V_{IH}$ $t_{RC} = \min$	—	540	—	450	mA	1, 2	
Average power supply current (CAS before RAS refresh)	$I_{CC6}$	$t_{RC} = \min.$	—	540	—	450	mA	1	
Average power supply current (Fast page mode)	$I_{CC7}$	$\overline{RAS} = V_{IL}$ , CAS, CAS8 cycling $t_{PC} = \min.$	—	360	—	315	mA	1, 3	

Note\* : 1.  $I_{CC}$  in dependent on out put loading and cycle rates.

Specified value are obtained with the output open.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .



## CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 – A8)	C <sub>IN1</sub>	40	70	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ )	C <sub>IN2</sub>	40	75	pF
Data Input/Output Capacitance (DQ0–DQ7)	C <sub>DQ</sub>	7	20	pF
Input Capacitance ( $\overline{\text{CAS8}}$ )	C <sub>IN3</sub>	5	10	pF
Input Capacitance (D8)	C <sub>IN4</sub>	4	10	pF
Output Capacitance (Q8)	C <sub>OUT</sub>	4	15	pF

**AC CHARACTERISTICS**

(VCC = 5V ± 10%, Ta = 0 ~ +70°C)

Note 1, 2, 3


Parameter	Symbol	MSC2316-80YS9		MSC2316-10YS9		Unit	Note
		MIN	MAX	MIN	MAX		
Refresh period	tREF	—	4	—	4	ms	
Random read or write cycle time	tRC	160	—	190	—	ns	
Fast page mode cycle time	tPC	55	—	55	—	ns	
Access time from $\overline{\text{RAS}}$	tRAC	—	80	—	100	ns	4, 5, 6
Access time from $\overline{\text{CAS}}$	tCAC	—	20	—	25	ns	4, 5
Access time from column address	tAA	—	40	—	50	ns	4, 6
Access time from $\overline{\text{CAS}}$ precharge	tCPA	—	45	—	50	ns	4
Output low impedance time from $\overline{\text{CAS}}$	tCLZ	0	—	0	—	ns	4
Output buffer turn-off delay	tOFF	0	20	0	30	ns	
Transition time	tT	3	50	3	50	ns	3
$\overline{\text{RAS}}$ precharge time	tRP	70	—	80	—	ns	
$\overline{\text{RAS}}$ pulse width	tRAS	80	10K	100	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	20	—	25	—	ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode cycle only)	tCP	10	—	10	—	ns	
$\overline{\text{CAS}}$ pulse width	tCAS	20	10K	25	10K	ns	
$\overline{\text{CAS}}$ hold time	tCSH	80	—	100	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to column address delay time	tRAD	17	40	20	50	ns	6
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	10	—	10	—	ns	
Row address set-up time	tASR	0	—	0	—	ns	
Row address hold time	tRAH	12	—	15	—	ns	
Column address set-up time	tASC	0	—	0	—	ns	
Column address hold time	tCAH	15	—	20	—	ns	
Column address hold time from $\overline{\text{RAS}}$	tAR	60	—	75	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	40	—	50	—	ns	

AC CHARACTERISTICS (Continued)


Parameter	Symbol	MSC2316-80YS9		MSC2316-10YS9		Unit	Note
		MIN	MAX	MIN	MAX		
Read command set-up	t <sub>RCS</sub>	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	ns	7
Write command hold time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	60	—	75	—	ns	
Write command set-up time	t <sub>WCS</sub>	0	—	0	—	ns	
Write command hold time	t <sub>WCH</sub>	15	—	20	—	ns	
Write command pulse width	t <sub>WCP</sub>	15	—	20	—	ns	
Data-in set-up time	t <sub>DS</sub>	0	—	0	—	ns	
Data-in hold time	t <sub>DH</sub>	15	—	20	—	ns	
Data-in hold time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	60	—	75	—	ns	
Read command hold time referenced to RAS	t <sub>RRH</sub>	10	—	10	—	ns	7
$\overline{\text{RAS}}$ to CAS set-up time (CAS before RAS)	t <sub>CSR</sub>	10	—	10	—	ns	
$\overline{\text{RAS}}$ to CAS hold time (CAS before RAS)	t <sub>CHR</sub>	30	—	30	—	ns	
$\overline{\text{CAS}}$ active delay from $\overline{\text{RAS}}$ precharge	t <sub>RPC</sub>	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	10	—	15	—	ns	

- Notes:**
- 1 An initial pause of 100  $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example : RAS only refresh cycle) before proper device operation is achieved.
  - 2 The AC characteristics assume at t<sub>T</sub> = 5 ns.
  - 3 V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  - 4 Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  - 5 Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 6 Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 7 Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.


READ CYCLE



WRITE CYCLE (EARLY WRITE)




**FAST PAGE MODE READ CYCLE**






**RAS ONLY REFRESH CYCLE**




**CAS BEFORE RAS AUTO REFRESH CYCLE**






HIDDEN REFRESH READ CYCLE



### HIDDEN REFRESH WRITE CYCLE



## MSC2331A-xxYS3/KS3

262,144 Word BY 9 Bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2331A-xxYS3/KS3 is a fully decoded, 262,144 word  $\times$  9 bit CMOS dynamic random access memory composed of two 1 Mb DRAMs in SOJ (MSM514256AJS) and one 256Kb DRAM in PLCC (MSM51C256JS). The mounting of two SOJs and one PLCC together with three 0.2  $\mu$ F decoupling capacitors on a 30 pin glass epoxy Single-in-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2331A-xxYS3/KS3 are same as the original MSM514256AJS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 262,144 word  $\times$  9 bit organization
- 30-Pin Socket Insertable Module
- Family organization


Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operatng (MAX)	Standby (MAX)
MSC2331A-80YS3/KS3	80ns	40ns	20ns	160ns	1155mW	25mW (MOS level)
MSC2331A-10YS3/KS3	100ns	50ns	25ns	190ns	990mW	

- Single + 5V supply,  $\pm$ 10% tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8 ms
- Common CAS control for eight common Data-in and Data-out lines.
- Separate CAS control for one separate pair of Data-in and Data-out lines.

### FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ 125	°C
Power dissipation	P <sub>D</sub>	4	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	0°C ~ +70°C
	$V_{SS}$	0	0	0	V	
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.5	V	
Input Low Voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

( $V_{CC}=5V\pm 10\%$ ,  $T_a=0\sim +70^\circ\text{C}$ )

Parameter	Symbol	Condition	MSC2331A-80YS3/KS3		MSC2331A-10YS3/KS3		Unit	Note	
			Min.	Max.	Min.	Max.			
Input Leakage Current	$I_{LI}$	$0V \leq V_{IN} \leq 6.5V$ : All other pins not under test = 0V	-30	30	-30	30	$\mu\text{A}$		
Output Leakage Current	$I_{LO}$	Data out is disable $0V \leq V_{OUT} \leq 5.5V$	-10	10	-10	10	$\mu\text{A}$		
Output high voltage	$V_{OH}$	$I_{OH} = -5.0\text{mA}$	2.4	—	2.4	—	V		
Output low voltage	$V_{OL}$	$I_{OL} = 4.2\text{mA}$	—	0.4	—	0.4	V		
Average power supply current (Operating)	$I_{CC1}$	$\overline{\text{RAS}}$ cycling, CAS, CAS8 cycling, $t_{RC} = \text{min}$	—	210	—	180	mA	1, 2	
Power supply current (Standby)	$I_{CC2}$	$\overline{\text{RAS}} = V_{IH}$ CAS, CAS8 = $V_{IH}$	TTL	—	7.5	—	7.5	mA	
		MOS	—	4.5	—	4.5	mA		
Average power supply current (RAS only refresh)	$I_{CC3}$	$\overline{\text{RAS}}$ cycling, CAS, CAS8 = $V_{IH}$ $t_{RC} = \text{min}$	—	210	—	180	mA	1, 2	
Average power supply current (CAS before RAS refresh)	$I_{CC6}$	$t_{RC} = \text{min}$ .	—	210	—	180	mA	1	
Average power supply current (Fast page mode)	$I_{CC7}$	$\overline{\text{RAS}} = V_{IL}$ , CAS, CAS8 cycling $t_{PC} = \text{min}$ .	—	170	—	155	mA	1, 3	

- Note :**
- $I_{CC}$  in dependent on out put loading and cycle rates.  
Specified value are obtained with the output open.
  - Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .
  - Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .

## CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Max.	Unit
Input Capacitance (A0 – A8)	C <sub>IN1</sub>	40	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ )	C <sub>IN2</sub>	40	pF
Data Input/Output Capacitance (DQ0 – DQ7)	C <sub>DQ</sub>	20	pF
Input Capacitance ( $\overline{\text{CAS8}}$ )	C <sub>IN3</sub>	10	pF
Input Capacitance (D8)	C <sub>IN4</sub>	10	pF
Output Capacitance (Q8)	C <sub>OUT</sub>	15	pF

Capacitance measured with Boonton Meter.

**AC CHARACTERISTICS**

(VCC = 5V ± 10%, Ta = 0 ~ +70°C)

Note 1, 2, 3

Parameter	Symbol	MSC2331A-80YS3/KS3		MSC2331A-10YS3/KS3		Unit	Note
		MIN	MAX	MIN	MAX		
Refresh period	tREF	—	8	—	8	ms	
Random read or write cycle time	tRC	160	—	190	—	ns	
Fast page mode cycle time	tPC	50	—	55	—	ns	
Access time from $\overline{\text{RAS}}$	tRAC	—	80	—	100	ns	4, 5, 6
Access time from $\overline{\text{CAS}}$	tCAC	—	20	—	25	ns	4, 5
Access time from column address	tAA	—	40	—	50	ns	4, 6
Access time from $\overline{\text{CAS}}$ precharge	tCPA	—	45	—	50	ns	4
Output low impedance time from $\overline{\text{CAS}}$	tCLZ	0	—	0	—	ns	4
Output buffer turn-off delay	tOFF	0	20	0	20	ns	
Transition time	tT	3	50	3	50	ns	3
$\overline{\text{RAS}}$ precharge time	tRP	70	—	80	—	ns	
$\overline{\text{RAS}}$ pulse width	tRAS	80	10K	100	10K	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode cycle only)	tRASP	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	20	—	25	—	ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode cycle only)	tCP	10	—	10	—	ns	
$\overline{\text{CAS}}$ pulse width	tCAS	20	10K	25	10K	ns	
$\overline{\text{CAS}}$ hold time	tCSH	80	—	100	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to column address delay time	tRAD	17	40	20	50	ns	6
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	10	—	10	—	ns	
Row address set-up time	tASR	0	—	0	—	ns	
Row address hold time	tRAH	12	—	15	—	ns	
Column address set-up time	tASC	0	—	0	—	ns	
Column address hold time	tCAH	15	—	20	—	ns	
Column address hold time from $\overline{\text{RAS}}$	tAR	60	—	75	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	40	—	50	—	ns	


**AC CHARACTERISTICS (Continued)**

Parameter	Symbol	MSC2331A-80YS3/KS3		MSC2331A-10YS3/KS3		Unit	Note
		MIN	MAX	MIN	MAX		
Read command set-up	t <sub>RCS</sub>	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	ns	7
Write command hold time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	60	—	75	—	ns	
Write command set-up time	t <sub>WCS</sub>	0	—	0	—	ns	
Write command hold time	t <sub>WCH</sub>	15	—	20	—	ns	
Write command pulse width	t <sub>WP</sub>	15	—	20	—	ns	
Data-in set-up time	t <sub>DS</sub>	0	—	0	—	ns	
Data-in hold time	t <sub>DH</sub>	15	—	20	—	ns	
Data-in hold time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	60	—	75	—	ns	
Read command hold time referenced to RAS	t <sub>RRH</sub>	10	—	10	—	ns	7
RAS to $\overline{\text{CAS}}$ set-up time (CAS before RAS)	t <sub>CSR</sub>	10	—	10	—	ns	
RAS to $\overline{\text{CAS}}$ hold time (CAS before RAS)	t <sub>CHR</sub>	30	—	30	—	ns	
$\overline{\text{CAS}}$ active delay from $\overline{\text{RAS}}$ precharge	t <sub>RPC</sub>	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	10	—	15	—	ns	


- Notes:**
- 1 An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example :  $\overline{\text{RAS}}$  only Refresh cycle) before proper device operation is achieved.
  - 2 The AC characteristics assume at t<sub>T</sub> = 5 ns.
  - 3 V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  - 4 Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  - 5 Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 6 Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - 7 Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.



READ CYCLE




WRITE CYCLE(EARLY WRITE)







### RAS ONLY REFRESH CYCLE



### CAS BEFORE RAS AUTO REFRESH CYCLE



**HIDDEN REFRESH READ CYCLE**



**HIDDEN REFRESH WRITE CYCLE**



# OKI semiconductor

## MSC2312A-xxYS9/KS9

1,048,576 Word BY 9 Bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2312A-xxYS9/KS9 is a fully decoded, 1,048,576 word  $\times$  9 bit CMOS dynamic random access memory composed of nine 1Mb DRAMs in SOJ (MSM511000AJS). The mounting of nine SOJs together with nine 0.2  $\mu$ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2312A-xxYS9/KS9 are same as the original MSM511000AJS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 1,048,576 word  $\times$  9 bit organization
- 30-Pin Socket Insertable Module
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (MAX)	Standby (MAX)
MSC2312A-70YS9/KS9	70ns	35ns	20ns	140ns	4208mW	50mW (MOS level)
MSC2312A-80YS9/KS9	80ns	40ns	20ns	160ns	3713mW	
MSC2312A-10YS9/KS9	100ns	50ns	25ns	190ns	3218mW	

- Single + 5V supply,  $\pm 10\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8 ms
- Common CAS Control for eight Common Data-in and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-in and Data-Out Lines

### FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**

**MSC2312A-xxYS9**

**MSC2312A-xxKS9**

PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	V <sub>CC</sub>	11	A4	21	$\overline{WE}$
2	CAS	12	A5	22	V <sub>SS</sub>
3	DQ0	13	DQ3	23	DQ6
4	A0	14	A6	24	NC
5	A1	15	A7	25	DQ7
6	DQ1	16	DQ4	26	Q8
7	A2	17	A8	27	$\overline{RAS}$
8	A3	18	A9	28	$\overline{CAS}$
9	V <sub>SS</sub>	19	NC	29	D8
10	DQ2	20	DQ5	30	V <sub>CC</sub>

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ 125	°C
Power dissipation	P <sub>D</sub>	9	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	0°C ~ +70°C
	V <sub>SS</sub>	0	0	0	V	
Input High Voltage, all inputs	V <sub>IH</sub>	2.4	—	6.5	V	
Input Low Voltage, all inputs	V <sub>IL</sub>	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

(V<sub>CC</sub>=5V±10%, T<sub>a</sub>=0~+70°C)

Parameter	Sym bol	Condition	MSC2312A- 70YS9/KS9		MSC2312A- 80YS9/KS9		MSC2312A- 10YS9/KS9		Unit	Note	
			Min.	Max.	Min.	Max.	Min.	Max.			
Input Leakage Current	I <sub>LI</sub>	0V ≤ V <sub>IN</sub> ≤ 6.5V : All other pins not under test = 0V	-90	90	-90	90	-90	90	μA		
Output Leakage Current	I <sub>LO</sub>	Data out is disable 0V ≤ V <sub>OUT</sub> ≤ 5.5V	-10	10	-10	10	-10	10	μA		
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5.0mA	2.4	—	2.4	—	2.4	—	V		
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.2mA	—	0.4	—	0.4	—	0.4	V		
Average power supply current (Operating)	I <sub>CC1</sub>	RAS cycling, CAS, CAS8 cycling, t <sub>RC</sub> = min	—	765	—	675	—	585	mA	1, 2	
Power supply current (Standby)	I <sub>CC2</sub>	RAS = V <sub>IH</sub> CAS, CAS8 = V <sub>IH</sub>	TTL	—	18	—	18	—	18	mA	
			MOS	—	9	—	9	—	9	mA	
Average power supply current (RAS only refresh)	I <sub>CC3</sub>	RAS cycling, CAS, CAS8 = V <sub>IH</sub> t <sub>RC</sub> = min	—	765	—	675	—	585	mA	1, 2	
Average power supply current (CAS before RAS refresh)	I <sub>CC6</sub>	t <sub>RC</sub> = min.	—	765	—	675	—	585	mA	1	
Average power supply current (Fast page)	I <sub>CC7</sub>	RAS = V <sub>IL</sub> , CAS, CAS8 cycling t <sub>PC</sub> = min.	—	630	—	540	—	495	mA	1, 3	

Note : 1. I<sub>CC</sub> in dependent on out put loading and cycle rates.

Specified value are obtained with the output open.

2. Address can be changed once or less while RAS = V<sub>IL</sub>.

3. Address can be changed once or less while CAS = V<sub>IH</sub>.

## CAPACITANCE

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 — A9)	C <sub>IN1</sub>	40	70	pF
Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ )	C <sub>IN2</sub>	40	75	pF
Data Input/Output Capacitance (DQ0 — DQ7)	C <sub>DQ</sub>	7	20	pF
Input Capacitance ( $\overline{\text{CAS8}}$ )	C <sub>IN3</sub>	5	10	pF
Input Capacitance (D8)	C <sub>IN4</sub>	4	10	pF
Output Capacitance (Q8)	C <sub>OUT</sub>	4	15	pF

Capacitance measured with Boonton Meter.



**AC CHARACTERISTICS**

(VCC = 5V ± 10%, Ta = 0 ~ +70°C)

Note 1, 2, 3


Parameter	Symbol	MSC2312A-70YS9/KS9		MSC2312A-80YS9/KS9		MSC2312A-10YS9/KS9		Unit	Note
		MIN	MAX	MIN	MAX	MIN	MAX		
Refresh period	tREF	—	8	—	8	—	8	ms	
Random read or write cycle time	tRC	140	—	160	—	190	—	ns	
Fast page mode cycle time	tPC	45	—	50	—	55	—	ns	
Access time from RAS	tRAC	—	70	—	80	—	100	ns	4,5,6
Access time from CAS	tCAC	—	20	—	20	—	25	ns	4.5
Access time from column address	tAA	—	35	—	40	—	50	ns	4,6
Access time from CAS precharge	tCPA	—	40	—	45	—	50	ns	4
Output low impedance time from CAS	tCLZ	0	—	0	—	0	—	ns	4
Output buffer turn-off delay	tOFF	0	20	0	20	0	20	ns	
Transition time	tT	3	50	3	50	3	50	ns	3
RAS precharge time	tRP	60	—	70	—	80	—	ns	
RAS pulse width	tRAS	70	10K	80	10K	100	10K	ns	
RAS pulse width (Fast page mode cycle only)	tRASP	70	100K	80	100K	100	100K	ns	
RAS hold time	tRSH	20	—	20	—	25	—	ns	
CAS precharge time (Fast page mode cycle only)	tCP	10	—	10	—	10	—	ns	
CAS pulse width	tCAS	20	10K	20	10K	25	10K	ns	
CAS hold time	tCSH	70	—	80	—	100	—	ns	
RAS to CAS delay time	tRCD	22	50	22	60	25	75	ns	5
RAS to column address delay time	tRAD	17	35	17	40	20	50	ns	6
CAS to RAS precharge time	tCRP	10	—	—	10	—	10	—	ns
Row address set-up time	tASR	0	—	0	—	0	—	ns	
Row address hold time	tRAH	12	—	12	—	15	—	ns	
Column address set-up time	tASC	0	—	0	—	0	—	ns	
Column address hold time	tCAH	15	—	15	—	20	—	ns	
Column address hold time from RAS	tAR	55	—	60	—	75	—	ns	
Column address to RAS lead time	tRAL	35	—	40	—	50	—	ns	

**AC CHARACTERISTICS (Continued)**


Parameter	Symbol	MSC2312A-70YS9/KS9		MSC2312A-80YS9/KS9		MSC2312A-10YS9/KS9		Unit	Note
		MIN	MAX	MIN	MAX	MIN	MAX		
Read command set-up time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	7
Write command hold time from $\overline{\text{RAS}}$	t <sub>WCR</sub>	55	—	60	—	75	—	ns	
Write command se-up time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	
Write comman hold time	t <sub>WCH</sub>	15	—	15	—	20	—	ns	
Write command pulse width	t <sub>WCP</sub>	15	—	15	—	20	—	ns	
Data-in set-up time	t <sub>DS</sub>	0	—	0	—	0	—	ns	
Data-in hold time	t <sub>DH</sub>	15	—	15	—	20	—	ns	
Data-in hold time from $\overline{\text{RAS}}$	t <sub>DHR</sub>	55	—	60	—	75	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t <sub>RRH</sub>	10	—	10	—	10	—	ns	7
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CSR</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ )	t <sub>CHR</sub>	30	—	30	—	30	—	ns	
$\overline{\text{CAS}}$ active delay from $\overline{\text{RAS}}$ precharge	t <sub>RPC</sub>	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	10	—	10	—	15	—	ns	

- Notes:**
- 1 An initial pause of 100  $\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example :  $\overline{\text{RAS}}$  only refresh cycle) before proper device operation is achieved.
  - 2 The AC characteristics assume at  $t_T = 5 \text{ ns}$ .
  - 3  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 4 Measured with a load circuit equivalent to 2TTL loads and 100pF.
  - 5 Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RCD}$  (max.) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled exclusively by  $t_{CAC}$ .
  - 6 Operation within the  $t_{RAD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled exclusively by  $t_{AA}$ .
  - 7 Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.

**READ CYCLE**




**WRITE CYCLE (EARLY WRITE)**







**RAS ONLY REFRESH CYCLE**




**CAS BEFORE RAS AUTO REFRESH CYCLE**



### HIDDEN REFRESH READ CYCLE



### HIDDEN REFRESH WRITE CYCLE



# OKI semiconductor

## MSC2359-xxYS3

PRELIMINARY

**1,048,576 Word x 9 Bit DYNAMIC RAM MODULE: FAST PAGE MODE TYPE**

### GENERAL DESCRIPTION

The Oki MSC2359-xxYS3 is a fully decoded, 1,048,576 word by 9 bit CMOS dynamic random access memory composed of two 4Mb DRAMs in SOJ (MSM514400JS) and one 1Mb DRAM in SOJ (MSM511000AJS). The mounting of three SOJs together with three 0.2  $\mu$ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2359-xxYS3 are same as the original MSM514400JS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 1,048,576 word x 9 bit organization
- 30-Pin Socket Insertable Module
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	$t_{RAC}$	$t_{AA}$	$t_{CAC}$		Operating (MAX)	Standby (MAX)
MSC2359-80YS3	80 ns	40 ns	20 ns	160 ns	1403 mW	17mW (MOS level)
MSC2359-10YS3	100 ns	50 ns	25 ns	190 ns	1238 mW	


- Single +5V supply,  $\pm 10\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh: 1024 cycles/16 ms
- Common  $\overline{CAS}$  control for eight common Data-in and Data-out lines
- Separate  $\overline{CAS}$  control for one separate pair of Data-in and Data-out lines
- $\overline{CAS}$  before  $\overline{RAS}$  refresh,  $\overline{CAS}$  before  $\overline{RAS}$  hidden refresh,  $\overline{RAS}$  only refresh capability
- Multi-bit test mode capability

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

MSC2359-xxYS3



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VCC	11	A4	21	$\overline{WE}$
2	$\overline{CAS}$	12	A5	22	VSS
3	DQ0	13	DQ3	23	DQ6
4	A0	14	A6	24	N. C.
5	A1	15	A7	25	DQ7
6	DQ1	16	DQ4	26	$\overline{Q8}$
7	A2	17	A8	27	$\overline{RAS}$
8	A3	18	A9	28	$\overline{CAS8}$
9	VSS	19	N. C.	29	D8
10	DQ2	20	DQ5	30	VCC



# OKI semiconductor

## MSC2340-xxYS9/KS9

4,194,304 Word x 9 Bit DYNAMIC RAM MODULE: FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2340-xxYS9/KS9 is a fully decoded, 4,194,304 word by 9 bit CMOS dynamic random access memory composed of nine 4Mb DRAMs in SOJ (MSM514100JS). The mounting of nine SOJs together with nine 0.2 $\mu$ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2340-xxYS9/KS9 are same as the original MSM514100JS; each timing requirements are noncritical, and power supply tolerance is very wide.

### FEATURES


- 4,194,304 word x 9 bit organization
- 30-Pin Socket Insertable Module
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (MAX)	Standby (MAX)
MSC2340-80YS9/KS9	80 ns	40 ns	20 ns	160 ns	4455 mW	50 mW (MOS level)
MSC2340-10YS9/KS9	100 ns	50 ns	25 ns	190 ns	3960 mW	


- Single + 5 V supply,  $\pm 10\%$  tolerance
- Input: TTL compatible
- Output: TTL compatible, tristate, nonlatch
- Refresh: 1024 cycles/16 ms
- Common  $\overline{\text{CAS}}$  control for eight common Data-in and Data-out lines
- Separate  $\overline{\text{CAS}}$  control for one separate pair of Data-in and Data-out lines
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  hidden refresh,  $\overline{\text{RAS}}$  only refresh capability
- Multi-bit test mode capability

PIN CONFIGURATION

MSC2340-xxYS9




MSC2340-xxKS9



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	V <sub>CC</sub>	6	DQ1	11	A4	16	DQ4	21	WE	26	Q8
2	CAS	7	A2	12	A5	17	A8	22	VSS	27	RAS
3	DQ0	8	A3	13	DQ3	18	A9	23	DQ6	28	CAS8
4	A0	9	VSS	14	A6	19	A10	24	NC	29	D8
5	A1	10	DQ2	15	A7	20	DQ5	25	DQ7	30	V <sub>CC</sub>

FUNCTIONAL BLOCK DIAGRAM



## ELECTRICAL CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Conditions	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_{IN}$ , $V_{OUT}$	$T_a = 25\text{ }^\circ\text{C}$	- 1.0 ~ + 7.0	V
Voltage on $V_{CC}$ supply relative to $V_{SS}$	$V_{CC}$	$T_a = 25\text{ }^\circ\text{C}$	- 1.0 ~ + 7.0	V
Short circuit output current	$I_{OS}$	$T_a = 25\text{ }^\circ\text{C}$	50	mA
Power dissipation	$P_D$	$T_a = 25\text{ }^\circ\text{C}$	9	W
Operating temperature	$T_{opr}$	-	0 ~ + 70	$^\circ\text{C}$
Storage temperature	$T_{stg}$	-	- 40 ~ + 125	$^\circ\text{C}$

Notes: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

(Referenced to  $V_{SS}$ )

Parameter	Symbol	MIN	TYP	MAX	Unit	Operating Temperature
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	0 $^\circ\text{C}$ ~ + 70 $^\circ\text{C}$
	$V_{SS}$	0	0	0	V	
Input high voltage	$V_{IH}$	2.4	-	6.5	V	
Input low voltage	$V_{IL}$	- 1.0	-	0.8	V	

### CAPACITANCE

( $T_a = 25\text{ }^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	TYP	MAX	Unit
Input Capacitance (A0 - A10)	$C_{IN1}$	55	70	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ )	$C_{IN2}$	55	75	pF
Data Input/Output Capacitance (DQ0 - DQ7)	$C_{DQ}$	12	20	pF
Input Capacitance ( $\overline{CAS8}$ )	$C_{IN3}$	7	15	pF
Input Capacitance (D8)	$C_{IN4}$	7	15	pF
Output Capacitance (Q8)	$C_{OUT}$	8	15	pF

Capacitance measured with Boonton Meter.

## DC CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0 \sim +70^\circ\text{C}$ )

Parameter	Symbol	Conditions	MSC2340-80 YS9/KS9		MSC2340-10 YS9/KS9		Unit	Note	
			MIN	MAX	MIN	MAX			
Input leakage current	$I_{LI}$	$0V \leq V_{IN} \leq 6.5V$ ; all other pins not under test = 0V	-90	90	-90	90	$\mu\text{A}$		
Output leakage current	$I_{LO}$	DQ0-7, Q8 = disable $0V \leq V_{OUT} \leq 5.5V$	-10	10	-10	10	$\mu\text{A}$		
Output high voltage	$V_{OH}$	$I_{OH} = -5.0\text{mA}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V		
Output low voltage	$V_{OL}$	$I_{OL} = 4.2\text{mA}$	0	0.4	0	0.4	V		
Average power supply current (Operating)	$I_{CC1}$	$\overline{\text{RAS}}$ , $\text{CAS}$ , $\text{CASB}$ cycling, $t_{RC} = \text{min}$	-	810	-	720	mA	1, 2	
Power supply current (Standby)	$I_{CC2}$	$\overline{\text{RAS}} = V_{IH}$ , $\text{CAS}$ , $\text{CASB}$ = $V_{IH}$	TTL	-	18	-	18	mA	
		DQ0-7, Q8 = Hz	MOS	-	9	-	9		
Average power supply current ( $\overline{\text{RAS}}$ only refresh)	$I_{CC3}$	$\overline{\text{RAS}}$ cycling, $\text{CAS}$ , $\text{CASB} = V_{IH}$ $t_{RC} = \text{min}$	-	810	-	720	mA	1, 2	
Power supply current (Standby)	$I_{CC5}$	$\overline{\text{RAS}} = V_{IH}$ , $\text{CAS}$ , $\text{CASB} = V_{IL}$ DQ0-7, Q8 = enable	-	45	-	45	mA	1	
Average power supply current ( $\text{CAS}$ before $\overline{\text{RAS}}$ refresh)	$I_{CC6}$	$\overline{\text{RAS}}$ cycling,	-	810	-	720	mA	1	
Average power supply current (Fast page mode)	$I_{CC7}$	$\overline{\text{RAS}} = V_{IL}$ , $\text{CAS}$ , $\text{CASB}$ cycling $t_{PC} = \text{min}$	-	720	-	630	mA	1, 3	

- Note: 1.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with the output open.
2. Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .
3. Address can be changed once or less while  $\text{CAS} = V_{IH}$ .

### AC CHARACTERISTICS

( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = 0 \sim +70^\circ\text{C}$ )

Note 1, 2, 3, 9, 10

Parameter	Symbol	MSC2340-80 YS9/KS9		MSC2340-10 YS9/KS9		Unit	Note
		MIN	MAX	MIN	MAX		
Random read or write cycle time	$t_{RC}$	160	–	190	–	ns	
Fast page mode cycle time	$t_{PC}$	55	–	65	–	ns	
Access time from $\overline{RAS}$	$t_{RAC}$	–	80	–	100	ns	4.5
Access time from $\overline{CAS}$	$t_{CAC}$	–	20	–	25	ns	4.5
Access time from column address	$t_{AA}$	–	40	–	50	ns	4.6
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	–	45	–	55	ns	4
Output low impedance time from $\overline{CAS}$	$t_{CLZ}$	0	–	0	–	ns	4
Output buffer turn-off delay time	$t_{OFF}$	0	20	0	25	ns	7
Transition time	$t_T$	3	50	3	50	ns	3
Refresh period	$t_{REF}$	–	16	–	16	ms	
$\overline{RAS}$ precharge time	$t_{RP}$	70	–	80	–	ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	80	10K	100	10K	ns	
$\overline{RAS}$ pulse width (Fast page mode)	$t_{RASP}$	80	100K	100	100K	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20	–	25	–	ns	
$\overline{CAS}$ precharge time	$t_{CP}$	10	–	10	–	ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10K	25	10K	ns	
$\overline{CAS}$ hold time	$t_{CSH}$	80	–	100	–	ns	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	10	–	10	–	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	22	60	25	75	ns	5
$\overline{RAS}$ to column address delay time	$t_{RAD}$	17	40	20	50	ns	6
Row address set-up time	$t_{ASR}$	0	–	0	–	ns	
Row address hold time	$t_{RAH}$	15	–	15	–	ns	
Column address set-up time	$t_{ASC}$	0	–	0	–	ns	
Column address hold time	$t_{CAH}$	15	–	20	–	ns	
Column address hold time from $\overline{RAS}$	$t_{AR}$	60	–	75	–	ns	
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	40	–	50	–	ns	


AC CHARACTERISTICS (Continued)

Parameter	Symbol	MSC2340-80 YS9/KS9		MSC2340-10 YS9/KS9		Unit	Note
		MIN	MAX	MIN	MAX		
Read command set-up time	$t_{RCS}$	0	-	0	-	ns	
Read command hold time	$t_{RCH}$	0	-	0	-	ns	8
Read command hold time reference to $\overline{RAS}$	$t_{RRH}$	10	-	10	-	ns	8
Write command set-up time	$t_{WCS}$	0	-	0	-	ns	
Write command hold time	$t_{WCH}$	15	-	20	-	ns	
Write command hold time from $\overline{RAS}$	$t_{WCR}$	60	-	75	-	ns	
Write command pulse width	$t_{WP}$	15	-	20	-	ns	
Data-in set-up time	$t_{DS}$	0	-	0	-	ns	
Data-in hold time	$t_{DH}$	15	-	20	-	ns	
Data-in hold time from $\overline{RAS}$	$t_{DHR}$	60	-	75	-	ns	
$\overline{CAS}$ active delay time from $\overline{RAS}$ precharge	$t_{RPC}$	10	-	10	-	ns	
$\overline{RAS}$ to $\overline{CAS}$ set-up time (CAS before $\overline{RAS}$ )	$t_{CSR}$	10	-	10	-	ns	
$\overline{RAS}$ to $\overline{CAS}$ hold time (CAS before $\overline{RAS}$ )	$t_{CHR}$	20	-	20	-	ns	
$\overline{CAS}$ precharge time (Refresh counter test)	$t_{CPT}$	40	-	50	-	ns	
$\overline{WE}$ to $\overline{RAS}$ precharge time (CAS before $\overline{RAS}$ )	$t_{WRP}$	10	-	10	-	ns	
$\overline{WE}$ hold time from $\overline{RAS}$ (CAS before $\overline{RAS}$ )	$t_{WRH}$	20	-	20	-	ns	
$\overline{RAS}$ to $\overline{WE}$ set-up time (Test mode)	$t_{WSR}$	10	-	10	-	ns	
$\overline{RAS}$ to $\overline{WE}$ hold time (Test mode)	$t_{WHR}$	20	-	20	-	ns	


Notes: 1. An initial pause of 200 $\mu$ s is required after power-up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$  only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle) before proper device operation is achieved.  
In case of using internal refresh counter, a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  initialization cycles is required.

2. The AC characteristics assume  $t_T = 5$  ns.
3.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
4. Measured with a load circuit equivalent to 2TTL loads and 100pF.
5. Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RCD}$  (max.) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled exclusively by  $t_{CAC}$ .
6. Operation within the  $t_{RAD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled exclusively by  $t_{AA}$ .
7.  $t_{OFF}$  (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
8. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
9. The test mode is initiated by performing a  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is 8-bit parallel test function. RA10, CA10 and CA0 are not used. In a read cycle, if all internal bits are not equal, then the data output pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operational state by performing a  $\overline{\text{RAS}}$  only refresh cycle or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.
10. In a test mode read cycle, the value of an access time parameters is delayed by 5ns from the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

## READ CYCLE




## WRITE CYCLE (EARLY WRITE)







### FAST PAGE MODE READ CYCLE




### FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




### RAS ONLY REFRESH CYCLE




### CAS BEFORE RAS AUTO REFRESH CYCLE




### HIDDEN REFRESH READ CYCLE




### HIDDEN REFRESH WRITE CYCLE



### CAS BEFORE RAS REFRESH COUNTER TEST



### TEST MODE INITIATE CYCLE





**32 Bit Series**

---

**4**



# OKI semiconductor

## MSC2327A-xxYS8

**262,144 Word BY 32 Bit DYNAMIC RAM MODULE: FAST PAGE MODE TYPE**

### GENERAL DESCRIPTION

The Oki MSC2327A-xxYS8 is a fully decoded, 264,144 word × 32 bit CMOS dynamic random access memory composed of eight 1 Mb DRAMs in SOJ (MSM514256AJS). The mounting of eight SOJs together with eight 0.2 μF decoupling capacitors on a 72 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2327A-xxYS8 are same as the original MSM514256AJS; each timing requirements are noncritical, and power supply tolerance is very wide.

### FEATURES


- 262,144 word × 32 bit organization
- JEDEC compatible dimensioning
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (MAX)	Standby (MAX)
MSC2327A-80YS8	80ns	40ns	20ns	160ns	3150mW	42mW
MSC2327A-10YS8	100ns	50ns	25ns	190ns	2730mW	(MOS level)

- Single +5V supply, ± 5% tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8ms
- CAS before RAS refresh, CAS before RAS hidden refresh, RAS only refresh capability
- Fast access and cycle times




FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**

MSC2327A-xxYS8

TOP



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	VSS	16	A4	31	A8	46	NC	61	DQ13
2	DQ0	17	A5	32	NC	47	WE	62	DQ30
3	DQ16	18	A6	33	NC	48	NC	63	DQ14
4	DQ1	19	NC	34	RAS2	49	DQ8	64	DQ31
5	DQ17	20	DQ4	35	NC	50	DQ24	65	DQ15
6	DQ2	21	DQ20	36	NC	51	DQ9	66	NC
7	DQ18	22	DQ5	37	NC	52	DQ25	67	PD0
8	DQ3	23	DQ21	38	NC	53	DQ10	68	PD1
9	DQ19	24	DQ6	39	VSS	54	DQ26	69	PD2
10	VCC	25	DQ22	40	CAS0	55	DQ11	70	PD3
11	NC	26	DQ7	41	CAS2	56	DQ27	71	NC
12	A0	27	DQ23	42	CAS3	57	DQ12	72	VSS
13	A1	28	A7	43	CAS1	58	DQ28		
14	A2	29	NC	44	RAS0	59	VCC		
15	A3	30	VCC	45	NC	60	DQ29		

Pin No.	Pin Name	MSC2327A-80YS8	MSC2327A-10YS8
67	PD0	VSS	VSS
68	PD1	N.C.	N.C.
69	PD2	N.C.	VSS
70	PD3	VSS	VSS

4

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 ~ +7	V
Voltage on $V_{CC}$ supply relative to $V_{SS}$	$V_{CC}$	-1 ~ +7	V
Operating temperature	$T_{opr}$	0 ~ +70	°C
Storage temperature	$T_{stg}$	-40 ~ +125	°C
Power dissipation	$P_D$	8	W
Short circuit output current	$I_{os}$	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	$V_{CC}$	4.75	5.0	5.25	V	0°C ~ +70°C
	$V_{SS}$	0	0	0	V	
Input High voltage, all inputs	$V_{IH}$	2.4	-	6.25	V	
Input Low voltage, all inputs	$V_{IL}$	-1.0	-	0.8	V	

4

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ±5%, T<sub>a</sub> = 0 ~ +70°C)

Parameter	Symbol	Condition	MSC2327A-80YS8		MSC2327A-10YS8		Unit	Note
			Min.	Max.	Min.	Max.		
Input Leakage Current	I <sub>LI</sub>	0V ≤ V <sub>IN</sub> ≤ 6.25V : All other pins not under test = 0V)	-80	80	-80	80	μA	
Output Leakage Current	I <sub>LO</sub>	Data out is disable, 0V ≤ V <sub>OUT</sub> ≤ 5.25V	-20	10	-10	10	μA	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5mA	2.4	—	2.4	—	V	
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.2mA	—	0.4	—	0.4	V	
Average power supply current (Operating)	I <sub>CC1</sub>	$\overline{RAS0}-\overline{RAS2}$ cycling, $\overline{CAS0}-\overline{CAS3}$ cycling: t <sub>RC</sub> = min.	—	600	—	520	mA	1, 2
Power supply current (Standby)	I <sub>CC2</sub>	$\overline{RAS0}-\overline{RAS2}=V_{IH}$ TTL	—	16	—	16	mA	
		$\overline{CAS0}-\overline{CAS3}=V_{IH}$ MOS	—	8	—	8	mA	
Average power supply current (RAS only refresh)	I <sub>CC3</sub>	$\overline{RAS0}-\overline{RAS2}$ cycling, $\overline{CAS0}-\overline{CAS3} = V_{IH}$ , t <sub>RC</sub> = min.	—	600	—	520	mA	1, 2
Average power supply current (CAS before RAS refresh)	I <sub>CC6</sub>	t <sub>RC</sub> = min	—	600	—	520	mA	1
Average power supply current (Fast page mode)	I <sub>CC7</sub>	$\overline{RAS0}-\overline{RAS2} = V_{IL}$ , $\overline{CAS0}-\overline{CAS3}$ cycling, t <sub>PC</sub> = min.	—	520	—	480	mA	1, 3

**Note:** 1. I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with the output open.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

**CAPACITANCE**

( $V_{CC} = 5\text{ V} \pm 5\%$ ,  $f = 1\text{MHz}$ ,  $T_a = 0 \sim +70^\circ\text{C}$ )

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (A0 - A8)	$C_{IN1}$	—	60	pF
Input Capacitance ( $\overline{WE}$ )	$C_{IN2}$	—	76	pF
Input Capacitance ( $\overline{RAS0}$ , $\overline{RAS2}$ )	$C_{IN3}$	—	43	pF
Input Capacitance ( $\overline{CAS0}$ - $\overline{CAS3}$ )	$C_{IN4}$	—	29	pF
I/O Capacitance ( $\overline{DQ0}$ - $\overline{DQ31}$ )	CDQ	—	17	pF

Capacitance measured with Boonton Meter.


**AC CHARACTERISTICS**

( $V_{CC} = 5\text{ V} \pm 5\%$ ,  $T_a = 0 \sim +70^\circ\text{C}$ )


Parameter	Symbol	MSC2327A-80YS8		MSC2327A-10YS8		Units	Notes
		Min.	Max.	Min.	Max.		
Random read or write cycle time	$t_{RC}$	160	—	190	—	ns	
Fast page mode cycle time	$t_{FC}$	50	—	55	—	ns	
Access time from RAS	$t_{RAC}$	—	80	—	100	ns	2, 7
Access time from CAS	$t_{CAC}$	—	20	—	25	ns	2, 7
Access time from column address	$t_{AA}$	—	40	—	50	ns	2, 8
Access time from CAS precharge	$t_{CPA}$	—	45	—	50	ns	2
CAS to output in Lo-Z	$t_{CLZ}$	0	—	0	—	ns	2
Output buffer turn-off delay	$t_{OFF}$	0	20	0	20	ns	3
Transition time (Rise and Fall)	$t_T$	3	50	3	50	ns	1
RAS precharge time	$t_{RP}$	70	—	80	—	ns	
RAS pulse width	$t_{RAS}$	80	10k	100	10k	ns	
RAS pulse width (Fast page mode)	$t_{RASP}$	80	100k	100	100k	ns	
RAS hold time	$t_{RSH}$	20	—	25	—	ns	
CAS hold time	$t_{CSH}$	80	—	100	—	ns	
CAS pulse width	$t_{CAS}$	20	10k	25	10k	ns	
RAS to CAS delay time	$t_{RCD}$	22	60	25	75	ns	7
RAS to column address delay time	$t_{RAD}$	17	40	20	50	ns	8
CAS to RAS precharge time	$t_{CRP}$	10	—	10	—	ns	
CAS precharge time (Fast page mode)	$t_{CP}$	10	—	10	—	ns	
Row address set-up time	$t_{ASR}$	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	12	—	15	—	ns	
Column address set-up time	$t_{ASC}$	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	20	—	ns	
Column address hold time refer. to RAS	$t_{AR}$	60	—	75	—	ns	
Column address to RAS lead time	$t_{RAL}$	40	—	50	—	ns	
Read command set-up	$t_{RCS}$	0	—	0	—	ns	
Read command hold time	$t_{RCH}$	0	—	0	—	ns	4
Read command hold time refer. to RAS	$t_{RRH}$	10	—	10	—	ns	4
Write command hold time	$t_{WCH}$	15	—	20	—	ns	
Write command hold time refer. to RAS	$t_{WCR}$	60	—	75	—	ns	
Write command pulse width	$t_{WP}$	15	—	20	—	ns	
Date set-up time	$t_{DS}$	0	—	0	—	ns	5
Date hold time	$t_{DH}$	15	—	20	—	ns	5
Date hold time referenced to RAS	$t_{DHR}$	60	—	75	—	ns	
Refresh period	$t_{REF}$	—	8	—	8	ms	
Write command set-up time	$t_{WCS}$	0	—	0	—	ns	6
CAS set-up time(CAS before RAS cycle)	$t_{CSR}$	10	—	10	—	ns	
CAS hold time(CAS before RAS cycle)	$t_{CHR}$	30	—	30	—	ns	
RAS to CAS precharge time	$t_{RPC}$	10	—	10	—	ns	
CAS precharge time	$t_{CPN}$	10	—	15	—	ns	

- NOTES:**
- 1) AC measurements assume  $t_T=5ns$ .
  - 2) Measured with a load equivalent to 2 TTL loads and 100pF.
  - 3)  $t_{OFF} (max)$  defines the time at which the output achieves an open circuit condition.
  - 4) Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  - 5) These parameters are referenced to  $\overline{CAS}$  leading edge.
  - 6)  $t_{WCS}$  is not a restrictive operating parameter. This is included in the data sheet as electrical characteristic only. If  $t_{WCS} > t_{WCS} (min)$ , the cycle is an early write cycle and the data out pin will remain an open circuit (Hi-Z)
  - 7) Operation within the  $t_{RCD} (max)$  limit insures that  $t_{RAC} (max)$  can be met.  $t_{RCD} (max)$  is specified as a reference point only: if  $t_{RCD}$  is greater than the specified  $t_{RCD} (max)$  limit, then access time is controlled by  $t_{CAC}$ .
  - 8) Operation within the  $t_{RAD} (max)$  limit insures that  $t_{RAC} (max)$  can be met.  $t_{RAD} (max)$  is specified as a reference point only: if  $t_{RAD}$  is greater than the specified  $t_{RAD} (max)$  limit, then access time is controlled by  $t_{AA}$ .

● READ CYCLE




● WRITE CYCLE (EARLY WRITE)









● **RAS ONLY REFRESH CYCLE**




● **CAS BEFORE RAS REFRESH CYCLE**



● HIDDEN REFRESH READ CYCLE



● HIDDEN REFRESH WRITE CYCLE



# OKI semiconductor

## MSC2333A-xxYS16

**524,288 Word BY 32 Bit DYNAMIC RAM MODULE: FAST PAGE MODE TYPE**

### GENERAL DESCRIPTION

The Oki MSC2333A-xxYS16 is a fully decoded, 524,288 word  $\times$  32 bit CMOS dynamic random access memory composed of sixteen 1 Mb DRAMs in SOJ (MSM514256AJS). The mounting of sixteen SOJs together with eight 0.2  $\mu$ F decoupling capacitors on a 72 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2333A-xxYS16 are same as the original MSM514256AJS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 524.288 word  $\times$  32 bit organization
- JEDEC compatible dimensioning
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	$t_{RAC}$	$t_{AA}$	$t_{CAC}$		Operating (MAX)	Standby (MAX)
MSC2333A-80YS16	80ns	40ns	20ns	160ns	3234mW	84mW
MSC2333A-10YS16	100ns	50ns	25ns	190ns	2814mW	(MOS level)

- Single +5V supply,  $\pm$  5% tolerance
- input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8ms
- $\overline{CAS}$  before  $\overline{RAS}$  refresh,  $\overline{CAS}$  before  $\overline{RAS}$  hidden refresh,  $\overline{RAS}$  only refresh capability
- Fast access and cycle times


FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**

MSC2333A-xxYS16

TOP



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	VSS	16	A4	31	A8	46	NC	61	DQ13
2	DQ0	17	A5	32	NC	47	WE	62	DQ30
3	DQ16	18	A6	33	<u>RAS3</u>	48	NC	63	DQ14
4	DQ1	19	NC	34	<u>RAS2</u>	49	DQ8	64	DQ31
5	DQ17	20	DQ4	35	NC	50	DQ24	65	DQ15
9	DQ19	21	DQ20	36	NC	51	DQ9	66	NC
6	DQ2	22	DQ5	37	NC	52	DQ25	67	PD0
7	DQ18	23	DQ21	38	NC	53	DQ10	68	PD1
8	DQ3	24	DQ6	39	VSS	54	DQ26	69	PD2
10	VCC	25	DQ22	40	<u>CAS0</u>	55	DQ11	70	PD3
11	NC	26	DQ7	41	<u>CAS2</u>	56	DQ27	71	NC
12	A0	27	DQ23	42	<u>CAS3</u>	57	DQ12	72	VSS
13	A1	28	A7	43	<u>CAS1</u>	58	DQ28		
14	A2	29	NC	44	<u>RAS0</u>	59	VCC		
15	A3	30	VCC	45	<u>RAS1</u>	60	DQ29		

Pin No.	Pin Name	MSC2333A-80YS16	MSC2333A-10YS16
67	PD0	N.C.	N.C.
68	PD1	VSS	VSS
69	PD2	N.C.	VSS
70	PD3	VSS	VSS

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 ~ +7	V
Voltage on $V_{CC}$ supply relative to $V_{SS}$	$V_{CC}$	-1 ~ +7	V
Operating temperature	$T_{opr}$	0 ~ +70	°C
Storage temperature	$T_{stg}$	-40 ~ +125	°C
Power dissipation	$P_D$	16	W
Short circuit output current	$I_{OS}$	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	$V_{CC}$	4.75	5.0	5.25	V	0°C ~ +70°C
	$V_{SS}$	0	0	0	V	
Input High voltage, all inputs	$V_{IH}$	2.4	—	6.25	V	
Input Low voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ±5%, T<sub>a</sub> = 0 ~ +70°C)

Parameter	Symbol	Condition	MSC2333A-80YS16		MSC2333A-10YS16		Unit	Note
			Min.	Max.	Min.	Max.		
Input Leakage Current	I <sub>LI</sub>	0V ≤ V <sub>IN</sub> ≤ 6.25V : All other pins not under test = 0V	-160	160	-160	160	μA	
Output Leakage Current	I <sub>LO</sub>	Data out is disable, 0V ≤ V <sub>OUT</sub> ≤ 5.25V	-20	20	-20	20	μA	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5mA	2.4	—	2.4	—	V	
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.2mA	—	0.4	—	0.4	V	
Average power supply current (Operating)	I <sub>CC1</sub>	$\overline{RAS0}-\overline{RAS3}$ cycling, $\overline{CAS0}-\overline{CAS3}$ cycling: t <sub>RC</sub> = min.	—	616	—	536	mA	1, 2
Power supply current (Standby)	I <sub>CC2</sub>	$\overline{RAS0}-\overline{RAS3}=V_{IH}$ TTL	—	32	—	32	mA	
		$\overline{CAS0}-\overline{CAS3}=V_{IH}$ MOS	—	16	—	16	mA	
Average power supply current (RAS only refresh)	I <sub>CC3</sub>	$\overline{RAS0}-\overline{RAS3}$ cycling, $\overline{CAS0}-\overline{CAS3} = V_{IH}$ , t <sub>RC</sub> = min.	—	616	—	536	mA	1, 2
Average power supply current (CAS before RAS refresh)	I <sub>CC6</sub>	t <sub>RC</sub> = min	—	616	—	536	mA	1
Average power supply current (Fast page mode)	I <sub>CC7</sub>	$\overline{RAS0}-\overline{RAS3} = V_{IL}$ , $\overline{CAS0}-\overline{CAS3}$ cycling, t <sub>PC</sub> = min.	—	536	—	496	mA	1, 3

**Note:** 1. I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with the output open.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .



**CAPACITANCE**

( $V_{CC} = 5\text{ V} \pm 5\%$ ,  $f = 1\text{MHz}$ ,  $T_a = 0 \sim +70^\circ\text{C}$ )

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (A0 - A8)	$C_{IN1}$	—	115	pF
Input Capacitance ( $\overline{WE}$ )	$C_{IN2}$	—	137	pF
Input Capacitance ( $\overline{RAS0}$ - $\overline{RAS3}$ )	$C_{IN3}$	—	48	pF
Input Capacitance ( $\overline{CAS0}$ - $\overline{CAS3}$ )	$C_{IN4}$	—	48	pF
I/O Capacitance ( $\overline{DQ0}$ - $\overline{DQ31}$ )	$CDQ_1$	—	29	pF

Capacitance measured with Boonton Meter.


**AC CHARACTERISTICS**

( $V_{CC} = 5\text{ V} \pm 5\%$ ,  $T_a = 0 \sim +70^\circ\text{C}$ )


Parameter	Symbol	MSC2333A-80YS16		MSC2333A-10YS16		Units	Notes
		Min.	Max.	Min.	Max.		
Random read or write cycle time	$t_{RC}$	160	—	190	—	ns	
Fast page mode cycle time	$t_{PC}$	50	—	55	—	ns	
Access time from $\overline{\text{RAS}}$	$t_{RAC}$	—	80	—	100	ns	2, 7
Access time from $\overline{\text{CAS}}$	$t_{CAC}$	—	20	—	25	ns	2, 7
Access time from column address	$t_{AA}$	—	40	—	50	ns	2, 8
Access time from $\overline{\text{CAS}}$ precharge	$t_{CPA}$	—	45	—	50	ns	2
$\overline{\text{CAS}}$ to output in Lo-Z	$t_{CLZ}$	0	—	0	—	ns	2
Output buffer turn-off delay	$t_{OFF}$	0	20	0	20	ns	3
Transition time (Rise and Fall)	$t_T$	3	50	3	50	ns	1
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	70	—	80	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	80	10k	100	10k	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	$t_{RASP}$	80	100k	100	100k	ns	
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20	—	25	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	80	—	100	—	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	20	10k	25	10k	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	22	60	25	75	ns	7
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	17	40	20	50	ns	8
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	$t_{CP}$	10	—	10	—	ns	
Row address set-up time	$t_{ASR}$	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	12	—	15	—	ns	
Column address set-up time	$t_{ASC}$	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	20	—	ns	
Column address hold time refer. to $\overline{\text{RAS}}$	$t_{AR}$	60	—	75	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	$t_{RAL}$	40	—	50	—	ns	
Read command set-up	$t_{RCS}$	0	—	0	—	ns	
Read command hold time	$t_{RCH}$	0	—	0	—	ns	4
Read command hold time refer. to $\overline{\text{RAS}}$	$t_{RRH}$	10	—	10	—	ns	4
Write command hold time	$t_{WCH}$	15	—	20	—	ns	
Write command hold time refer. to $\overline{\text{RAS}}$	$t_{WCR}$	60	—	75	—	ns	
Write command pulse width	$t_{WP}$	15	—	20	—	ns	
Date set-up time	$t_{DS}$	0	—	0	—	ns	5
Date hold time	$t_{DH}$	15	—	20	—	ns	5
Date hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	60	—	75	—	ns	
Refresh period	$t_{REF}$	—	8	—	8	ms	
Write command set-up time	$t_{WCS}$	0	—	0	—	ns	6
$\overline{\text{CAS}}$ set-up time( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle)	$t_{CSR}$	10	—	10	—	ns	
$\overline{\text{CAS}}$ hold time( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle)	$t_{CHR}$	30	—	30	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	$t_{RPC}$	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CPN}$	10	—	15	—	ns	

- NOTES:**
- 1) AC measurements assume  $t_r = 5\text{ns}$ .
  - 2) Measured with a load equivalent to 2 TTL loads and 100pF.
  - 3)  $t_{\text{OFF}}$  (max) defines the time at which the output achieves an open circuit condition.
  - 4) Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
  - 5) These parameters are referenced to  $\overline{\text{CAS}}$  leading edge.
  - 6)  $t_{\text{WCS}}$  is not a restrictive operating parameter. This is included in the data sheet as electrical characteristic only. If  $t_{\text{WCS}} > t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain an open circuit (Hi-Z).
  - 7) Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only: if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{CAC}}$ .
  - 8) Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only: if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .

● READ CYCLE




● WRITE CYCLE (EARLY WRITE)






● RAS ONLY REFRESH CYCLE



● CAS BEFORE RAS REFRESH CYCLE





### GENERAL DESCRIPTION

The Oki MSC2357-xxYS8 is a fully decoded, 1,048,576 word by 32 bit CMOS dynamic random access memory composed of eight 4Mb DRAMs in SOJ (MSM514400JS). The mounting of eight SOJs together with eight 0.2  $\mu$ F decoupling capacitors on a 72 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2357-xxYS8 are same as the original MSM514400JS; each timing requirements are noncritical, and power supply tolerance is very wide.

### FEATURES

- 1,048,576 word x 32 bit organization
- 72-Pin Socket Insertable Module
- Family organization


Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	$t_{RAC}$	$t_{AA}$	$t_{CAC}$		Operating (MAX)	Standby (MAX)
MSC2357-80YS8	80 ns	40 ns	20 ns	160 ns	3780 mW	42 mW (MOS level)
MSC2357-10YS8	100 ns	50 ns	25 ns	190 ns	3360 mW	

- Single +5V supply,  $\pm 5\%$  tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh: 1024 cycles/16 ms
- $\overline{CAS}$  before  $\overline{RAS}$  refresh,  $\overline{CAS}$  before  $\overline{RAS}$  hidden refresh,  $\overline{RAS}$  only refresh capability
- Multi-bit test mode capability



## PIN CONFIGURATION


MSC2357-xxYS8



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VSS	25	DQ22	49	DQ8
2	DQ0	26	DQ7	50	DQ24
3	DQ16	27	DQ23	51	DQ9
4	DQ1	28	A7	52	DQ25
5	DQ17	29	N. C.	53	DQ10
6	DQ2	30	VCC	54	DQ26
7	DQ18	31	A8	55	DQ11
8	DQ3	32	A9	56	DQ27
9	DQ19	33	N. C.	57	DQ12
10	VCC	34	RAS2	58	DQ28
11	N. C.	35	N. C.	59	VCC
12	A0	36	N. C.	60	DQ29
13	A1	37	N. C.	61	DQ13
14	A2	38	N. C.	62	DQ30
15	A3	39	VSS	63	DQ14
16	A4	40	CAS0	64	DQ31
17	A5	41	CAS2	65	DQ15
18	A6	42	CAS3	66	N. C.
19	N. C.	43	CAS1	67	PD0
20	DQ4	44	RAS0	68	PD1
21	DQ20	45	N. C.	69	PD2
22	DQ5	46	N. C.	70	PD3
23	DQ21	47	WE	71	N. C.
24	DQ6	48	N. C.	72	VSS

Pin No.	Pin Name	MSC2357-80YS8	MSC2357-10YS8
67	PD0	N.C.	N.C.
68	PD1	N.C.	N.C.
69	PD2	N.C.	N.C.
70	PD3	N.C.	N.C.

### FUNCTIONAL BLOCK DIAGRAM





## **36 Bit Series**

---

**4**



## MSC2320A-xxYS9

262,144 Word BY 36 Bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2320A-xxYS9 is a fully decoded, 262,144 word  $\times$  36 bit CMOS dynamic random access memory composed of eight 1Mb DRAMs in SOJ (MSM514256AJS) and four 256 Kb DRAMs in PLCC (MSM51C256JS). The mounting of eight SOJs and four PLCCs together with twelve 0.2  $\mu$ F decoupling capacitors on a 72 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2320A-xxYS9 are same as the original MSM514256AJS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 262,144 word  $\times$  36 bit organization
- JEDEC Compatible Dimensioning
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (MAX)	Standby (MAX)
MSC2320A-80YS9	80ns	40ns	20ns	160ns	4410mW	95mW
MSC2320A-10YS9	100ns	50ns	25ns	190ns	3780mW	(MOS level)

- Single + 5V supply,  $\pm$ 5% tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8 ms
- CAS before RAS refresh, RAS only refresh, hidden refresh, and fast page mode capability
- Fast access and cycle times


### FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

MSC2320A-xxYS9

TOP



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	VSS	16	A4	31	A8	46	NC	61	DQ14
2	DQ0	17	A5	32	NC	47	WE	62	DQ33
3	DQ18	18	A6	33	NC	48	NC	63	DQ15
4	DQ1	19	NC	34	RAS2	49	DQ9	64	DQ34
5	DQ19	20	DQ4	35	DQ26	50	DQ27	65	DQ16
6	DQ2	21	DQ22	36	DQ8	51	DQ10	66	NC
7	DQ20	22	DQ5	37	DQ17	52	DQ28	67	PD0
8	DQ3	23	DQ23	38	DQ35	53	DQ11	68	PD1
9	DQ21	24	DQ6	39	VSS	54	DQ29	69	PD2
10	VCC	25	DQ24	40	CAS0	55	DQ12	70	PD3
11	NC	26	DQ7	41	CAS2	56	DQ30	71	NC
12	A0	27	DQ25	42	CAS3	57	DQ13	72	VSS
13	A1	28	A7	43	CAS1	58	DQ31		
14	A2	29	NC	44	RAS0	59	VCC		
15	A3	30	VCC	45	NC	60	DQ32		

Pin No.	Pin Name	MSC2320A-80YS9	MSC2320A-10YS9
67	PD0	VSS	VSS
68	PD1	N.C.	N.C.
69	PD2	N.C.	VSS
70	PD3	VSS	VSS

4

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on VCC supply relative to VSS	VCC	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ 125	°C
Power dissipation	P <sub>D</sub>	12	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Referenced to  $V_{SS}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	$V_{CC}$	4.75	5.0	5.25	V	0°C ~ +70°C
	$V_{SS}$	0	0	0	V	
Input High Voltage, all inputs	$V_{IH}$	2.4	—	6.25	V	
Input Low Voltage, all inputs	$V_{IL}$	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

( $V_{CC}=5V \pm 5\%$ ,  $T_a=0 \sim +70^\circ\text{C}$ )

Parameter	Symbol	Condition	MSC2320A-80YS9		MSC2320A-10YS9		Unit	Note	
			Min.	Max.	Min.	Max.			
Input Leakage Current	$I_{LI}$	$0V \leq V_{IN} \leq 6.25V$ : All other pins not under test = 0V	-120	120	-120	120	$\mu\text{A}$		
Output Leakage Current	$I_{LO}$	Data out is disable $0V \leq V_{OUT} \leq 5.25V$	-10	10	-10	10	$\mu\text{A}$		
Output high voltage	$V_{OH}$	$I_{OH} = -5.0\text{mA}$	2.4	—	2.4	—	V		
Output low voltage	$V_{OL}$	$I_{OL} = 4.2\text{mA}$	—	0.4	—	0.4	V		
Average power supply current (Operating)	$I_{CC1}$	$\overline{RAS0}, \overline{RAS2}$ cycling, $CAS0 - CAS3$ cycling, $t_{RC} = \text{min}$	—	840	—	720	mA	1, 2	
Power supply current (Standby)	$I_{CC2}$	$\overline{RAS0}, \overline{RAS2} = V_{IH}$	TTL	—	30	—	30	mA	
		$CAS0 - CAS3 = V_{IH}$	MOS	—	18	—	18	mA	
Average power supply current (RAS only refresh)	$I_{CC3}$	$\overline{RAS0}, \overline{RAS2}$ cycling, $CAS0 - CAS3 = V_{IH}$ $t_{RC} = \text{min}$	—	840	—	720	mA	1, 2	
Average power supply current (CAS before RAS refresh)	$I_{CC6}$	$t_{RC} = \text{min}$ .	—	840	—	720	mA	1	
Average power supply current (Fast page mode)	$I_{CC7}$	$\overline{RAS0}, \overline{RAS2} = V_{IL}$ , $CAS0 - CAS3$ cycling $t_{PC} = \text{min}$ .	—	680	—	620	mA	1, 3	

Note : 1.  $I_{CC}$  in dependent on out put loading and cycle rates.

Specified value are obtained with the output open.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

4



**CAPACITANCE**

( $V_{CC}=5V \pm 5\%$ ,  $f=1MHz$ ,  $T_a=0 \sim +70^{\circ}C$ )

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (A0 – A8)	$C_{IN1}$	–	88	pF
Input Capacitance ( $\overline{WE}$ )	$C_{IN2}$	–	104	pF
Input Capacitance ( $\overline{RAS0}$ , $\overline{RAS2}$ )	$C_{IN3}$	–	57	pF
Input Capacitance ( $\overline{CAS0}$ – $\overline{CAS3}$ )	$C_{IN4}$	–	36	pF
I/O Capacitance (DQ0–7, 9–16, 18–25, 27–34)	$CDQ_1$	–	17	pF
I/O Capacitance (DQ8, 17, 26, 35)	$CDQ_2$	–	22	pF

Capacitance measured with Boonton Meter.

**AC CHARACTERISTICS**


(V<sub>CC</sub> = 5V ± 5%, T<sub>a</sub> = 0 ~ +70°C)

Parameter	Symbol	MSC2320A-80YS9		MSC2320A-10YS9		Unit	Note
		MIN	MAX	MIN	MAX		
Random read or write cycle time	t <sub>RC</sub>	160	—	190	—	ns	
Fast page mode cycle time	t <sub>PC</sub>	50	—	55	—	ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	80	—	100	ns	2, 7
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	20	—	25	ns	2, 7
Access time from column address	t <sub>AA</sub>	—	40	—	50	ns	2, 8
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>	—	45	—	50	ns	2
$\overline{\text{CAS}}$ to output in Lo-Z	t <sub>CLZ</sub>	0	—	0	—	ns	2
Output buffer turn-off delay	t <sub>OFF</sub>	0	20	0	20	ns	3
Transition time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	ns	1
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	70	—	80	—	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	80	10K	100	10K	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20	—	25	—	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	80	—	100	—	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10K	25	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	22	60	25	75	ns	7
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	17	40	20	50	ns	8
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	t <sub>CP</sub>	10	—	10	—	ns	
Row address set-up time	t <sub>ASR</sub>	0	—	0	—	ns	
Row address hold time	t <sub>RAH</sub>	12	—	15	—	ns	
Column address set-up time	t <sub>ASC</sub>	0	—	0	—	ns	
Column address hold time	t <sub>CAH</sub>	15	—	20	—	ns	
Column address hold time refer. to $\overline{\text{RAS}}$	t <sub>AR</sub>	60	—	75	—	ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40	—	50	—	ns	
Read command set-up	t <sub>RCS</sub>	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	ns	4
Read command hold time refer. to $\overline{\text{RAS}}$	t <sub>RRH</sub>	10	—	10	—	ns	4
Write command hold time	t <sub>WCH</sub>	15	—	20	—	ns	
Write command hold time refer. to $\overline{\text{RAS}}$	t <sub>WCR</sub>	65	—	75	—	ns	
Write command pulse width	t <sub>WP</sub>	15	—	20	—	ns	
Date set-up time	t <sub>DS</sub>	0	—	0	—	ns	5
Date hold time	t <sub>DH</sub>	15	—	20	—	ns	5
Date hold time referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	65	—	75	—	ns	
Refresh period	t <sub>REF</sub>	—	8	—	8	ms	
Write command set-up time	t <sub>WCS</sub>	0	—	0	—	ns	6
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle)	t <sub>CSR</sub>	10	—	10	—	ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle)	t <sub>CHR</sub>	30	—	30	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t <sub>RPC</sub>	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	10	—	15	—	ns	


**NOTES :**

- 1) AC measurements assume t<sub>T</sub> = 5ns.
- 2) Measured with a load equivalent to 2 TTL loads and 100pf.
- 3) t<sub>OFF</sub> (max) defines the time at which the output achieves an open circuit condition.
- 4) Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 5) These parameters are referenced to  $\overline{\text{CAS}}$  leading edge.
- 6) t<sub>WCS</sub> is not a restrictive operating parameter. This is included in the data sheet as electrical characteristic only. If t<sub>WCS</sub> > t<sub>WCS</sub> (min), the cycle is and early write cycle and the data out pin will remain as open circuit (Hi-Z)
- 7) Operation within the t<sub>RCD</sub> (max) limit, insures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only : if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, them access time is controlled by t<sub>CAC</sub>.
- 8) Operation within the t<sub>RAD</sub> (max) limit, insures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only : if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, them access time is controlled by t<sub>AA</sub>.


● READ CYCLE




● WRITE CYCLE (EARLY WRITE)




● FAST PAGE MODE READ CYCLE




● FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




● **RAS ONLY REFRESH CYCLE**




● **CAS BEFORE RAS REFRESH CYCLE**



● HIDDEN REFRESH READ CYCLE



● HIDDEN REFRESH WRITE CYCLE



## MSC2321A-xxYS18

524,288 Word BY 36 Bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE

### GENERAL DESCRIPTION

The Oki MSC2321A-xxYS18 is a fully decoded, 524,288 word  $\times$  32 bit CMOS dynamic random access memory composed of sixteen 1 Mb DRAMs in SOJ (MSM514256AJS) and eight 256 Kb DRAMs in PLCC (MSM51C256JS). The mounting of sixteen SOJs and eight PLCCs together with twelve 0.2  $\mu$ F decoupling capacitors on a 72 pin glass epoxy Single-In-Line Package supports any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2321A-xxYS18 are same as the original MSM514256AJS; each timing requirements are noncritical, and power supply tolerance is very wide.


### FEATURES

- 524,288 word  $\times$  36 bit organization
- JEDEC Compatible Dimensioning
- Family organization

Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>		Operating (MAX)	Standby (MAX)
MSC2321A-80YS18	80ns	40ns	20ns	160ns	4568mW	189mW
MSC2331A-10YS18	100ns	50ns	25ns	190ns	3938mW	(MOS level)

- Single + 5V supply,  $\pm$ 5% tolerance
- Input : TTL compatible
- Output : TTL compatible, tristate, nonlatch
- Refresh : 512 cycles/8 ms
- CAS before RAS refresh, RAS only refresh, hidden refresh, and fast page mode capability
- Fast access and cycle times


### FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**

**MSC2321A-xxYS18**

TOP



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	VSS	16	A4	31	A8	46	NC	61	DQ14
2	DQ0	17	A5	32	NC	47	WE	62	DQ33
3	DQ18	18	A6	33	RAS3	48	NC	63	DO15
4	DQ1	19	NC	34	RAS2	49	DQ9	64	DQ34
5	DQ19	20	DQ4	h5	DQ26	50	DQ27	65	DQ16
6	DQ2	21	DQ22	36	DQ8	51	DQ10	66	NC
7	DQ20	22	DQ5	37	DQ17	52	DQ28	67	PD0
8	DQ3	23	DQ23	38	DQ35	53	DQ11	68	PD1
9	DQ21	24	DQ6	39	VSS	54	DQ29	69	PD2
10	VCC	25	DQ24	40	CAS0	55	DQ12	70	PD3
11	NC	26	DQ7	41	CAS2	56	DQ30	71	NC
12	A0	27	DQ25	42	CAS3	57	DQ3	72	VSS
13	A1	28	A7	43	CAS1	58	DQ31		
14	A2	29	NC	44	RAS0	59	VCC		
15	A3	30	VCC	45	RAS1	60	DQ32		

Pin No.	Pin Name	MSC2321A-80YS18	MSC2321A-10YS18
67	PD0	N.C.	N.C.
68	PD1	VSS	VSS
69	PD2	N.C.	VSS
70	PD3	VSS	VSS

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1 ~ +7	V
Voltage on V <sub>CC</sub> supply relative to VSS	V <sub>CC</sub>	-1 ~ +7	V
Operating temperature	T <sub>opr</sub>	0 ~ 70	°C
Storage temperature	T <sub>stg</sub>	-40 ~ 125	°C
Power dissipation	P <sub>D</sub>	4	W
Short circuit output current	I <sub>OS</sub>	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**RECOMMENDED OPERATING CONDITIONS** (Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Operating temperature
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V	0°C ~ +70°C
	V <sub>SS</sub>	0	0	0	V	
Input High Voltage, all inputs	V <sub>IH</sub>	2.4	—	6.25	V	
Input Low Voltage, all inputs	V <sub>IL</sub>	-1.0	—	0.8	V	

**DC CHARACTERISTICS**

(V<sub>CC</sub>=5V±5%, Ta=0~+70°C)

Parameter	Symbol	Condition	MSC2321A-80YS18		MSC2321A-10YS18		Unit	Note	
			Min.	Max.	Min.	Max.			
Input Leakage Current	I <sub>LI</sub>	0V ≤ V <sub>IIN</sub> ≤ 6.25V : All other pins not under test = 0V	-240	240	-240	240	μA		
Output Leakage Current	I <sub>LO</sub>	Data out is disable 0V ≤ V <sub>OUT</sub> ≤ 5.25V	-20	20	-20	20	μA		
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5.0mA	2.4	—	2.4	—	V		
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.2mA	—	0.4	—	0.4	V		
Average power supply current (Operating)	I <sub>CC1</sub>	$\overline{RAS0} - \overline{RAS3}$ cycling, $\overline{CAS0} - \overline{CAS3}$ cycling, t <sub>RC</sub> = min	—	870	—	750	mA	1, 2	
Power supply current (Standby)	I <sub>CC2</sub>	$\overline{RAS0} - \overline{RAS3} = V_{IH}$ $\overline{CAS0} - \overline{CAS3} = V_{IH}$	TTL	—	60	—	60	mA	
			MOS	—	36	—	36	mA	
Average power supply current ( $\overline{RAS}$ only refresh)	I <sub>CC3</sub>	$\overline{RAS0} - \overline{RAS3}$ cycling, $\overline{CAS0} - \overline{CAS3} = V_{IH}$ t <sub>RC</sub> = min	—	870	—	750	mA	1, 2	
Average power supply current (CAS before $\overline{RAS}$ refresh)	I <sub>CC6</sub>	t <sub>RC</sub> = min.	—	870	—	750	mA	1	
Average power supply current (Fast page mode)	I <sub>CC7</sub>	$\overline{RAS0} - \overline{RAS3} = V_{IL}$ , $\overline{CAS0} - \overline{CAS3}$ cycling t <sub>PC</sub> = min.	—	710	—	650	mA	1, 3	

Note : 1. I<sub>CC</sub> in dependent on out put loading and cycle rates.

Specified value are obtained with the output open.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .

## CAPACITANCE

( $V_{CC} = 5V \pm 5\%$ ,  $f = 1\text{MHz}$ ,  $T_a = 9 \sim +70^\circ\text{C}$ )

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (A0 – A8)	C <sub>IN1</sub>	–	161	pF
Input Capacitance ( $\overline{\text{WE}}$ )	C <sub>IN2</sub>	–	193	pF
Input Capacitance ( $\overline{\text{RAS0}} - \overline{\text{RAS3}}$ )	C <sub>IN3</sub>	–	62	pF
Input Capacitance ( $\overline{\text{CAS0}} - \overline{\text{CAS3}}$ )	C <sub>IN4</sub>	–	62	pF
I/O Capacitance (DQ0–7, 9–16, 18–25, 27–34)	C <sub>DQ1</sub>	–	29	pF
I/O Capacitance (DQ8, 17, 26, 35)	C <sub>DQ2</sub>	–	39	pF

Capacitance measured with Boonton Meter.

**AC CHARACTERISTICS**


( $V_{CC} = 5V \pm 5\%$ ,  $T_a = 0 \sim +70^\circ C$ )

Parameter	Symbol	MSC2321A-80YS18		MSC2321A-10YS18		Unit	Note
		MIN	MAX	MIN	MAX		
Random read or write cycle time	$t_{RC}$	160	—	190	—	ns	
Fast page mode cycle time	$t_{PC}$	50	—	55	—	ns	
Access time from $\overline{RAS}$	$t_{RAC}$	—	80	—	100	ns	2, 7
Access time from $\overline{CAS}$	$t_{CAC}$	—	20	—	25	ns	2, 7
Access time from column address	$t_{AA}$	—	40	—	50	ns	2, 8
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	—	45	—	50	ns	2
$\overline{CAS}$ to output in Lo-Z	$t_{CLZ}$	0	—	0	—	ns	2
Output buffer turn-off delay	$t_{OFF}$	0	20	0	20	ns	3
Transition time (Rise and Fall)	$t_T$	3	50	3	50	ns	1
$\overline{RAS}$ precharge time	$t_{RP}$	70	—	80	—	ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	80	10K	100	10K	ns	
$\overline{RAS}$ pulse width (Fast page mode)	$t_{RASp}$	80	100K	100	100K	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20	—	25	—	ns	
$\overline{CAS}$ hold time	$t_{CSH}$	80	—	100	—	ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	20	10K	25	10K	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	22	60	25	75	ns	7
$\overline{RAS}$ to column address delay time	$t_{RAD}$	17	40	20	50	ns	8
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	10	—	10	—	ns	
$\overline{CAS}$ precharge time (Fast page mode)	$t_{CP}$	10	—	10	—	ns	
Row address set-up time	$t_{ASR}$	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	12	—	15	—	ns	
Column address set-up time	$t_{ASC}$	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	20	—	ns	
Column address hold time refer. to $\overline{RAS}$	$t_{AR}$	60	—	75	—	ns	
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	40	—	50	—	ns	
Read command set-up	$t_{RCS}$	0	—	0	—	ns	
Read command hold time	$t_{RCH}$	0	—	0	—	ns	4
Read command hold time refer. to $\overline{RAS}$	$t_{RRH}$	10	—	10	—	ns	4
Write command hold time	$t_{WCH}$	15	—	20	—	ns	
Write command hold time refer. to $\overline{RAS}$	$t_{WCR}$	60	—	75	—	ns	
Write command pulse width	$t_{WP}$	15	—	20	—	ns	
Date set-up time	$t_{DS}$	0	—	0	—	ns	5
Date hold time	$t_{DH}$	15	—	20	—	ns	5
Date hold time referenced to $\overline{RAS}$	$t_{DHR}$	60	—	75	—	ns	
Refresh period	$t_{REF}$	—	8	—	8	ms	
Write command set-up time	$t_{WCS}$	0	—	0	—	ns	6
$\overline{CAS}$ set-up time ( $\overline{CAS}$ before $\overline{RAS}$ cycle)	$t_{CSR}$	10	—	10	—	ns	
$\overline{CAS}$ hold time ( $\overline{CAS}$ before $\overline{RAS}$ cycle)	$t_{CHR}$	30	—	30	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ precharge time	$t_{RPC}$	10	—	10	—	ns	
$\overline{CAS}$ precharge time	$t_{CPN}$	10	—	15	—	ns	


**NOTES :**

- 1) AC measurements assume  $t_T = 5ns$ .
- 2) Measured with a load equivalent to 2 TTL loads and 100pF.
- 3)  $t_{OFF}$  (max) defines the time at which the output achieves an open circuit condition.
- 4) Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- 5) These parameters are referenced to  $\overline{CAS}$  leading edge.
- 6)  $t_{WCS}$  is not a restrictive operating parameter. It is included in the data sheet as electrical characteristic only. If  $t_{WCS} > t_{WCS}(\min)$ , the cycle is and early write cycle and the data out pin will remain as open circuit (Hi-Z)
- 7) Operation within the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a reference point only : if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled by  $t_{CAC}$ .
- 8) Operation within the  $t_{RAD}$  (max) limit insures that  $t_{RAC}$  (max) can be met.  $t_{RAD}$  (max) is specified as a reference point only : if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, then access time is controlled by  $t_{AA}$ .


● READ CYCLE




● WRITE CYCLE (EARLY WRITE)




● FAST PAGE MODE READ CYCLE




● FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




● RAS ONLY REFRESH CYCLE




● CAS BEFORE RAS REFRESH CYCLE



● HIDDEN REFRESH READ CYCLE



● HIDDEN REFRESH WRITE CYCLE



# OKI semiconductor

## MSC2355-xxYS12

**1,048,576 Word x 36 Bit DYNAMIC RAM MODULE: FAST PAGE MODE TYPE**

### GENERAL DESCRIPTION

The Oki MSC2355-xxYS12 is a 1,048,576 word by 36 bit dynamic Random Access Memory (RAM) Module which is comprised of eight pieces of the MSM514400 and four pieces of the MSM511000A mounted on a SIMM printed circuit board. The MSC2355-xxYS12 is a fully decoded SIMM module constructed using Oki's proprietary silicon gate CMOS process. The MSC2355-xxYS12 has been designed for use in systems where high density, large capacity memory is required. This includes applications such as PC main memory, work stations and computer graphics.

### FEATURES

- 1,048,576 word × 36 bit organization
- 72-pin Socket Insertable Module
- Family organization


Family	Access Time (MAX)			Cycle Time (MIN)	Power Dissipation	
	$t_{RAC}$	$t_{AA}$	$t_{CAC}$		Operating (MAX)	Standby (MAX)
MSC2355-80YS12	80ns	40ns	20ns	160ns	5355mW	63mW
MSC2355-10YS12	100ns	50ns	25ns	190ns	4725mW	(MOS level)

- Single +5V supply, ± 5% tolerance
- Input : TTL compatible
- Output : TTL compatible, triastate, nonlatch
- Refresh : 1024 cycles/16mS
- CAS before RAS refresh, CAS before RAS hidden refresh, RAS only refresh capability



**PIN CONFIGURATION**


MSC2355-xxYS12



PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME	PIN No.	PIN NAME
1	VSS	16	A4	31	A8	46	N.C.	61	DQ14
2	DQ0	17	A5	32	A9	47	$\overline{WE}$	62	DQ33
3	DQ18	18	A6	33	N.C.	48	N.C.	63	DQ15
4	DQ1	19	N.C.	34	$\overline{RAS2}$	49	DQ9	64	DQ34
5	DQ19	20	DQ4	35	DQ26	50	DQ27	65	DQ16
6	DQ2	21	DQ22	36	DQ8	51	DQ10	66	N.C.
7	DQ20	22	DQ5	37	DQ17	52	DQ28	67	PD0
8	DQ3	23	DQ23	38	DQ35	53	DQ11	68	PD1
9	DQ21	24	DQ6	39	VSS	54	DQ29	69	PD2
10	VCC	25	DQ24	40	$\overline{CAS0}$	55	DQ12	70	PD3
11	N.C.	26	DQ7	41	$\overline{CAS2}$	56	DQ30	71	N.C.
12	A0	27	DQ25	42	$\overline{CAS3}$	57	DQ13	72	VSS
13	A1	28	A7	43	$\overline{CAS1}$	58	DQ31		
14	A2	29	N.C.	44	$\overline{RAS0}$	59	VCC		
15	A3	30	VCC	45	N.C.	60	DQ32		

PIN No.	PIN NAME	MSC2355-80YS12	MSC2355-10YS12
67	PD0	N.C.	N.C.
68	PD1	N.C.	N.C.
69	PD2	N.C.	N.C.
70	PD3	N.C.	N.C.

FUNCTIONAL BLOCK DIAGRAM



**ELECTRICAL CHARACTERISTICS**  
**ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Conditions	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	$T_a = 25^\circ\text{C}$	-1.0 ~ +7.0	V
Voltage $V_{CC}$ supply relative to $V_{SS}$	$V_{CC}$	$T_a = 25^\circ\text{C}$	-1.0 ~ +7.0	V
Short circuit output current	ios	$T_a = 25^\circ\text{C}$	50	mA
Power dissipation	$P_D$	$T_a = 25^\circ\text{C}$	12	W
Operating temperature	$T_{opr}$	-	0 ~ +70	$^\circ\text{C}$
Storage temperature	$T_{stg}$	-	-40 ~ +125	$^\circ\text{C}$

**Notes:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

Referenced to  $V_{SS}$

Parameter	Symbol	MIN	TYP	MAX	Unit	Operating temperature $0^\circ\text{C} \sim +70^\circ\text{C}$
Supply Voltage	$V_{CC}$	4.75	5.0	5.25	V	
	$V_{SS}$	0	0	0	V	
Input high voltage	$V_{IH}$	2.4	-	6.25	V	
Input low voltage	$V_{IL}$	-1.0	-	0.8	V	

**CAPACITANCE**

( $T_a = 25^\circ\text{C}$ ,  $f = 1 \text{ MHz}$ )

Parameter	Symbol	TYP	MAX	Unit
Input Capacitance (A0-A9)	$C_{IN1}$	65	80	pF
Input Capacitance ( $\overline{WE}$ )	$C_{IN2}$	60	75	pF
Input Capacitance ( $\overline{RAS0}, \overline{RAS2}$ )	$C_{IN3}$	35	50	pF
Input Capacitance ( $\overline{CAS0}-\overline{CAS3}$ )	$C_{IN4}$	20	30	pF
Input Capacitance (DQ0-7, 9-16, 18-25, 27-34)	$C_{DQ1}$	-	15	pF
I/O Capacitance (DQ8, 17, 26, 35)	$C_{DQ2}$	12	20	pF

Capacitance measured with Boonton Meter.

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ±5%, T<sub>a</sub> = 0 ~ +70°C)

Parameter	Symbol	Conditions	MSC2355-80YS12		MSC2355-10YS12		Unit	Note	
			MIN.	MAX.	MIN.	MAX.			
Input leakage current	I <sub>LI</sub>	0V ≤ V <sub>IN</sub> ≤ 6.25V; all other pins not under text = 0V	-120	120	-120	120	μA		
Output leakage current	I <sub>LO</sub>	DQ0-35 = disable 0V ≤ V <sub>OUT</sub> ≤ 5.25V	-10	10	-10	10	μA		
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -5.0mA	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V		
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.2mA	0	0.4	0	0.4	V		
Average power supply current (operating)	I <sub>CC1</sub>	RAS0, RAS2, CAS0-CAS3 cycling t <sub>RC</sub> = min	-	1020	-	900	mA	1, 2	
Power supply current (Standby)	I <sub>CC2</sub>	RAS0, RAS2 = V <sub>IH</sub> CAS0-CAS3 = V <sub>IH</sub> DQ0-35 = Hz	TTL	-	24	-	24	mA	
			MOS	-	12	-	12		
Average power supply current (RAS only refresh)	I <sub>CC3</sub>	RAS0, RAS2 cycling CAS0-CAS3 = V <sub>IH</sub> t <sub>RC</sub> = min	-	1020	-	900	mA	1, 2	
Power supply current (Standby)	I <sub>CC5</sub>	RAS0, RAS2 = V <sub>IH</sub> CAS0-CAS3 = V <sub>IL</sub> DQ0-35 = enable	-	60	-	60	mA	1	
Average power supply current (CAS before RAS refresh)	I <sub>CC6</sub>	RAS0, RAS2 cycling	-	1020	-	900	mA	1	
Average power supply current (Fast page mode)	I <sub>CC7</sub>	RAS0, RAS2 = V <sub>IL</sub> CAS0-CAS3 = cycling t <sub>PC</sub> = min	-	880	-	780	mA	1, 3	

**Note:** 1. I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with the output open.

2. Address can be changed once or less while RAS = V<sub>IL</sub>

3. Address can be changed once or less while CAS = V<sub>IH</sub>

**AC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ±5%, T<sub>a</sub> = 0 ~ +70°C)

Note 1, 2, 3


Parameter	Symbol	MSC2355-80YS12		MSC2355-10YS12		Unit	Notes
		Min.	Max.	Min.	Max.		
Random read or write cycle time	t <sub>RC</sub>	160	–	190	–	ns	
Fast page mode cycle time	t <sub>PC</sub>	55	–	65	–	ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	–	80	–	100	ns	4.5
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	–	20	–	25	ns	4.5
Access time from column address	t <sub>AA</sub>	–	40	–	50	ns	4.6
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>	–	45	–	55	ns	4
Output low impedance time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	–	0	–	ns	4
Output buffer turn-off delay time	t <sub>OFF</sub>	0	20	0	25	ns	7
Transition time	t <sub>T</sub>	3	50	3	50	ns	3
Refresh period	t <sub>REF</sub>	–	16	–	16	ms	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	70	–	80	–	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	80	10K	100	10K	ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	t <sub>RASP</sub>	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	20	–	25	–	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CP</sub>	10	–	10	–	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	20	10K	25	10K	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	80	–	100	–	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	10	–	10	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	17	40	20	50	ns	6
Row address set-up time	t <sub>ASR</sub>	0	–	0	–	ns	
Row address hold time	t <sub>RAH</sub>	12	–	15	–	ns	
Column address set-up time	t <sub>ASC</sub>	0	–	0	–	ns	
Column address hold time	t <sub>CAH</sub>	15	–	20	–	ns	
Column address hold time from $\overline{\text{RAS}}$	t <sub>AR</sub>	60	–	75	–	ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	40	–	50	–	ns	

**AC CHARACTERISTICS (Continued)**


Parameter	Symbol	MSC2355-80YS12		MSC2355-10YS12		Unit	Notes
		Min.	Max.	Min.	Max.		
Read command set-up time	$t_{RCS}$	0	—	0	—	ns	
Read command hold time	$t_{RCH}$	0	—	0	—	ns	8
Read command hold time reference to RAS	$t_{RRH}$	10	—	10	—	ns	8
Write command set-up time	$t_{WCS}$	0	—	0	—	ns	
Write command hold time	$t_{WCH}$	15	—	20	—	ns	
Write command hold time from $\overline{\text{RAS}}$	$t_{WCR}$	60	—	75	—	ns	
Write command pulse width	$t_{WP}$	15	—	20	—	ns	
Data-in set-up time	$t_{DS}$	0	—	0	—	ns	
Data-in hold time	$t_{DH}$	15	—	20	—	ns	
Data-in hold time from $\overline{\text{RAS}}$	$t_{DHR}$	60	—	75	—	ns	
$\overline{\text{CAS}}$ active delay time from $\overline{\text{RAS}}$ precharge	$t_{RPC}$	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ set-up time (CAS before RAS)	$t_{CSR}$	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ hold time (CAS before RAS)	$t_{CHR}$	20	—	20	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ precharge time (CAS before RAS)	$t_{WRP}$	10	—	10	—	ns	
$\overline{\text{WE}}$ hold time from $\overline{\text{RAS}}$ (CAS before RAS)	$t_{WRH}$	20	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ set-up time (Test mode)	$t_{WSR}$	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ hold time (Test mode)	$t_{WHR}$	20	—	20	—	ns	

- Notes: 1. An initial pause of 200  $\mu$ s is required after power-up followed by a minimum of eight initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle) before proper device operation is achieved.  
In case of using internal refresh counter, a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  initialization cycles is required.
2. The AC characteristics assume  $t_r = 5$  ns.
  3.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
  5. Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RCD}$  (max.) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled exclusively by  $t_{CAC}$ .
  6. Operation within the  $t_{RAD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled exclusively by  $t_{AA}$ .
  7.  $t_{OFF}$  (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  8. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
  9. The test mode is initiated by performing a  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is 8-bit parallel test function. RA10, CA10 and CA0 are not used. In a read cycle, if all internal bits are not equal, then the data output pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operational state by performing a RAS only refresh cycle or a  $\overline{\text{CAS}}$  before RAS refresh cycle.
  10. In a test mode read cycle, the value of an access time parameters is delayed by 5ns from the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

● READ CYCLE




● WRITE CYCLE (EARLY WRITE)









● **RAS ONLY REFRESH CYCLE**




● **CAS BEFORE RAS REFRESH CYCLE**



● HIDDEN REFRESH READ CYCLE



● HIDDEN REFRESH WRITE CYCLE



---

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Please make sure before using the product that the information you are referring to is up-to-dated.
2. The outline of action and examples of application circuits described herein have been chosen as an explanation of the standard action and performance of the product. When you actually plan to use the product, please ensure that the outside conditions are reflected in the actual circuit and assembling designs.
3. **NO RESPONSIBILITY IS ASSUMED BY US FOR ANY CONSEQUENCE RESULTING FROM ANY WRONG OR IMPROPER USE OR OPERATION, ETC. OF THE PRODUCT.**
4. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
5. The products described herein falls within the category of strategical goods, etc. under the Foreign Exchange and Foreign Trade Control Law. Accordingly, before exporting the product you are required under the Law to file the application for the export license by your local Government.
6. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
7. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1990 OKI SEMICONDUCTOR


---

# OKI

## Oki Semiconductor

785 North Mary Avenue, Sunnyvale, CA 94086, U.S.A. Tel: 408-720-1900 Fax: 408-720-1918

For further information please contact:



**Oki Electric Industry Co., Ltd.**  
Head Office Annex  
7-5-25 Nishishinjuku,  
Shinjuku-ku, Tokyo 160, Japan  
Tel: 3-5386-8100  
Fax: 3-5386-8110  
Telex: J27662 OKIDENED  
Electronic Devices Group  
Overseas Marketing Dept.

**Oki Semiconductor**  
785 North Mary Avenue,  
Sunnyvale, CA 94086, U.S.A.  
Tel: 408-720-1900  
Fax: 408-720-1918  
Telex: 296687 OKI SNTA

**Oki Electric Europe GmbH**  
Hellersbergstraße 2  
D-4040 Neuss  
Fed. Rep. of Germany  
Tel: 2101-15960  
Fax: 2101-103539  
Telex: 8517427 OKI D

**Oki Electronics (Hong Kong) Ltd.**  
Suite 1801-4, Tower 1,  
China Hong Kong City,  
33 Canton Road, Tsim Sha Tsui,  
Kowloon, Hong Kong  
Tel: 3-7362336  
Fax: 3-7362395  
Telex: 45999 OKIHK HX



REF NO.: E3S060061