

DATABOOK

CMOS Microprocessors, Memories and Peripherals



RCA CMOS

Microprocessors, Memories and Peripherals

This DATABOOK contains detailed information on CMOS microprocessors, microcomputers, memories and peripherals currently available from RCA Solid State Division. An Index to Products provides a complete listing of types.

The Index to Products is followed by several pages of general product information that includes photographs showing package options available; a Product Overview that summarizes the basic features of each category of products; and a Product Classification Chart that groups integrated circuits and systems according to product type and intended function. The DATABOOK then includes a general discussion of Operating and Handling Considerations for CMOS Integrated Circuits.

Seven separate data sections provide definitive ratings, electrical characteristics, and user information for the (1) 1800-Series Microprocessors and Microcomputers, (2) 6805-Series Microprocessors and Microcomputers, (3) CMOS Peripherals, (4) CMOS Random-Access Memories (RAMs), (5) CMOS Read-Only Memories (ROMs), (6) Development Systems, and (7) System Software.

Within each data section, data pages for individual integrated circuits and systems are grouped in alphanumerical sequence by type numbers.

The DATABOOK also contains Dimensional Outlines of all packages in which RCA memory/microprocessor products are supplied plus a Supplementary Information section that describes the RCA Extra Value Program, points out high-reliability products available from RCA, lists other RCA publications on memory/microprocessor products, and shows the addresses of RCA Sales Offices, Authorized Distributors, and Manufacturers' Representatives.

Table of Contents

Guide to Products	1
1800-Series Microprocessors and Microcomputers	2
6805-Series Microprocessors and Microcomputers	3
CMOS Peripherals	4
Random-Access Memories (RAMs)	5
Read-Only Memories (ROMs)	6
Development Systems, Emulators and Accessories	7
System Software	8
Dimensional Outlines	9
Supplementary Information	10

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of RCA.

The device data shown for some types are indicated as product preview or advance information/preliminary data. **Product preview** data are intended for engineering evaluation of product under development. The type designations and data are subject to change or withdrawal, unless otherwise arranged. **Advance information/preliminary data** are intended for guidance purposes in evaluating new product for equipment design. Such data are shown for types currently being designed for inclusion in our standard line of commercially available products. No obligations are assumed for notice of change of these devices. For current information on the status of product preview or advance information/preliminary data programs, please contact your local RCA sales office.

Copyright 1984 by RCA Corporation
(All rights reserved under Pan-American
Copyright Convention)

Trademark(s)®Registered
Marca(s) Registrada(s)

Printed in USA/10-84



Guide to Products

	Page
Index to Products	4
Product Overview	6
Product Classification Chart	8
Operating and Handling Considerations	10
Packages and Ordering Information	12

Index to Products

Part No.	Description	Page No.	File No.
CDM5332	4K x 8 ROM	653	1366
CDM5332PE	4K x 8 ROM	84	1552
CDM5333	4K x 8 ROM	653	1366
CDM5364,A	8K x 8 ROM	659	1467
CDM5365	8K x 8 ROM	665	1466
CDM6116A	2K x 8 RAM	574	1472
CDM6117A-3	2K x 8 RAM	579	1509
CDM6118A-3	2K x 8 RAM	584	1508
CDM6264	8K x 8 RAM	589	1505
CDM53128	16K x 8 ROM	670	1454
CDM53256	32K x 8 ROM	675	1453
CDP1802A, AC	8-Bit Microprocessor	15	1305
CDP1802BC	8-Bit Microprocessor	36	1342
CDP1804AC	8-Bit Microcomputer	56	1371
CDP1804PCE	8-Bit Microcomputer	84	1552
CDP1805AC	8-Bit Microprocessor	85	1370
CDP1806AC	8-Bit Microprocessor	85	1370
CDP1822,C	256 x 4 RAM	595	1074
CDP1823,C	128 x 8 RAM	601	1198
CDP1824,C	32 x 8 RAM	607	1103
CDP1826C	64 x 8 RAM	613	1311
CDP1831,C	512 x 8 ROM	680	1104
CDP1832,C	512 x 8 ROM	684	1145
CDP1833,C,BC	1K x 8 ROM	687	1135
CDP1834,C	1K x 8 ROM	691	1143
CDP1835C	2K x 8 ROM	694	1267
CDP1837C	4K x 8 ROM	700	1381
CDP1851,C	Programmable I/O Interface	291	1056
CDP1852,C	Byte-Wide I/O Port	303	1166
CDP1853,C	1 of 8 Decoder	311	1189
CDP1854A,AC	Programmable UART	315	1193
CDP1855,C	8-Bit Programmable Multiply/Divide Unit	332	1053
CDP1856,C	4-Bit Bus Buffer/Separator	345	1192
CDP1857,C	4-Bit Bus Buffer/Separator	345	1192
CDP1858,C	4-Bit Latch & Decoder Memory Interface	350	1127
CDP1859,C	4-Bit Latch & Decoder Memory Interface	350	1127
CDP1863,C	8-Bit Programmable Counter	357	1179
CDP1866,C	4-Bit Latch & Decoder Memory Interface	363	1112
CDP1867,C	4-Bit Latch & Decoder Memory Interface	363	1112
CDP1868,C	4-Bit Latch & Decoder Memory Interface	363	1112
CDP1869C	Video Interface System (VIS)	371	1197
CDP1870C	Video Interface System (VIS)	371	1197
CDP1871A,AC	Keyboard Encoder, ASCII Hex	390	1374
CDP1872C	High-Speed 8-Bit Input Port	398	1255
CDP1873C	High-Speed Decoder 1 of 8	403	1248
CDP1874C	High-Speed 8-Bit Input Port	398	1255
CDP1875C	High-Speed 8-Bit Output Port	398	1255
CDP1876C	Video Interface System (VIS)	371	1197
CDP1877,C	Programmable Interrupt Controller (PIC)	407	1319
CDP1878,C	Dual-Timer Counter	416	1341

Index to Products

Part No.	Description	Page No.	File No.
CDP1879,C-1	Real-Time Clock	429	1360
CDP1881,C	6-Bit Latch & Decoder Memory Interface	445	1367
CDP1882,C	6-Bit Latch & Decoder Memory Interface	445	1367
CDP1883,C	7-Bit Latch & Decoder Memory Interface	451	1507
CDP6402,C	Programmable UART	456	1328
CDP65C51	Asynchronous Communications Interface Adapter	464	1470
CDP68HCO4P2	8-Bit Microcomputer	110	1554
CDP68HCO4P3	8-Bit Microcomputer	110	1554
CDP68HCO5C4	8-Bit Microcomputer	113	TSM-203
CDP68HCO5D2	8-Bit Microcomputer	198	1557
CDP68HC68A1	SPI A/D Converter	480	1556
CDP68HC68R1	SPI RAM 128 Bytes	621	1544
CDP68HC68R2	SPI RAM 256 Bytes	621	1544
CDP68HC68T1	SPI Real-Time Clock	482	1547
CDP6805E2	8-Bit Microprocessor	201	1363
CDP6805E3	8-Bit Microprocessor	234	1503
CDP6805F2	8-Bit Microcomputer	236	1369
CDP6805G2	8-Bit Microcomputer	262	1364
CDP6818	Real-Time Clock, MOTEL Bus	500	1375
CDP6823	Parallel Interface	519	1377
CDP6848,C	Dual Counter-Timer, MOTEL Bus	533	1440
CDP6853	Asynchronous Communications Interface Adapter	548	1487
CDP65516	2K x 8 ROM	706	1376
MWS5101	256 x 4 RAM	628	1106
MWS5101A	256 x 4 RAM	635	1207
MWS5114	1K x 4 RAM	642	1325
CDP18S693	Microboard Computer Development System	716	PD13
CDP18S694	Microboard Computer Development System	716	PD13
CDP18S695	Color Microboard Computer Development System	724	PD14
CDP18S826	Fixed-Point Arithmetic Subroutines	752	PD6
CDP18S827	Floating-Point Arithmetic Subroutines	753	PD7
CDP18S834	BASIC1 Compiler/Interpreter	754	PD34
CDP18S835	VIS Interpreter	756	MPM-835
CDP18S839	PLM-1800 High-Level-Language Compiler	757	PD39
CDP18S840	BASIC2 High-Level-Language Interpreter	760	PD40
CDP18S842	Run-Time BASIC High-Level-Language Interpreter	763	PD42
CDP18S843	Assembler/Editor Upgrade Firmware	765	—
CDP18S844	Micro Concurrent PASCAL Cross-Compiler	766	PD44
CDP18S845	MicroDOS Operating System	772	APD45
CDP18S852	Micro Concurrent PASCAL Interpreter/Kernel	766	PD44
CDP18S853	Micro Concurrent PASCAL Interpreter/Kernel	766	PD44
CDP18S854	6800-Series Cross Assemblers	773	MPM-854
CDP18SUT62	Utility Firmware	774	—
CDP18SUT63	Utility Firmware	774	—
CDP18SUT71	Utility Firmware	774	—
CDPR582	ROM	752	—
MS2000A,AE	MicroDisk Development System	729	PD2000
MSE3001	MicroEmulator	733	—
MSE3101	32K CMOS Overlay Memory	734	—
MSE3102	64K CMOS Overlay Memory	734	—
MSE3300	MicroEmulator Logic State Analyzer	735	IB-3300

Product Overview

RCA offers an all CMOS line of microprocessor, microcomputer, memory, and peripheral integrated circuits for use in a broad range of diverse industrial, consumer, and military applications. These devices offer the user all the advantages unique to CMOS technology, including:

- **Low power drain**—makes CMOS integrated circuits a natural choice for battery-operated systems, battery backed-up systems, and systems in which heat dissipation is a prime consideration.
- **High noise immunity and wide operating temperature range (-55°C to +125°C)**—allows CMOS integrated circuits to be used in the most demanding industrial environments.
- **Wide operating voltage range**—reduces the need for expensive regulated power supplies and there-by allows the design engineer greater freedom to concentrate on other aspects of system design.

CDP1800 Series

The RCA CDP1800 series offers the most complete line of CMOS microprocessor, microcomputer and associated memory and peripheral devices in the industry. The heart of the series is the CDP1802A central processing unit (CPU). This unit, which features CMOS register-based architecture, offers 16 internal registers to facilitate data manipulation and to reduce the need for additional devices. The need for external devices is even further reduced by use of on-chip clock, DMA, and single phase operation.

The CDP1804A microcomputer incorporates all the features of the CDP1802A augmented by additional hardware and increased performance capabilities. The additional hardware includes 2-kilobytes of ROM, a 64-byte RAM array, an 8-bit presettable down-counter, and 32 additional software instructions which add subroutine call and return capability, enhance data transfer manipulation, control counter modes and interrupt arbitration and provide BCD arithmetic capability.

Also available, are two other 8-bit microprocessors that are functional and performance enhancements of the CDP1802A. The CDP1805A features an on-board RAM and Counter/Timer. The CDP1806A has all the features of the CDP1805A, but contains no on-board RAM.

The microprocessor and microcomputer devices use CMOS technology, designed on a single chip to maintain low power drain. They are intended for multi-system applications requiring general-purpose CPU-s, large memory address space, and extensive external I/O for use with optimized peripherals.

RCA's CDP1800-series memory/microprocessor product line offers the system designer exceptional flexibility in hardware/software tradeoffs. In addition to microprocessors and microcomputers, this product line includes a hardware multiply/divide unit (MDU), a programmable I/O, video and key

board interface circuits, latches and decoders, universal asynchronous receiver-transmitters (UARTs), buffers, separators, and a broad complement of directly interfaceable random-access memories (RAMs) and read-only memories (ROMs).

CDP6800 Series

RCA also offers the CDP6800 family of CMOS microprocessors, microcomputers, and peripherals primarily intended for single-chip system applications requiring limited space, minimum memory, on-board I/O, and minimum external I/O. The series offers pin-for-pin replacements for Motorola's MCI46805, MC68HC05 and MC68HC04 series of microprocessors, microcomputers, and peripherals. This family of parts includes the CDP6805E2 8-Bit Microprocessor; the CDP6805F2 8-Bit Microcomputer (1K ROM); the CDP6805G2 8-Bit Microcomputer (2K ROM); the CDP68HCO5D4 and CDP68HCO5D2 8-Bit Microcomputers featuring on-chip ROM, RAM, 16-bit timer, asynchronous serial communications interface (CDP68HCO5D2), synchronous serial peripheral interface, and 24 bi-directional I/O lines; the CDP68HC04P2 and CDP68HCO4D4P3 8-Bit Microcomputers containing on-chip clock, ROM, RAM, I/O and timer; the CDP68HC68T1 Serial Real-Time Clock/RAM; the CDP68HC68R1 and CDP68HC68R2 Serial Peripheral Interface (SPI) RAMs; the CDP68HC68A1 10-Bit A/D Converter; the CDP6818 Real-Time Clock plus RAM; the CDP6823 Parallel Interface I/O; and the CDP65516 2Kx8 Mask Programmable ROM. Additional types will be added as they become available.

General-Purpose Memories

In addition to the memories designed to interface directly with CDP1800-series microprocessors and microcomputers, RCA also offers a line of general-purpose memories. These memories include industry-standard ROMs that can be mask-programmed to meet customer application requirements. These ROMs feature: low-power CMOS technology with high-noise immunity and full-temperature-range characteristics; space-efficient NAND stack memory cells providing small chip size for cost effectiveness; and JEDEC standard pin outs for interchangeability with industry-standard NMOS ROMs and EPROMs.

The list of memories also includes fully static CMOS RAMs with densities up to 8K-bytes, low operating power, low standby current, and memory retention for 2-volt minimum standby battery voltage.

Memory/Microprocessor Surface-Mounted Packages

RCA's broad CMOS memory/microprocessor product line now includes standard CDP- and CDM-series chips in a new generation of IC miniaturized packages.

Microprocessors, microcomputers, memories, and peripherals are now offered in two versions of the surface-mounted-package configuration as follows:

Product Overview (Cont'd)

- **Small-outline package (SOP)**
- **Plastic chip-carrier (PCC)**

The small-outline package (SOP) will be offered in 24- and 28-lead versions with 50-mil lead centers; the plastic chip-carrier (PCC) will be offered as a 44-lead package with 50-mil lead centers.

Extra-Value Product

Most RCA memory/microprocessor parts are offered with burn-in to enhance commercial reliability. This cost-effective approach is provided by the RCA Extra Value Program (EVP). Extra-value product is identified with the suffix "X", e.g., CDP1802ACEX.

Microprocessor Development Systems

RCA offers a full line of software development systems for the CDP1800- and CDP6805-series of microprocessors and microcomputers including three tape-based and one disk-based system. The entry-level tape-based system allows code development for the CDP1800 series using BASIC3, a high level language. The second system adds an assembler-editor for the CDP1800 series and optionally an assembler for the CDP6805. The top of the line tape system includes a color video terminal. The disk-based system uses 3½-inch, high-density, micro/floppy disks for program storage. System memory is 62K-bytes of RAM and a 2K-byte utility ROM. Software included in the system is: a macro assembler for the CDP1800 series and optionally for the CDP6805 series; all necessary disk utilities; two CDP1800 series high-level languages, BASIC2 and PLM-1800; and an editor. The editor when used with any standard terminal is a single line editor. When used with the RCA CDP18S040 terminal on the MSE3001 emulator (in the terminal mode) the editor becomes a full screen editor.

The RCA MicroEmulator MSE3001 is a powerful, self-contained, portable emulator for simplifying the development and debugging of CDP1800 series microprocessor software and hardware systems.

As a debugging tool it is used to stop on a condition, check the status of the system under test, modify its state, and continue executing. It operates without the use of any other equipment. As a data terminal, it provides full-screen editing capability and is particularly suited for operation with the RCA 3½-inch Microdisk Development System, MS2000A.

The MicroEmulator has an 80-character by 24-line cathode-ray tube that displays sufficient data for a full analysis. It has a full ASCII keyboard plus special function keys for full-screen editing and soft keys for command entry. The soft keys are defined on the bottom row of the screen and change labels and functions to suit each new task.

The MicroEmulator is a "user-friendly" system. It provides the user with several options for entering commands including full-screen editing. It detects errors instantaneously, flags them with English error messages, and restores the original data for reentry. The user may enter a command word by striking one soft key or, if touch typing is preferred, by abbreviating the command word. The MicroEmulator always prompts the user for command data. Experienced users, however, need not wait for prompts and may proceed as rapidly as desired.

The MSE3001 is a versatile, self-contained instrument that can be used very efficiently not only in system design and development, but also in factory testing and field servicing.

For the tape-based systems RCA offers a line editor and assemblers for the CDP1800- and CDP6805-series processors; BASIC3 for the CDP1800 series; PROM programmer software; and system utilities. For the disk-based system macro assemblers for the CDP1800 and CDP6805 series; a line or full-screen editor; BASIC2, PLM-1800; fixed point math routines; floating point math routines; disk operating system; BASIC1; and a utility are available. Pascal compilers which will generate code for the CDP1800 series are available for many minicomputers and mainframes.

Product Classification Chart

Part Number	Description	Page No.	Part Number	Description	Page No.
Microprocessors			Peripherals (Cont'd)		
CDP1802A,AC	8-Bit	15	CDP1855,C	8-Bit Programmable Multiply/Divide Unit (MDU)	332
CDP1802BC	8-Bit	36	CDP1856,C	4-Bit Bus Buffer/Separator	345
CDP1805AC	8-Bit with RAM and Counter/Timer	85	CDP1857,C	4-Bit Bus Buffer/Separator	345
CDP1806AC	8-Bit with RAM and Counter/Timer	85	CDP1869C	Video Interface System (VIS)	371
CDP6805E2	8-Bit with RAM, I/O, Counter/Timer	201	CDP1870C	Video Interface System (VIS)	371
CDP6805E3	8-Bit with RAM, I/O, Counter/Timer	234	CDP1876C	Video Interface System (VIS)	371
Microcomputers			CDP1871A,AC	Keyboard Encoder, ASC111 Hex	390
CDP1804AC	8-Bit with RAM, ROM, Counter/Timer	56	CDP1863,C	8-Bit Programmable Counter	357
CDP1804PCE	8-Bit	84	CDP1878,C	Dual Counter-Timer	416
CDP68HC04P2	8-Bit with RAM, ROM, I/O, Counter/Timer	110	CDP1879,C-1	Real-Time Clock	429
CDP68HC04P3	8-Bit with RAM, ROM, I/O, Counter/Timer	110	CDP6818	Real-Time Clock with RAM, MOTEL Bus	500
CDP68HC05C4	8-Bit with RAM, ROM, I/O, Counter/Timer	113	CDP6848,C	Dual Counter-Timer, MOTEL Bus	533
CDP68HC05D2	8-Bit with RAM, ROM, I/O, Counter/Timer	198	CDP68HC68T1	SPI Real-Time Clock	482
CDP6805F2	8-Bit with RAM, ROM, I/O, Counter/Timer	236	CDP1877,C	Programmable Interrupt Controller	407
CDP6805G2	8-Bit with RAM, ROM, I/O, Counter/Timer	262	CDP68HC68A1	SPI A/D Converter	480
Peripherals			RAMs		
CDP1851,C	Programmable I/O Interface	291	CDP1822,C	256 x 4	595
CDP1852,C	Byte-Wide I/O Port	303	CDP1823,C	128 x 8	601
CDP1872C	8-Bit Input Port	398	CDP1824,C	32 x 8	607
CDP1874C	8-Bit Input Port	398	CDP1826C	64 x 8	613
CDP1875C	8-Bit Output Port	398	CDM6116A	2K x 8	574
CDP6823	Parallel Interface	519	CDM6117A-3	2K x 8	579
CDP1853,C	1 of 8 Decoder	311	CDM6118A-3	2K x 8	584
CDP1858,C	4-Bit Latch & Decoder	350	CDM6264	8K x 8	589
CDP1859,C	4-Bit Latch & Decoder	350	MWS5101	256 x 4	628
CDP1866,C	4-Bit Latch & Decoder	363	MWS5101A	256 x 4	635
CDP1867,C	4-Bit Latch & Decoder	363	MWS5114	1K x 4	642
CDP1868,C	4-Bit Latch & Decoder	363	CDP68HC68R1	SPI RAM 128-Bytes	621
CDP1873C	1 of 8 Binary Decoder	403	CDP68HC68R2	SPI RAM 256-Bytes	621
CDP1881,C	6-Bit Latch & Decoder	445	Mask-Programmable ROMs		
CDP1882,C	6-Bit Latch & Decoder	445	CDM53128	16K x 8	670
CDP1883,C	7-Bit Latch & Decoder	451	CDM53256	32K x 8	675
CDP1854A, AC	Programmable UART	315	CDM5332	4K x 8	653
CDP6402,C	Programmable UART	456	CDM5332PE	4K x 8	84
CDP65C51	Asynchronous Communications Interface Adapter	464	CDM5333	4K x 8	653
CDP6853	Asynchronous Communications Interface Adapter, (ACIA), MOTEL Bus	548	CDM5364,A	8K x 8	659
			CDM5365	8K x 8	665
			CPD1831,C	512 x 8	680
			CDP1832,C	512 x 8	684
			CDP1833,C,BC	1K x 8	687
			CDP1834,C	1K x 8	691
			CDP1835C	2K x 8	694
			CDP1837C	4K x 8	700
			CDP65516	2K x 8	706

Product Classification Chart (Cont'd)

Part Number	Description	Page No.	Part Number	Description	Page No.
Development Systems					
CDP18S693	Microboard Computer Development System	716	CDP18S843	Assembler/Editor Upgrade Firmware	765
CDP18S694	Microboard Computer Development System	716	CDP18S844	Micro Concurrent PASCAL Cross-Compiler	766
CDP18S695	Color Microboard Computer Development System	724	CDP18S845	MicroDOS Operating System	772
CDP18S826	Fixed-Point Arithmetic Subroutines	752	CDP18S852	Micro Concurrent PASCAL Interpreter/Kernel	766
CDP18S827	Floating-Point Arithmetic Subroutines	753	CDP18S853	Micro Concurrent PASCAL Interpreter/Kernel	766
CDP18S834	BASIC1 Compiler/Interpreter	754	CDP18S854	6800-Series Cross Assemblers	773
CDP18S835	VIS Interpreter	756	MS2000A,AE	MicroDisk Development System	729
CDP18S839	PLM-1800 High-Level-Language Compiler	757	MSE3001	MicroEmulator	733
CDP18S840	BASIC2 High-Level-Language Interpreter	760	MSE3101	32K CMOS Overlay Memory	734
CDP18S842	Run-Time BASIC High-Level-Language Interpreter	763	MSE3102	64K CMOS Overlay Memory	734
			MSE3300	MicroEmulator Logic State Analyzer	735

Operating and Handling Considerations

RCA CMOS Integrated Circuits

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The ratings included in RCA Solid State Devices data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

General Considerations

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces.

The metal shells of the TO-5 style package often used for integrated circuits usually has the substrate or most negative supply voltage connected to the case. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential. In general, in any application in which devices are operated at voltages which may be dangerous to personnel, suitable

precautionary measures should be taken to prevent direct contact with these devices.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

TESTING PRECAUTIONS

In common with many electronic components, solid-state devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device resulting in destruction and/or possible shattering of the enclosure.

Mounting

Integrated circuits are normally supplied with lead-tin plated leads to facilitate soldering into circuit boards. In those relatively few applications requiring welding of the device leads, rather than soldering, the devices may be obtained with gold or nickel plated Kovar[■] leads.* It should be recognized that this type of plating will not provide complete protection against lead corrosion in the presence of high humidity and mechanical stress.

■Trade Name: Westinghouse Corp.

*Mil-M-38510A, paragraph 3.5.6.1(a), lead material

The aluminum-foil-lined cardboard "sandwich pack" employed for static protection of the flat-pack also provides some additional protection against lead corrosion, and it is recommended that the devices be stored in this package until used.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high-impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16-lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.

Handling

All CMOS gate inputs have a resistor/diode gate protection network. All transmission gate inputs and all outputs have diode protection provided by inherent p-n junction diodes. These diode networks at input and

Operating and Handling Considerations (Cont'd)

output interfaces protect CMOS devices from gate-oxide failure in handling environments where static discharge is not excessive. In low-temperature, low-humidity environments, improper handling may result in device damage. See ICAN-6525, "Handling and Operating Considerations for MOS Integrated Circuits", for proper handling procedures.

Operating

Unused Inputs

All unused input leads must be connected to either V_{SS} or V_{DD} , whichever is appropriate for the logic circuit involved. A floating input on a high-current type not only can result in faulty logic operation, but can cause the maximum allowable power dissipation to be exceeded and may result in damage to the device. Inputs to these types, which are mounted on printed-circuit boards that may temporarily become unterminated, should have a pull-up resistor to V_{SS} or V_{DD} . A useful range of values for such resistors is from 10 kilohms to 1 megohm.

Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady state value of less than 10 milliamperes. Input currents of less than 10 milliamperes prevent device damage; however, proper operation may be impaired as a result of current flow through structural diode junctions.

Output Short Circuits

Shorting of outputs to V_{SS} or V_{DD} can damage many of the higher-output-current CMOS types. In general, these types can all be safely shorted for supplies up to 5 volts, but will be damaged (depending on type) at higher power-supply voltages. For cases in which a short-circuit load, such as the base of a p-n-p or an n-p-n bipolar transistor,

is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for a safe operation.

For detailed CMOS IC operating and handling considerations, refer to Application Note ICAN-6525 "Handling and Operating Considerations for MOS Integrated Circuits".

IC Chips


Integrated-circuit chips, unlike packaged devices, are non-hermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

1. Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
 - A. Storage temperature, 40° C.
 - B. Relatively humidity, 50% max.
 - C. Clean, dust-free environment.
2. The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
3. During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

Package and Ordering Information


Packages

D Suffix
Dual-In-Line Side-Brazed Ceramic Packages



16-, 18-, 22-, 24-, 28-, and 40-lead versions

D Suffix
Dual-In-Line Welded-Seal Ceramic Packages




16- and 24-lead versions

E Suffix
Plastic Dual-In-Line Packages




16-, 18-, 22-, 24-, and 40-lead versions

N Suffix
Small-Outline Plastic Package (S.O.P.)



24- and 28-lead versions

Q Suffix
Plastic Chip-Carrier



44-Lead version


PACKAGE	SUFFIX LETTERS
Dual-In-Line Welded-Seal or Side-Brazed Ceramic	D
Dual-In-Line Plastic	E
Small-Outline Plastic	N
Plastic Chip-Carrier	Q

Ordering Information

RCA CMOS microprocessor and memory integrated circuits are available in one or more of the following package styles and are identified by the Suffix Letters indicated: dual-in-line side-brazed ceramic, dual-in-line welded-seal ceramic, dual-in-line plastic, flat-pack ceramic, leadless chip-carrier ceramic and in chip form. The

available package styles for any specific type are given in the technical data for that type.

When ordering CMOS devices, it is important that the appropriate suffix letter be affixed to the type number of the device required. For example, a CDP1802A in a dual-in-line ceramic package will be identified as the CDP1802AD.



**1800-Series
Microprocessors and
Microcomputers
Technical Data**


RCA CMOS 8-BIT MICROPROCESSORS/MICROCOMPUTERS

DEVICE	DIRECT ADDRESSABLE EXTERNAL MEM. K-BYTES	ON-CHIP RAM BYTES	ON-CHIP ROM BYTES	MAX. CLOCK FREQ. MHz	INSTRUCTION TIME MIN./MAX. (μ s)	INTER-RUPTS	TIMER/COUNTER BITS	PRE-SCALER	BUS MUX/NON	OPER. TEMP. RANGE DEG. C (MAX. RATING)	LATCHED I/O LINE	PIN COUNT	SERIAL INTERFACE
CDP1802A	64	—	—	3.2	5.0/7.5	•	—	—	NON	-55 to +125	—	40	Q-Line
CDP1802B	64	—	—	5.0	3.2/4.8	•	—	—	NON	-55 to +125	—	40	Q-Line
CDP1804A	64	64	2048	5.0	3.2/16.0	•	8	DIV. 32	NON	-55 to +125	—	40	Q-Line
CDP1805A	64	64	—	5.0	3.2/16.0	•	8	DIV. 32	NON	-55 to +125	—	40	Q-Line
CDP1806A	64	—	—	5.0	3.2/16.0	•	8	DIV. 32	NON	-55 to +125	—	40	Q-Line
CDP6805E2	8	112	—	5.0	2.0/10.0	v	8	PROGRAM	MUX	0 to + 70 -40 to + 85	16	40	
CDP6805E3	64	112	—	5.0	2.0/10.0	v	8	PROGRAM	MUX	0 to + 70 -40 to + 85	13	40	
CDP6805F2	—	64	1089	4.0	2.0/10.0	v	8	PROGRAM	—	0 to + 70 -40 to + 85	16	28	
CDP6805G2	—	112	2106	4.0	2.0/10.0	v	8	PROGRAM	—	0 to + 70	32	40	
CDP68HC05D2*	—	96	2176	4.2	.95/5.23	v	16	PROGRAM	—	-55 to +125	24	40	SPI
CDP68HC05C4*	—	176	4160	4.2	.95/5.23	v	16	PROGRAM	—	-55 to +125	24	40	SPI/SCI
CDP68HC04P2	—	32	1024	11.0	8.7/21.8	v	8	PROGRAM	—	0 to + 70	20	28	
CDP68HC04P3	—	128	2048	11.0	8.7/21.8	v	8	PROGRAM	—	0 to + 70	20	28	

(*) Multiply Instruction in the 68HC05D2 and 68HC05C4

(v) Vectored address

CMOS 8-Bit Microprocessor



Features:

- Minimum instruction fetch-execute time of 5 μ s or 7.5 μ s at V_{DD}=5 V: 2.5 μ s or 3.75 μ s at V_{DD}=10 V
- Any combination of standard RAM and ROM up to 65,536 bytes
- Operates with slow memories, up to 1 μ s access time at f_{CL}=4 MHz
- 8-bit parallel organization with bidirectional data bus and multiplexed address bus
- 16 x 16 matrix of registers for use as multiple program counters, data pointers, or data registers
- On-chip DMA, interrupt, and flag inputs
- Programmable single-bit output port
- 91 easy-to-use instructions

The RCA-CDP1802A LSI CMOS 8-bit register-oriented central-processing unit (CPU) is designed for use as a general-purpose computing or control element in a wide range of stored-program systems or products.

The CDP1802A includes all of the circuits required for fetching, interpreting, and executing instructions which have been stored in standard types of memories. Extensive input/output (I/O) control features are also provided to facilitate system design.

The 1800 series architecture is designed with emphasis on the total microcomputer system as an integral entity so that systems having maximum flexibility and minimum cost can be realized. The 1800 series CPU also provides a syn-

chronous interface to memories and external controllers for I/O devices, and minimizes the cost of interface controllers. Further, the I/O interface is capable of supporting devices operating in polled, interrupt-driven, or direct memory-access modes.

The CDP1802A and CDP1802AC are functionally identical. They differ in that the CDP1802A has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1802AC a recommended operating voltage range of 4 to 6.5 volts.

These types are supplied in 40-lead dual-in-line side-braced ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix). The CDP1802AC is also available in chip form (H suffix).




Fig. 1 - Typical CDP1802A small microprocessor system.

CDP1802A, CDP1802AC

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):

(All voltages referenced to V_{SS} terminal)

CDP1802A	-0.5 to +11 V
CDP1802AC	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

-0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT

±10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T _A = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T_A = FULL PACKAGE-TEMPERATURE RANGE

100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg})

-65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16±1/32 in. (1.59±0.79 mm) from case for 10 s max. +265°C

OPERATING CONDITIONS at T_A = -40°C to +85°C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITIONS		LIMITS				UNITS
	V _{CC1} (V)	V _{DD} (V)	CDP1802A		CDP1802AC		
			Min.	Max.	Min.	Max.	
DC Operating Voltage Range	—	—	4	10.5	4	6.5	V
Input Voltage Range	—	—	V _{SS}	V _{DD}	V _{SS}	V _{DD}	
Maximum Clock Input Rise or Fall Time, t _r , t _f	4 to 10.5	4 to 10.5	—	1	—	1	μs
	5	5	5	—	5	—	
Minimum Instruction Time ²	5	10	4	—	—	—	
	10	10	2.5	—	—	—	
Maximum DMA Transfer Rate	5	5	—	400	—	400	KBytes per second
	5	10	—	500	—	—	
	10	10	—	800	—	—	
Maximum Clock Input Frequency, f _{CL} , Load Capacitance (C _L) = 50 pF	5	5	DC	3.2	DC	3.2	MHz
	5	10	DC	4	—	—	
	10	10	DC	6.4	—	—	

¹V_{CC} must never exceed V_{DD}.

²Equals 2 machine cycles—one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles—one Fetch and two Execute operations.




Fig. 2 - Typical maximum clock frequency as a function of temperature.




Fig. 3 - Typical transition time vs. load capacitance.

CDP1802A, CDP1802AC

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, except as noted.

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _{OUT} (V)	V _{IN} (V)	V _{CC} , V _{DD} (V)	CDP1802A			CDP1802AC			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I _{DD}	—	—	5	—	0.1	50	—	1	200	μA
	—	—	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current I _{OL} (Except XTAL)	0.4	0.5	5	1.1	2.2	—	1.1	2.2	—	mA
		0.5	0.10	10	2.2	4.4	—	—	—	
	0.4	5	5	170	350	—	170	350	—	μA
Output High Drive (Source) Current I _{OH} (Except XTAL)	4.6	0.5	5	-0.27	-0.55	—	-0.27	-0.55	—	mA
		9.5	0.10	10	-0.55	-1.1	—	—	—	
	4.6	0	5	-125	-250	—	-125	-250	—	μA
Output Voltage Low-Level V _{OL}	—	0.5	5	—	0	0.1	—	0	0.1	V
	—	0.10	10	—	0	0.1	—	—	—	
Output Voltage High Level V _{OH}	—	0.5	5	4.9	5	—	4.9	5	—	V
	—	0.10	10	9.9	10	—	—	—	—	
Input Low Voltage V _{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 4.5	—	5, 10	—	—	1	—	—	—	
	1.9	—	10	—	—	3	—	—	—	
Input High Voltage V _{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 4.5	—	5, 10	4	—	—	4	—	—	
	1.9	—	10	7	—	—	—	—	—	
CLEAR Input Voltage Schmitt Hysteresis V _H	—	—	5	0.4	0.5	—	0.4	0.5	—	V
	—	—	5, 10	0.3	0.4	—	—	—	—	
	—	—	10	1.5	2	—	—	—	—	
Input Leakage Current I _{IN}	Any Input	0.5	5	—	±10 ⁻⁴	±1	—	±10 ⁻⁴	±1	μA
		0.10	10	—	±10 ⁻⁴	±1	—	—	—	
3-State Output Leakage Current I _{OUT}	0.5	0.5	5	—	±10 ⁻⁴	±1	—	±10 ⁻⁴	±1	μA
		0.10	0.10	10	—	±10 ⁻⁴	±1	—	—	
Operating Current, I _{DD1} ^Δ f=3.2 MHz	—	—	5	—	2	4	—	2	4	mA
Minimum Data Retention Voltage V _{DR}	V _{DD} =V _{DR}		—	—	2	2.4	—	2	2.4	V
Data Retention Current I _{DR}	V _{DD} =2.4 V		—	—	0.05	—	—	0.5	—	μA
Input Capacitance C _{IN}	—		—	—	5	7.5	—	5	7.5	pF
Output Capacitance C _{OUT}	—		—	—	10	15	—	10	15	pF

*Typical values are for T_A=25°C and nominal V_{DD}.

^ΔIdle "00" at M(0000), C_L=50 pF.




Fig. 4 - Minimum output high (source) current characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.

CDP1802A, CDP1802AC




Fig. 6 - Typical power dissipation as a function of clock frequency for BRANCH instruction and IDLE instruction.




Fig. 7 - Typical change in propagation delay as a function of a change in load capacitance.




Fig. 8 - CDP1802A block diagram.




Fig. 9 - Basic dc timing waveforms, one instruction cycle.

CDP1802A, CDP1802AC

SIGNAL DESCRIPTIONS

BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

N0 to N2 (I/O Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices (independently or combined with the memory byte on the data bus when an I/O instruction is being executed). The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register.

The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal.

$\overline{\text{MRD}} = V_{CC}$: Data from I/O to CPU and Memory

$\overline{\text{MRD}} = V_{SS}$: Data from Memory to I/O

 $\overline{\text{EF1}}$ to $\overline{\text{EF4}}$ (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. These flags can also be used by I/O devices to "call the attention" of the processor, in which case the program must routinely test the status of these flag(s). The flag(s) are sampled at the beginning of every S1 cycle.

INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

These inputs are sampled by the CDP1802A during the interval between the leading edge of TPB and the leading edge of TPA.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

Note: In the event of concurrent DMA and Interrupt requests, DMA-IN has priority followed by DMA-OUT and then Interrupt.

SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA. H= V_{CC} , L= V_{SS} .

State Type	State Code Lines	
	SC1	SC0
S0 (Fetch)	L	L
S1 (Execute)	L	H
S2 (DMA)	H	L
S3 (Interrupt)	H	H

TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the 16-bit memory address. TPA is suppressed in IDLE when the CPU is in the load mode.

MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit CPU memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines after the termination of TPA. Latching of all 8 higher-order address bits would permit a memory system of 64K bytes.

MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

MRD (Read Level):

A low level on $\overline{\text{MRD}}$ indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory which may have a common data input and output bus. If a memory does not have a three-state high-impedance output, $\overline{\text{MRD}}$ is useful for driving memory/bus separator gates. It is also used to indicate the direction of data transfer during an I/O instruction. For additional information see Table I.

Q:

Single bit output from the CPU which can be set or reset under program control. During SEQ or REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB.

CLOCK:

Input for externally generated single-phase clock. A typical clock frequency is 6.4 MHz at $V_{CC} = V_{DD} = 10$ volts. The clock is counted down internally to 8 clock pulses per machine cycle.

XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (10 megohms typ.). Frequency trimming capacitors may be required at terminals 1 and 39. For additional information, see ICAN-6565.

WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	LOAD
L	H	RESET
H	L	PAUSE
H	H	RUN

VDD, VSS, VCC (Power Levels):

The internal voltage supply V_{DD} is isolated from the Input/Output voltage supply V_{CC} so that the processor may operate at maximum speed while interfacing with peripheral devices operating at lower voltage. V_{CC} must be less than or equal to V_{DD} . All outputs swing from V_{SS} to V_{CC} . The recommended input voltage swing is V_{SS} to V_{CC} .

CDP1802A, CDP1802AC

ARCHITECTURE

The CPU block diagram is shown in Fig. 8. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

1. the external memory (multiplexed, higher-order byte first, on to 8 memory address lines);
2. the D register (either of the two bytes can be gated to D);
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

With two exceptions, CPU instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and third if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

1. designate one of the 16 registers in R to be acted upon during register operations;
2. indicate to the I/O devices a command code or device-selection code for peripherals;
3. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions (70-73 and 78-7B);
4. indicate the value to be loaded into P to designate a new register to be used as the program counter R(P);
5. indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways: as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

Program Counters

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table 1):

1. ALU operations F1-F5, F7, 74, 75, 77;
2. output instructions 61 through 67;
3. input instructions 69 through 6F;
4. certain miscellaneous instructions — 70-73, 78, 60, F0.

The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the 1800-series architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

Data Registers

When registers in R are used to store bytes of data, four instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

The Q Flip Flop

An internal flip flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. The output of Q is also available as a microprocessor output.

Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Interrupt Enable is automatically de-activated to inhibit further interruptions. The user's interrupt routine is now in control; the contents of T may be saved by means of a single instruction (78) in the memory location pointed to by R(X). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with a single instruction (70 or 71). The Interrupt-Enable flip flop can be activated to permit further interrupts or can be disabled to prevent them.

CDP1802A, CDP1802AC

CPU Register Summary

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
B	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
P	4 Bits	Designates which register is Program Counter
X	4 Bits	Designates which register is Data Pointer

N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
IE	1 Bit	Interrupt Enable
Q	1 Bit	Output Flip Flop

CDP1802 Control Modes

The $\overline{\text{WAIT}}$ and $\overline{\text{CLEAR}}$ lines provide four control modes as listed in the following truth table:

$\overline{\text{CLEAR}}$	$\overline{\text{WAIT}}$	MODE
L	L	LOAD
L	H	RESET
H	L	PAUSE
H	H	RUN


The function of the modes are defined as follows:

Load

Holds the CPU in the IDLE execution state and allows an I/O device to load the memory without the need for a "bootstrap" loader. It modifies the IDLE condition so that DMA-IN operation does not force execution of the next instruction.

Reset

Registers I, N, Q are reset, IE is set and 0's (V_{SS}) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and registers X, P, and R(0) are reset. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0, S1, or an S2 but never an S3. With the use of a 71 instruction followed by 00 at memory locations 0000 and 0001, this feature may be used to reset IE, so as to preclude interrupts until ready for them. Powerup reset can be realized by connecting an RC network directly to the $\overline{\text{CLEAR}}$ pin, since it has a Schmitt-triggered input, see Fig. 10.



The RC time constant should be greater than the oscillator start-up time (typically 20 ms).

Fig. 10 - Reset diagram.

Pause

Stops the internal CPU timing generator on the first negative high-to-low transition of the input clock. The oscillator continues to operate, but subsequent clock transitions are ignored.

Run

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation on the first negative high-to-low transition of the input clock. When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

RUN-MODE STATE TRANSITIONS

The CDP1802A CPU state transitions when in the RUN and RESET modes are shown in Fig. 11. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle, which requires 9 clock pulses. The execution of an instruction requires either two or three machine cycles, S0 followed by a single S1 cycle or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table II shows the conditions on Data Bus and Memory-Address lines during all machine states.




Fig. 11 - State transition diagram.

CDP1802A, CDP1802AC

INSTRUCTION SET

The CPU instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where
W=N or X, or P

R(W).0: Lower-order byte of R(W)

R(W).1: Higher-order byte of R(W)

Operation Notation

$M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (See Notes following table, pp. 11 and 12)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
MEMORY REFERENCE			
LOAD VIA N	LDN	0N	$M(R(N)) \rightarrow D$; FOR N NOT 0
LOAD ADVANCE	LDA	4N	$M(R(N)) \rightarrow D$; $(R(N)+1) \rightarrow R(N)$
LOAD VIA X	LDX	F0	$M(R(X)) \rightarrow D$
LOAD VIA X AND ADVANCE	LDXA	72	$M(R(X)) \rightarrow D$; $R(X)+1 \rightarrow R(X)$
LOAD IMMEDIATE	LDI	F8	$M(R(P)) \rightarrow D$; $R(P)+1 \rightarrow R(P)$
STORE VIA N	STR	5N	$D \rightarrow M(R(N))$
STORE VIA X AND DECREMENT	STXD	73	$D \rightarrow M(R(X))$; $R(X)-1 \rightarrow R(X)$
REGISTER OPERATIONS			
INCREMENT REG N	INC	1N	$R(N)+1 \rightarrow R(N)$
DECREMENT REG N	DEC	2N	$R(N)-1 \rightarrow R(N)$
INCREMENT REG X	IRX	60	$R(X)+1 \rightarrow R(X)$
GET LOW REG N	GLO	8N	$R(N).0 \rightarrow D$
PUT LOW REG N	PLO	AN	$D \rightarrow R(N).0$
GET HIGH REG N	GHI	9N	$R(N).1 \rightarrow D$
PUT HIGH REG N	PHI	BN	$D \rightarrow R(N).1$
LOGIC OPERATIONS §			
OR	OR	F1	$M(R(X))$ OR $D \rightarrow D$
OR IMMEDIATE	ORI	F9	$M(R(P))$ OR $D \rightarrow D$; $R(P)+1 \rightarrow R(P)$
EXCLUSIVE OR	XOR	F3	$M(R(X))$ XOR $D \rightarrow D$
EXCLUSIVE OR IMMEDIATE	XRI	FB	$M(R(P))$ XOR $D \rightarrow D$; $R(P)+1 \rightarrow R(P)$
AND	AND	F2	$M(R(X))$ AND $D \rightarrow D$
AND IMMEDIATE	ANI	FA	$M(R(P))$ AND $D \rightarrow D$; $R(P)+1 \rightarrow R(P)$
SHIFT RIGHT	SHR	F6	SHIFT D RIGHT, $LSB(D) \rightarrow DF$, $0 \rightarrow MSB(D)$
SHIFT RIGHT WITH CARRY	SHRC	76§	SHIFT D RIGHT, $LSB(D) \rightarrow DF$, $DF \rightarrow MSB(D)$
RING SHIFT RIGHT	RSHR		
SHIFT LEFT	SHL	FE	SHIFT D LEFT, $MSB(D) \rightarrow DF$, $0 \rightarrow LSB(D)$
SHIFT LEFT WITH CARRY	SHLC	7E§	SHIFT D LEFT, $MSB(D) \rightarrow DF$, $DF \rightarrow LSB(D)$
RING SHIFT LEFT	RSHL		

CDP1802A, CDP1802AC

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
ARITHMETIC OPERATIONS			
ADD	ADD	F4	$M(R(X)) + D \rightarrow DF, D$
ADD IMMEDIATE	ADI	FC	$M(R(P)) + D \rightarrow DF, D; R(P) + 1 \rightarrow R(P)$
ADD WITH CARRY	ADC	74	$M(R(X)) + D + DF \rightarrow DF, D$
ADD WITH CARRY, IMMEDIATE	ADCI	7C	$M(R(P)) + D + DF \rightarrow DF, D$ $R(P) + 1 \rightarrow R(P)$
SUBTRACT D	SD	F5	$M(R(X)) - D \rightarrow DF, D$
SUBTRACT D IMMEDIATE	SDI	FD	$M(R(P)) - D \rightarrow DF, D;$ $R(P) + 1 \rightarrow R(P)$
SUBTRACT D WITH BORROW	SDB	75	$M(R(X)) - D - (\text{NOT } DF) \rightarrow DF, D$
SUBTRACT D WITH BORROW, IMMEDIATE	SDBI	7D	$M(R(P)) - D - (\text{NOT } DF) \rightarrow DF, D;$ $R(P) + 1 \rightarrow R(P)$
SUBTRACT MEMORY	SM	F7	$D - M(R(X)) \rightarrow DF, D$
SUBTRACT MEMORY IMMEDIATE	SMI	FF	$D - M(R(P)) \rightarrow DF, D;$ $R(P) + 1 \rightarrow R(P)$
SUBTRACT MEMORY WITH BORROW	SMB	77	$D - M(R(X)) - (\text{NOT } DF) \rightarrow DF, D$
SUBTRACT MEMORY WITH BORROW, IMMEDIATE	SMBI	7F	$D - M(R(P)) - (\text{NOT } DF) \rightarrow DF, D$ $R(P) + 1 \rightarrow R(P)$
BRANCH INSTRUCTIONS—SHORT BRANCH			
SHORT BRANCH	BR	30	$M(R(P)) \rightarrow R(P).0$
NO SHORT BRANCH (SEE SKP)	NBR	38§	$R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF D=0	BZ	32	IF D=0, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF D NOT 0	BNZ	3A	IF D NOT 0, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF DF=1	BDF	33§	IF DF=1, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF POS OR ZERO	BPZ		
SHORT BRANCH IF EQUAL OR GREATER	BGE		
SHORT BRANCH IF DF=0	BNF	3B§	IF DF=0, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF MINUS	BM		
SHORT BRANCH IF LESS	BL		
SHORT BRANCH IF Q=F	BQ	31	IF Q=1, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF Q=0	BNQ	39	IF Q=0, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF EF1=1 ($\overline{EF1} = V_{SS}$)	B1	34	IF EF1=1, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF EF1=0 (EF1=VCC)	BN1	3C	IF EF1=0, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF EF2=1 ($\overline{EF2} = V_{SS}$)	B2	35	IF EF2=1, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF EF2=0 (EF2=VCC)	BN2	3D	IF EF2=0, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF EF3=1 ($\overline{EF3} = V_{SS}$)	B3	36	IF EF3=1, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$
SHORT BRANCH IF EF3=0 (EF3=VCC)	BN3	3E	IF EF3=0, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P) + 1 \rightarrow R(P)$

CDP1802A, CDP1802AC

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
BRANCH INSTRUCTIONS—SHORT BRANCH			
SHORT BRANCH IF EF4=1 ($\overline{EF4}=V_{SS}$)	B4	37	IF EF4=1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4=0 (EF4=V _{CC})	BN4	3F	IF EF4=0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
BRANCH INSTRUCTIONS—LONG BRANCH			
LONG BRANCH	LBR	C0	M(R(P))→R(P).1 M(R(P)+1)→R(P).0
NO LONG BRANCH (SEE LSKP)	NLBR	C8§	R(P)+2→R(P)
LONG BRANCH IF D=0	LBZ	C2	IF D=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF=1	LBDF	C3	IF DF=1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF=0	LBNF	CB	IF DF=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q=1	LBQ	C1	IF Q=1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q=0	LBNQ	C9	IF Q=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
SKIP INSTRUCTIONS			
SHORT SKIP (SEE NBR)	SKP	38§	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	LSKP	C8§	R(P)+2→R(P)
LONG SKIP IF D=0	LSZ	CE	IF D=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF D NOT 0	LSNZ	C6	IF D NOT 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF=1	LSDF	CF	IF DF=1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF=0	LSNF	C7	IF DF=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q=1	LSQ	CD	IF Q=1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q=0	LSNQ	C5	IF Q=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF IE=1	LSIE	CC	IF IE=1, R(P)+2→R(P) ELSE CONTINUE

CDP1802A, CDP1802AC

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
CONTROL INSTRUCTIONS			
IDLE	IDL	00#	WAIT FOR DMA OR INTERRUPT; M(R(0))→BUS
NO OPERATION	NOP	C4	CONTINUE
SET P	SEP	DN	N→P
SET X	SEX	EN	N→X
SET Q	SEQ	7B	1→Q
RESET Q	REQ	7A	0→Q
SAVE	SAV	78	T→M(R(X))
PUSH X,P TO STACK	MARK	79	(X,P)→T; (X,P)→M(R(2)) THEN P→X; R(2)→1→R(2)
RETURN	RET	70	M(R(X))→(X,P); R(X)+1→R(X) 1→IE
DISABLE	DIS	71	M(R(X))→(X,P); R(X)+1→R(X) 0→IE
INPUT-OUTPUT BYTE TRANSFER			
OUTPUT 1	OUT 1	61	M(R(X))→BUS;R(X)+1→R(X); N LINES=1
OUTPUT 2	OUT 2	62	M(R(X))→BUS;R(X)+1→R(X); N LINES=2
OUTPUT 3	OUT 3	63	M(R(X))→BUS;R(X)+1→R(X); N LINES=3
OUTPUT 4	OUT 4	64	M(R(X))→BUS;R(X)+1→R(X); N LINES=4
OUTPUT 5	OUT 5	65	M(R(X))→BUS;R(X)+1→R(X); N LINES=5
OUTPUT 6	OUT 6	66	M(R(X))→BUS;R(X)+1→R(X); N LINES=6
OUTPUT 7	OUT 7	67	M(R(X))→BUS;R(X)+1→R(X); N LINES=7
INPUT 1	INP 1	69	BUS→M(R(X)); BUS→D; N LINES=1
INPUT 2	INP 2	6A	BUS→M(R(X)); BUS→D; N LINES=2
INPUT 3	INP 3	6B	BUS→M(R(X)); BUS→D; N LINES=3
INPUT 4	INP 4	6C	BUS→M(R(X)); BUS→D; N LINES=4
INPUT 5	INP 5	6D	BUS→M(R(X)); BUS→D; N LINES=5
INPUT 6	INP 6	6E	BUS→M(R(X)); BUS→D; N LINES=6
INPUT 7	INP 7	6F	BUS→M(R(X)); BUS→D; N LINES=7

Notes

‡THE ARITHMETIC OPERATIONS AND THE SHIFT INSTRUCTIONS ARE THE ONLY INSTRUCTIONS THAT CAN ALTER THE DF. AFTER AN ADD INSTRUCTION:

DF=1 DENOTES A CARRY HAS OCCURRED

DF=0 DENOTES A CARRY HAS NOT OCCURRED

AFTER A SUBTRACT INSTRUCTION:

DF=1 DENOTES NO BORROW. D IS A TRUE POSITIVE NUMBER

DF=0 DENOTES A BORROW. D IS TWO'S COMPLEMENT

THE SYNTAX "(NOT DF)" DENOTES THE SUBTRACTION OF THE BORROW

§THIS INSTRUCTION IS ASSOCIATED WITH MORE THAN ONE MNEMONIC. EACH MNEMONIC IS INDIVIDUALLY LISTED.

*AN IDLE INSTRUCTION INITIATES A REPEATING S1 CYCLE. THE PROCESSOR WILL CONTINUE TO IDLE UNTIL AN I/O REQUEST (INTERRUPT, DMA-IN, OR DMA-OUT) IS ACTIVATED. WHEN THE REQUEST IS ACKNOWLEDGED, THE IDLE CYCLE IS TERMINATED AND THE I/O REQUEST IS SERVICED, AND THEN NORMAL OPERATION IS RESUMED.

CDP1802A, CDP1802AC

Notes for TABLE I

1. Long-Branch, Long-Skip and No Op instructions are the only instructions that require three cycles to complete (1 fetch +2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a) Branch unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high- and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

2. The short-branch instructions are two bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address.

The short-branch instruction can:

- a) Branch unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) Test the status (1 or 0) of the four EF flags
- f) Effect an unconditional no branch

if the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program

counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch +2 execute).


They can:

- a) Skip unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) Test for IE=1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken.

Execution is continued by fetching the next instruction in sequence.

CDP1802A, CDP1802AC



- NOTES:
1. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE
 2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE WAVEFORMS
 3. SHADED AREAS INDICATE "DON'T CARE" OR UNDEFINED STATE; MULTIPLE TRANSITIONS MAY OCCUR DURING THIS PERIOD

92CL-33869R2

Fig. 12 - Timing waveforms.

CDP1802A, CDP1802AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $C_L = 50$ pF, $V_{DD} \pm 5\%$, except as noted.

CHARACTERISTIC	VCC (V)	VDD (V)	LIMITS		UNITS	
			Typ.*	Max.		
Propagation Delay Times:						
Clock to TPA, TPB Clock-to-Memory High-Address Byte Clock-to-Memory Low-Address Byte Valid Clock to $\overline{\text{MRD}}$ Clock to $\overline{\text{MRD}}$ Clock to $\overline{\text{MWR}}$ Clock to (CPU DATA to BUS) Valid Clock to State Code Clock to Q Clock to N (0-2)	t _{PLH} , t _{PHL}	5 5 10	5 10 10	200 150 100	300 250 150	ns
	t _{PLH} , t _{PHL}	5 5 10	5 10 10	600 400 300	850 600 400	
	t _{PLH} , t _{PHL}	5 5 10	5 10 10	250 150 100	350 250 150	
t _{PHL}	5 5 10	5 10 10	200 150 100	300 250 150		
t _{PLH}	5 5 10	5 10 10	200 150 100	350 290 175		
t _{PLH} , t _{PHL}	5 5 10	5 10 10	200 150 100	300 250 150		
t _{PLH} , t _{PHL}	5 5 10	5 10 10	300 250 100	450 350 200		
t _{PLH} , t _{PHL}	5 5 10	5 10 10	300 250 150	450 350 250		
t _{PLH} , t _{PHL}	5 5 10	5 10 10	250 150 100	400 250 150		
t _{PLH} , t _{PHL}	5 5 10	5 10 10	300 200 150	550 350 250		
Minimum Setup and Hold Times:						
Data Bus Input Setup Data Bus Input Hold $\overline{\text{DMA}}$ Setup $\overline{\text{DMA}}$ Hold Interrupt Setup	t _{SU}	5 5 10	5 10 10	-20 0 -10	25 50 40	
	t _H [■]	5 5 10	5 10 10	150 100 75	200 125 100	
	t _{SU}	5 5 10	5 10 10	0 0 0	30 20 10	
t _H [■]	5 5 10	5 10 10	150 100 75	250 200 125		
t _{SU}	5 5 10	5 10 10	-75 -50 -25	0 0 0		

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

■Maximum limits of minimum characteristics are the values above which all devices function.

CDP1802A, CDP1802AC

DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)

CHARACTERISTIC	VCC (V)	VDD (V)	LIMITS		UNITS
			Typ.*	Max.	
Minimum Setup and Hold Times:					
Interrupt Hold t_H^{\blacksquare}	5	5	100	150	ns
	5	10	75	100	
	10	10	50	75	
WAIT Setup t_{SU}	5	5	10	50	
	5	10	-10	15	
	10	10	0	25	
EF1-4 Setup t_{SU}	5	5	-30	20	
	5	10	-20	30	
	10	10	-10	40	
EF1-4 Hold t_H^{\blacksquare}	5	5	150	200	
	5	10	100	150	
	10	10	75	100	
Minimum Pulse Width Times:					
CLEAR Pulse Width t_{WL}^{\blacksquare}	5	5	150	300	
	5	10	100	200	
	10	10	75	150	
CLOCK Pulse Width t_{WL}	5	5	125	150	
	5	10	100	125	
	10	10	60	75	

*Typical values are for $T_A=25^\circ\text{C}$ and nominal V_{DD} .

■Maximum limits of minimum characteristics are the values above which all devices function.

TIMING SPECIFICATIONS as a function of $T(T=1/f_{\text{CLOCK}})$ at $T_A=-40$ to $+85^\circ\text{C}$

CHARACTERISTIC	VCC (V)	VDD (V)	LIMITS		UNITS
			Min.	Typ.*	
High-Order Memory-Address Byte Set Up to TPA $\overline{\chi}$ Time t_{SU}	5	5	2T-550	2T-400	ns
	5	10	2T-350	2T-250	
	10	10	2T-250	2T-200	
High-Order Memory-Address Byte Hold after TPA Time t_H	5	5	T/2-25	T/2-15	
	5	10	T/2-35	T/2-25	
	10	10	T/2-10	T/2+0	
Low-Order Memory-Address Byte Hold after WR Time t_H	5	5	T-30	T+0	
	5	10	T-20	T+0	
	10	10	T-10	T+0	
CPU Data to Bus Hold after WR Time t_H	5	5	T-200	T-150	
	5	10	T-150	T-100	
	10	10	T-100	T-50	
Required Memory Access Time Address to Data t_{ACC}	5	5	5T-375	5T-250	
	5	10	5T-250	5T-150	
	10	10	5T-190	5T-100	
MRD to TPA ($\overline{\chi}$) t_{SU}	5	5	T/2-25	T/2-18	
	5	10	T/2-20	T/2-15	
	10	10	T/2-15	T/2-10	

*Typical values are for $T_A=25^\circ\text{C}$ and nominal V_{DD} .

CDP1802A, CDP1802AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES	NOTES ^G
S1			RESET	0-I,N,Q,X,P; 1-IE	00	XXXX	1	1	0	A
S1			INITIALIZE NOT PROGRAMMER ACCESSIBLE	0000-R	00	XXXX	1	1	0	B
S0			FETCH	MRP-I, N; RP+1-RP	MRP	RP	0	1	0	C
S1	0	0	IDL	IDLE	MR0	R0	0	1	0	D,3
	0	1-F	LDN	MRN-D	MRN	RN	0	1	0	3
	1	0-F	INC	RN+1-RN	FLOAT	RN	1	1	0	1
	2	0-F	DEC	RN-1-RN	FLOAT	RN	1	1	0	1
	3	0-F	SHORT BRANCH	TAKEN; MRP-RP,0 NOT TAKEN; RP+1-RP	MRP	RP	0	1	0	3
	4	0-F	LDA	MRN-D; RN+1-RN	MRN	RN	0	1	0	3
	5	0-F	STR	D-MRN	D	RN	1	0	0	2
	6	0	IRX	RX+1-RX	MRX	RX	0	1	0	2
	6	1	OUT 1	MRX-BUS; RX+1-RX	MRX	RX	0	1	1	6
		2	OUT 2						2	
		3	OUT 3						3	
		4	OUT 4						4	
		5	OUT 5						5	
		6	OUT 6						6	
		7	OUT 7						7	
		A	INP 1	BUS-MRX,D	DATA FROM I/O DEVICE	RX	1	0	1	5
	B	INP 2	2							
C	INP 3	3								
D	INP 4	4								
E	INP 5	5								
F	INP 6	6								
	INP 7	7								
7	0	RET	MRX-(X,P); RX+1-RX; 1-IE	MRX	RX	0	1	0	3	
	1	DIS	MRX-(X,P); RX+1-RX; 0-IE	MRX	RX	0	1	0	3	
	2	LDXA	MRX-D; RX+1-RX	MRX	RX	0	1	0	3	
	3	STXD	D-MRX; RX-1-RX	D	RX	1	0	0	2	
	4	ADC	MRX+D+ DF-DF,D	MRX	RX	0	1	0	3	

CDP1802A, CDP1802AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES	NOTES ^Q
S1	7	5	SDB	MRX-D- DFN-DF,D	MRX	RX	0	1	0	3
		6	SHRC	LSB(D)-DF; DF-MSB(D)	FLOAT	RX	1	1	0	1
		7	SMB	D-MRX- DFN-DF,D	MRX	RX	0	1	0	3
		8	SAV	T-MRX	T	RX	1	0	0	2
		9	MARK	(X,P)-T, MR2; P-X; R2-1-R2	T	R2	1	0	0	2
		A	REQ	0-Q	FLOAT	RP	1	1	0	1
		B	SEQ	1-Q	FLOAT	RP	1	1	0	1
		C	ADCI	MRP+D+ DF-DF,D; RP+1	MRP	RP	0	1	0	3
		D	SDBI	MRP-D- DFN-DF,D; RP+1	MRP	RP	0	1	0	3
		E	SHLC	MSB(D)-DF; DF-LSB(D)	FLOAT	RP	1	1	0	1
	F	SMBI	D-MRP- DFN-DF,D; RP+1	MRP	RP	0	1	0	3	
	8	0-F	GLO	RN.0-D	RN.0	RN	1	1	0	1
	9	0-F	GHI	RN.1-D	RN.1	RN	1	1	0	1
A	0-F	PLO	D-RN.0	D	RN	1	1	0	1	
B	0-F	PHI	D-RN.1	D	RN	1	1	0	1	
S1#1	C	0-3, 8-B	LONG BRANCH	TAKEN: MRP-B; RP+1-RP	MRP	RP	0	1	0	4
#2				TAKEN: B-RP.1; MRP-RP.0	M(RP+1)	RP+1	0	1	0	4
S1#1				NOT TAKEN: RP+1-RP	MRP	RP	0	1	0	4
#2				NOT TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0	4
S1#1		5 6 7 C D E F	LONG SKIP	TAKEN: RP+1-RP	MRP	RP	0	1	0	4
#2				TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0	4
S1#1				NOT TAKEN: NO OPERATION	MRP	RP	0	1	0	4
#2				NOT TAKEN: NO OPERATION	MRP	RP	0	1	0	4
S1#1				NO OPERATION	MRP	RP	0	1	0	4
#2				NO OPERATION	MRP	RP	0	1	0	4
S1#1		4	NOP	NO OPERATION	MRP	RP	0	1	0	4
#2				NO OPERATION	MRP	RP	0	1	0	4

CDP1802A, CDP1802AC


TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES	NOTES ^G	
S1	D	0-F	SEP	N-P	NN	RN	1	1	0	1	
	E	0-F	SEX	N-X	NN	RN	1	1	0	1	
		0	LDX	MRX-D	MRX	RX	0	1	0	3	
		1	OR	MRX OR D-D	MRX	RX	0	1	0	3	
		2	AND	MRX AND D-D							
		3	XOR	MRX XOR D-D							
		4	ADD	MRX+D-DF,D							
		5	SD	MRX-D-DF,D							
		7	SM	D-MRX-DF,D							
		6	SHR	LSB(D)-DF; 0-MSB(D)	FLOAT	RX	1	1	0	1	
		F	8	LDI	MRP-D; RP+1-RP	MRP	RP	0	1	0	3
			9	ORI	MRP OR D-D; RP+1-RP						
			A	ANI	MRP AND D-D; RP+1-RP						
			B	XRI	MRP XOR D-D; RP+1-RP						
		C	ADI	MRP+D-DF,D; RP+1-RP							
		D	SDI	MRP-D-DF,D; RP+1-RP							
		F	SMI	D-MRP-DF,D; RP+1-RP							
		E	SHL	MSB(D)-DF; 0-LSB(D)	FLOAT	RP	1	1	0	1	
S2	DMA IN			BUS-MR0; R0+1-R0	DATA FROM I/O DEVICE	R0	1	0	0	F, 7	
	DMA OUT			MR0-BUS; R0+1-R0	MR0	R0	0	1	0	F, 8	
S3	INTERRUPT			X,P-T; 0-IE 1-P; 2-X	FLOAT	RN	1	1	0	9	
S1	LOAD			IDLE (CLEAR, WAIT=0)	M(R0-1)	R0-1	0	1	0	E,3	


NOTES:

- A. IE=1, TPA, TPB suppressed, state=S1.
 B. BUS=0 for entire cycle.
 C. Next state always S1.
 D. Wait for DMA or INTERRUPT.
 E. Suppress TPA, wait for DMA.
 F. IN REQUEST has priority over OUT REQUEST.
 G. Number refers to machine cycle. See Fig. 13 timing waveforms for machine cycles 1 through 9.


CDP1802A, CDP1802AC




General timing waveforms.




No. 1 Non-memory-cycle timing waveforms.





No. 2 Memory write-cycle timing waveforms.



No. 3 Memory read-cycle timing waveforms.




No. 4 Long-branch or long-skip-cycle timing waveforms.

 "Don't Care" or internal delays
  High impedance state

92CL - 29600


Fig. 13 - Machine-cycle timing waveforms (propagation delays not shown).

CDP1802A, CDP1802AC



92CS-2960I

No. 5 Input-cycle timing waveforms.




92CS-29602

No. 6 Output-cycle timing waveforms.

Fig. 13 - Machine-cycle timing waveforms (propagation delays not shown). Continued.


CDP1802A, CDP1802AC



*User generated signal

92CS-29603


No. 7 DMA-IN-cycle timing waveforms.



*User generated signal

92CM-29604RI

No. 8 DMA-OUT-cycle timing waveforms.



*User generated signal

▨ "Don't Care" or internal delays ■ High-impedance state

No. 9 INTERRUPT-cycle timing waveforms.

92CM-29605

Fig. 13 - Machine-cycle timing waveforms (propagation delays not shown). Continued.

CDP1802BC

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):

(All voltages referenced to V_{SS} terminal)

CDP1802BC	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V _{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A =-40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A =+60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T _A =-55 to +100°C (PACKAGE TYPE D)	500 mW
For T _A =+100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T _A =FULL PACKAGE-TEMPERATURE RANGE	100 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE TEMPERATURE RANGE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16±1/32 in. (1.59±0.79 mm) from case for 10 s max.	+265°C

OPERATING CONDITIONS at T_A=-40°C to +85°C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITIONS		LIMITS		UNITS
	V _{CC1} (V)	V _{DD} (V)	CDP1802BC		
			Min.	Max.	
DC Operating Voltage Range	—	—	4.0	6.5	V
Input Voltage Range	—	—	V _{SS}	V _{DD}	
Maximum Clock Input Rise or Fall Time, t _r ,t _f	4 to 6.5	4 to 6.5	—	1	μs
Minimum Instruction Time ²	5	5	3.2	—	
Maximum DMA Transfer Rate	5	5	—	667	KBytes/s
Maximum Clock Input Frequency, f _{CL} Load Capacitance (C _L)=50 pF	5	5	DC	5	MHz

¹V_{CC1} must never exceed V_{DD}.

²Equals 2 machine cycles—one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles—one Fetch and two Execute operations.




Fig. 2 - Typical maximum clock frequency as a function of temperature.




Fig. 3 - Typical transition time vs. load capacitance.

CDP1802BC

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, except as noted.

CHARACTERISTIC		CONDITIONS			LIMITS			UNITS
		V _{OUT} (V)	V _{IN} (V)	V _{CC} , V _{DD} (V)	CDP1802BC			
					Min.	Typ.*	Max.	
Quiescent Device Current	I _{DD}	—	—	5	—	1	200	μA
Output Low Drive (Sink) Current (Except XTAL)	I _{OL}	0.4	0.5	5	1.1	2.2	—	mA
		XTAL	0.4	5	5	170	350	—
Output High Drive (Source) Current (Except XTAL)	I _{OH}	4.6	0.5	5	-0.27	-0.55	—	mA
		XTAL	4.6	0	5	-125	-250	—
Output Voltage Low-Level	V _{OL}	—	0.5	5	—	0	0.1	V
Output Voltage High Level	V _{OH}	—	0.5	5	4.9	5	—	
Input Low Voltage	V _{IL}	0.5,4.5	—	5	—	—	1.5	
Input High Voltage	V _{IH}	0.5,4.5	—	5	3.5	—	—	
CLEAR Input Voltage Schmitt Hysteresis	V _H	—	—	5	0.4	0.5	—	
Input Leakage Current	I _{IN}	Any Input	0.5	5	—	±10 ⁻⁴	±1	μA
3-State Output Leakage Current	I _{OUT}	0.5	0.5	5	—	±10 ⁻⁴	±1	
Total Power Dissipation, f=5 MHzΔ		—	—	5	—	15	30	mW
Minimum Data Retention Voltage	V _{DR}	V _{DD} =V _{DR}			—	2	2.4	V
Data Retention Current	I _{DR}	V _{DD} =2.4 V			—	0.5	—	μA
Input Capacitance	C _{IN}				—	5	7.5	pF
Output Capacitance	C _{OUT}				—	10	15	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .
 ΔIdle "00" at M(0000), $C_L = 50$ pF.




Fig. 4 - Minimum output high (source) current characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.




Fig. 6 - Typical power dissipation as a function of clock frequency for BRANCH instruction and IDLE instruction.




Fig. 7 - Typical change in propagation delay as a function of a change in load capacitance.




Fig. 8 - CDP1802BC block diagram.




Fig. 9 - Basic dc timing waveforms, one instruction cycle.

CDP1802BC

SIGNAL DESCRIPTIONS

BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

N0 to N2 (I/O) Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices (independently or combined with the memory byte on the data bus when an I/O instruction is being executed). The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register.

The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal.

$\overline{\text{MRD}} = \text{V}_{\text{CC}}$: Data from I/O to CPU and Memory

$\overline{\text{MRD}} = \text{V}_{\text{SS}}$: Data from Memory to I/O

$\overline{\text{EF}}1$ to $\overline{\text{EF}}4$ (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. These flags can also be used by I/O devices to "call the attention" of the processor, in which case the program must routinely test the status of these flag(s). The flag(s) are sampled at the beginning of every S1 cycle.

$\overline{\text{INTERRUPT}}$, $\overline{\text{DMA-IN}}$, $\overline{\text{DMA-OUT}}$ (3 I/O Requests)

These inputs are sampled by the CDP1802BC during the interval between the leading edge of TPB and the leading edge of TPA.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

Note: In the event of concurrent DMA and Interrupt requests, DMA-IN has priority followed by DMA-OUT and then Interrupt.

SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA. H=V_{CC}, L=V_{SS}.

State Type	State Code Lines	
	SC1	SC0
S0 (Fetch)	L	L
S1 (Execute)	L	H
S2 (DMA)	H	L
S3 (Interrupt)	H	H

TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the 16-bit memory address. TPA is suppressed in IDLE when the CPU is in the load mode.

MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit CPU memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines after the termination of TPA. Latching of all 8 higher-order address bits would permit a memory system of 64K bytes.

$\overline{\text{MWR}}$ (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

$\overline{\text{MRD}}$ (Read Level):

A low level on $\overline{\text{MRD}}$ indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory which may have a common data input and output bus. If a memory does not have a three-state high-impedance output, $\overline{\text{MRD}}$ is useful for driving memory/bus separator gates. It is also used to indicate the direction of data transfer during an I/O instruction. For additional information see Table I.

Q:

Single bit output from the CPU which can be set or reset under program control. During SEQ or REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB.

CLOCK:

Input for externally generated single-phase clock. A typical clock frequency is 5 MHz at V_{CC}=V_{DD}=5 volts. The clock is counted down internally to 8 clock pulses per machine cycle.

XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (10 megohms typ.). Frequency trimming capacitors may be required at terminals 1 and 39. For additional information, see ICAN-6565.

WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	LOAD
L	H	RESET
H	L	PAUSE
H	H	RUN

VDD, VSS, VCC (Power Levels):

The internal voltage supply V_{DD} is isolated from the Input/Output voltage supply V_{CC} so that the processor may operate at maximum speed while interfacing with peripheral devices operating at lower voltage. V_{CC} must be less than or equal to V_{DD}. All outputs swing from V_{SS} to V_{CC}. The recommended input voltage swing is V_{SS} to V_{CC}.

ARCHITECTURE

The CPU block diagram is shown in Fig. 8. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

1. the external memory (multiplexed, higher-order byte first, on to 8 memory address lines);
2. the D register (either of the two bytes can be gated to D);
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

With two exceptions, CPU instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and third if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

1. designate one of the 16 registers in R to be acted upon during register operations;
2. indicate to the I/O devices a command code or device-selection code for peripherals;
3. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions (70-73 and 78-7B);
4. indicate the value to be loaded into P to designate a new register to be used as the program counter R(P);
5. indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways: as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

Program Counters

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table I):

1. ALU operations F1-F5, F7, 74, 75, 77;
 2. output instructions 61 through 67;
 3. input instructions 69 through 6F;
 4. certain miscellaneous instructions — 70-73, 78, 60, F0.
- The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the 1800-series architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

Data Registers

When registers in R are used to store bytes of data, four instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

The Q Flip Flop

An internal flip flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. The output of Q is also available as a microprocessor output.

Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Interrupt Enable is automatically de-activated to inhibit further interruptions. The user's interrupt routine is now in control; the contents of T may be saved by means of a single instruction (78) in the memory location pointed to by R(X). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with a single instruction (70 or 71). The Interrupt-Enable flip flop can be activated to permit further interrupts or can be disabled to prevent them.

CDP1802BC

CPU Register Summary

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
B	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
P	4 Bits	Designates which register is Program Counter
X	4 Bits	Designates which register is Data Pointer

N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
IE	1 Bit	Interrupt Enable
Q	1 Bit	Output Flip Flop

CDP1802 Control Modes

The WAIT and CLEAR lines provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	LOAD
L	H	RESET
H	L	PAUSE
H	H	RUN


The function of the modes are defined as follows:

Load

Holds the CPU in the IDLE execution state and allows an I/O device to load the memory without the need for a "bootstrap" loader. It modifies the IDLE condition so that DMA-IN operation does not force execution of the next instruction.

Reset

Registers I, N, Q are reset, IE is set and 0's (V_{SS}) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and registers X, P, and R(0) are reset. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0, S1, or an S2 but never an S3. With the use of a 71 instruction followed by 00 at memory locations 0000 and 0001, this feature may be used to reset IE, so as to preclude interrupts until ready for them. Powerup reset can be realized by connecting an RC network directly to the CLEAR pin, since it has a Schmitt-triggered input, see Fig. 10.



The RC time constant should be greater than the oscillator start-up time (typically 20 ms).

92CS-34669R1

Fig. 10 - Reset diagram.

Pause

Stops the internal CPU timing generator on the first negative high-to-low transition of the input clock. The oscillator continues to operate, but subsequent clock transitions are ignored.

Run

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation on the first negative high-to-low transition of the input clock. When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

RUN-MODE STATE TRANSITIONS

The CDP1802BC CPU state transitions when in the RUN and RESET modes are shown in Fig. 11. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle, which requires 9 clock pulses. The execution of an instruction requires either two or three machine cycles, S0 followed by a single S1 cycle or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table II shows the conditions on Data Bus and Memory-Address lines during all machine states.




Fig. 11 - State transition diagram.

92CS-33872

INSTRUCTION SET

The CPU instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where
W=N or X, or P

R(W).0: Lower-order byte of R(W)
R(W).1: Higher-order byte of R(W)

Operation Notation

$M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (See Notes following table, pp. 11 and 12)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
MEMORY REFERENCE			
LOAD VIA N	LDN	0N	$M(R(N)) \rightarrow D; \text{FOR } N \text{ NOT } 0$
LOAD ADVANCE	LDA	4N	$M(R(N)) \rightarrow D; (R(N)+1 \rightarrow R(N))$
LOAD VIA X	LDX	F0	$M(R(X)) \rightarrow D$
LOAD VIA X AND ADVANCE	LDXA	72	$M(R(X)) \rightarrow D; R(X)+1 \rightarrow R(X)$
LOAD IMMEDIATE	LDI	F8	$M(R(P)) \rightarrow D; R(P)+1 \rightarrow R(P)$
STORE VIA N	STR	5N	$D \rightarrow M(R(N))$
STORE VIA X AND DECREMENT	STXD	73	$D \rightarrow M(R(X)); R(X)-1 \rightarrow R(X)$
REGISTER OPERATIONS			
INCREMENT REG N	INC	1N	$R(N)+1 \rightarrow R(N)$
DECREMENT REG N	DEC	2N	$R(N)-1 \rightarrow R(N)$
INCREMENT REG X	IRX	60	$R(X)+1 \rightarrow R(X)$
GET LOW REG N	GLO	8N	$R(N).0 \rightarrow D$
PUT LOW REG N	PLO	AN	$D \rightarrow R(N).0$
GET HIGH REG N	GHI	9N	$R(N).1 \rightarrow D$
PUT HIGH REG N	PHI	BN	$D \rightarrow R(N).1$
LOGIC OPERATIONS §			
OR	OR	F1	$M(R(X)) \text{ OR } D \rightarrow D$
OR IMMEDIATE	ORI	F9	$M(R(P)) \text{ OR } D \rightarrow D;$ $R(P)+1 \rightarrow R(P)$
EXCLUSIVE OR	XOR	F3	$M(R(X)) \text{ XOR } D \rightarrow D$
EXCLUSIVE OR IMMEDIATE	XRI	FB	$M(R(P)) \text{ XOR } D \rightarrow D;$ $R(P)+1 \rightarrow R(P)$
AND	AND	F2	$M(R(X)) \text{ AND } D \rightarrow D$
AND IMMEDIATE	ANI	FA	$M(R(P)) \text{ AND } D \rightarrow D;$ $R(P)+1 \rightarrow R(P)$
SHIFT RIGHT	SHR	F6	SHIFT D RIGHT, $LSB(D) \rightarrow DF,$ $O \rightarrow MSB(D)$
SHIFT RIGHT WITH CARRY	SHRC	76§	SHIFT D RIGHT, $LSB(D) \rightarrow DF,$ $DF \rightarrow MSB(D)$
RING SHIFT RIGHT	RSHR		
SHIFT LEFT	SHL	FE	SHIFT D LEFT, $MSB(D) \rightarrow DF,$ $O \rightarrow LSB(D)$
SHIFT LEFT WITH CARRY	SHLC	7E§	SHIFT D LEFT, $MSB(D) \rightarrow DF,$ $DF \rightarrow LSB(D)$
RING SHIFT LEFT	RSHL		

CDP1802BC

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
ARITHMETIC OPERATIONS †			
ADD	ADD	F4	$M(R(X))+D-DF, D$
ADD IMMEDIATE	ADI	FC	$M(R(P))+D-DF, D; R(P)+1-R(P)$
ADD WITH CARRY	ADC	74	$M(R(X))+D+DF-DF, D$
ADD WITH CARRY, IMMEDIATE	ADCI	7C	$M(R(P))+D+DF-DF, D$ $R(P)+1-R(P)$
SUBTRACT D	SD	F5	$M(R(X))-D-DF, D$
SUBTRACT D IMMEDIATE	SDI	FD	$M(R(P))-D-DF, D;$ $R(P)+1-R(P)$
SUBTRACT D WITH BORROW	SDB	75	$M(R(X))-D-(NOT DF)-DF, D$
SUBTRACT D WITH BORROW, IMMEDIATE	SDBI	7D	$M(R(P))-D-(NOT DF)-DF, D;$ $R(P)+1-R(P)$
SUBTRACT MEMORY	SM	F7	$D-M(R(X))-DF, D$
SUBTRACT MEMORY IMMEDIATE	SMI	FF	$D-M(R(P))-DF, D;$ $R(P)+1-R(P)$
SUBTRACT MEMORY WITH BORROW	SMB	77	$D-M(R(X))-(NOT DF)-DF, D$
SUBTRACT MEMORY WITH BORROW, IMMEDIATE	SMBI	7F	$D-M(R(P))-(NOT DF)-DF, D$ $R(P)+1-R(P)$
BRANCH INSTRUCTIONS—SHORT BRANCH			
SHORT BRANCH	BR	30	$M(R(P))\rightarrow R(P).0$
NO SHORT BRANCH (SEE SKP)	NBR	38§	$R(P)+1-R(P)$
SHORT BRANCH IF D=0	BZ	32	IF D=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF D NOT 0	BNZ	3A	IF D NOT 0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF DF=1	BDF	33§	IF DF=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF POS OR ZERO	BPZ		
SHORT BRANCH IF EQUAL OR GREATER	BGE		
SHORT BRANCH IF DF=0	BNF	3B§	IF DF=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF MINUS	BM		
SHORT BRANCH IF LESS	BL		
SHORT BRANCH IF Q=F	BQ	31	IF Q=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF Q=0	BNQ	39	IF Q=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF1=1 ($\overline{EF1}=V_{SS}$)	B1	34	IF EF1=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF1=0 ($\overline{EF1}=V_{CC}$)	BN1	3C	IF EF1=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF2=1 ($\overline{EF2}=V_{SS}$)	B2	35	IF EF2=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF2=0 ($\overline{EF2}=V_{CC}$)	BN2	3D	IF EF2=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF3=1 ($\overline{EF3}=V_{SS}$)	B3	36	IF EF3=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF3=0 ($\overline{EF3}=V_{CC}$)	BN3	3E	IF EF3=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$

TABLE 1 — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
BRANCH INSTRUCTIONS—SHORT BRANCH			
SHORT BRANCH IF EF4=1 (EF4=V _{SS})	B4	37	IF EF4=1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4=0 (EF4=V _{CC})	BN4	3F	IF EF4=0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
BRANCH INSTRUCTIONS—LONG BRANCH			
LONG BRANCH	LBR	C0	M(R(P))→R(P).1 M(R(P)+1)→R(P).0
NO LONG BRANCH (SEE LSKP)	NLBR	C8§	R(P)+2→R(P)
LONG BRANCH IF D=0	LBZ	C2	IF D=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF=1	LBDF	C3	IF DF=1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF=0	LBNF	CB	IF DF=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q=1	LBQ	C1	IF Q=1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q=0	LBNQ	C9	IF Q=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
SKIP INSTRUCTIONS			
SHORT SKIP (SEE NBR)	SKP	38§	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	LSKP	C8§	R(P)+2→R(P)
LONG SKIP IF D=0	LSZ	CE	IF D=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF D NOT 0	LSNZ	C6	IF D NOT 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF=1	LSDF	CF	IF DF=1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF=0	LSNF	C7	IF DF=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q=1	LSQ	CD	IF Q=1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q=0	LSNQ	C5	IF Q=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF IE=1	LSIE	CC	IF IE=1, R(P)+2→R(P) ELSE CONTINUE

CDP1802BC

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
CONTROL INSTRUCTIONS			
IDLE	IDL	00#	WAIT FOR DMA OR INTERRUPT; M(R(0))←BUS
NO OPERATION	NOP	C4	CONTINUE
SET P	SEP	DN	N←P
SET X	SEX	EN	N←X
SET Q	SEQ	7B	1←Q
RESET Q	REQ	7A	0←Q
SAVE	SAV	78	T←M(R(X))
PUSH X,P TO STACK	MARK	79	(X,P)←T; (X,P)←M(R(2)) THEN P←X; R(2)←1←R(2)
RETURN	RET	70	M(R(X))←(X,P); R(X)+1←R(X) 1←IE
DISABLE	DIS	71	M(R(X))←(X,P); R(X)+1←R(X) 0←IE
INPUT-OUTPUT BYTE TRANSFER			
OUTPUT 1	OUT 1	61	M(R(X))←BUS; R(X)+1←R(X); N LINES=1
OUTPUT 2	OUT 2	62	M(R(X))←BUS; R(X)+1←R(X); N LINES=2
OUTPUT 3	OUT 3	63	M(R(X))←BUS; R(X)+1←R(X); N LINES=3
OUTPUT 4	OUT 4	64	M(R(X))←BUS; R(X)+1←R(X); N LINES=4
OUTPUT 5	OUT 5	65	M(R(X))←BUS; R(X)+1←R(X); N LINES=5
OUTPUT 6	OUT 6	66	M(R(X))←BUS; R(X)+1←R(X); N LINES=6
OUTPUT 7	OUT 7	67	M(R(X))←BUS; R(X)+1←R(X); N LINES=7
INPUT 1	INP 1	69	BUS←M(R(X)); BUS←D; N LINES=1
INPUT 2	INP 2	6A	BUS←M(R(X)); BUS←D; N LINES=2
INPUT 3	INP 3	6B	BUS←M(R(X)); BUS←D; N LINES=3
INPUT 4	INP 4	6C	BUS←M(R(X)); BUS←D; N LINES=4
INPUT 5	INP 5	6D	BUS←M(R(X)); BUS←D; N LINES=5
INPUT 6	INP 6	6E	BUS←M(R(X)); BUS←D; N LINES=6
INPUT 7	INP 7	6F	BUS←M(R(X)); BUS←D; N LINES=7

‡THE ARITHMETIC OPERATIONS AND THE SHIFT INSTRUCTIONS ARE THE ONLY INSTRUCTIONS THAT CAN ALTER THE DF. AFTER AN ADD INSTRUCTION:

DF=1 DENOTES A CARRY HAS OCCURRED
DF=0 DENOTES A CARRY HAS NOT OCCURRED

AFTER A SUBTRACT INSTRUCTION:

DF=1 DENOTES NO BORROW. D IS A TRUE POSITIVE NUMBER
DF=0 DENOTES A BORROW. D IS TWO'S COMPLEMENT
THE SYNTAX "(NOT DF)" DENOTES THE SUBTRACTION OF THE BORROW

§THIS INSTRUCTION IS ASSOCIATED WITH MORE THAN ONE MNEMONIC. EACH MNEMONIC IS INDIVIDUALLY LISTED.

*AN IDLE INSTRUCTION INITIATES A REPEATING S1 CYCLE. THE PROCESSOR WILL CONTINUE TO IDLE UNTIL AN I/O REQUEST (INTERRUPT, DMA-IN, OR DMA-OUT) IS ACTIVATED. WHEN THE REQUEST IS ACKNOWLEDGED, THE IDLE CYCLE IS TERMINATED AND THE I/O REQUEST IS SERVICED, AND THEN NORMAL OPERATION IS RESUMED.

Notes for TABLE I

1. Long-Branch, Long-Skip and No Op instructions are the only instructions that require three cycles to complete (1 fetch +2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- Branch unconditionally
- Test for D=0 or D≠0
- Test for DF=0 or DF=1
- Test for Q=0 or Q=1

e) effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high- and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

CDP1802BC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $C_L = 50$ pF, $V_{DD} \pm 5\%$, except as noted.

CHARACTERISTIC	VCC (V)	VDD (V)	LIMITS		UNITS	
			Typ.*	Max.		
Propagation Delay Times:						
Clock to TPA, TPB	t_{PLH}, t_{PHL}	5	5	200	300	ns
Clock-to-Memory High-Address Byte	t_{PLH}, t_{PHL}	5	5	475	525	
Clock-to-Memory Low-Address Byte Valid	t_{PLH}, t_{PHL}	5	5	175	250	
Clock to MRD	t_{PLH}, t_{PHL}	5	5	175	275	
Clock to MWR	t_{PLH}, t_{PHL}	5	5	175	225	
Clock to (CPU DATA to BUS) Valid	t_{PLH}, t_{PHL}	5	5	250	375	
Clock to State Code	t_{PLH}, t_{PHL}	5	5	250	400	
Clock to Q	t_{PLH}, t_{PHL}	5	5	200	300	
Clock to N (0-2)	t_{PLH}, t_{PHL}	5	5	275	350	
Minimum Setup and Hold Times:						
Data Bus Input Setup	t_{SU}	5	5	-20	0	
Data Bus Input Hold	t_H ■	5	5	125	150	
DMA Setup	t_{SU}	5	5	0	30	
DMA Hold	t_H ■	5	5	100	150	
Interrupt Setup	t_{SU}	5	5	-75	0	
Interrupt Hold	t_H ■	5	5	75	125	
WAIT Setup	t_{SU}	5	5	20	40	
EF1-4 Setup	t_{SU}	5	5	-30	0	
EF1-4 Hold	t_H ■	5	5	100	150	
Minimum Pulse Width Times:						
CLEAR Pulse Width	t_{WL} ■	5	5	100	150	
CLOCK Pulse Width	t_{WL}	5	5	90	100	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

■Maximum limits of minimum characteristics are the values above which all devices function.

Notes for TABLE I (Continued)

2. The short-branch instructions are two bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address.

The short-branch instruction can:

- Branch unconditionally
- Test for $D=0$ or $D \neq 0$
- Test for $DF=0$ or $DF=1$
- Test for $Q=0$ or $Q=1$
- Test the status (1 or 0) of the four EF flags
- Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch + 2 execute).


They can:

- Skip unconditionally
- Test for $D=0$ or $D \neq 0$
- Test for $DF=0$ or $DF=1$
- Test for $Q=0$ or $Q=1$
- Test for $IE=1$

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken.

Execution is continued by fetching the next instruction in sequence.

CDP1802BC



NOTES:

1. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE
2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE WAVEFORMS
3. SHADED AREAS INDICATE "DON'T CARE" OR UNDEFINED STATE; MULTIPLE TRANSITIONS MAY OCCUR DURING THIS PERIOD

92CL-33869R2

Fig. 12 - Timing waveforms.

CDP1802BC




Fig. 13 - Clock frequency dependent relative timing waveforms.

TIMING SPECIFICATIONS as a function of $T(T=1/f_{CLOCK})$ at $T_A=-40$ to $+85^\circ C$

CHARACTERISTIC	VCC (V)	VDD (V)	LIMITS		UNITS
			Min.	Typ.*	
High-Order Memory-Address Byte Set Up to TPA Time	5	5	2T-325	2T-275	ns
High-Order Memory-Address Byte Hold after TPA Time	5	5	T/2-25	T/2-15	
Low-Order Memory-Address Byte Hold after WR Time	5	5	T-30	T+0	
CPU Data to Bus Hold after WR Time	5	5	T-175	T-125	
Low-Order Memory-Address Byte Hold after TPB Time	5	5	T/2+0	T/2+100	
MRD Hold to TPB Time	5	5	T/2-25	T/2+0	
Required Memory Access Time Address to Data	5	5	5T-225	5T-175	
MRD to TPA ()	5	5	T/2-20	T/2-15	

*Typical values are for $T_A=25^\circ C$ and nominal V_{DD} .

CDP1802BC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES	NOTES ^G
S1			RESET	0-I,N,Q,X,P; 1-IE	00	XXXX	1	1	0	A
S1			INITIALIZE NOT PROGRAMMER ACCESSIBLE	0000-R	00	XXXX	1	1	0	B
S0			FETCH	MRP-I, N; RP+1-RP	MRP	RP	0	1	0	C
S1	0	0	IDL	IDLE	MR0	R0	0	1	0	D,3
	0	1-F	LDN	MRN-D	MRN	RN	0	1	0	3
	1	0-F	INC	RN+1-RN	FLOAT	RN	1	1	0	1
	2	0-F	DEC	RN-1-RN	FLOAT	RN	1	1	0	1
	3	0-F	SHORT BRANCH	TAKEN; MRP-RP.0 NOT TAKEN; RP+1-RP	MRP	RP	0	1	0	3
	4	0-F	LDA	MRN-D; RN+1-RN	MRN	RN	0	1	0	3
	5	0-F	STR	D-MRN	D	RN	1	0	0	2
	6	0	IRX	RX+1-RX	MRX	RX	0	1	0	2
	6	1	OUT 1	MRX-BUS; RX+1-RX	MRX	RX	0	1	1	6
		2	OUT 2						2	
		3	OUT 3						3	
		4	OUT 4						4	
		5	OUT 5						5	
		6	OUT 6						6	
		7	OUT 7						7	
	7	9	INP 1	BUS-MRX,D	DATA FROM I/O DEVICE	RX	1	0	1	5
		A	INP 2						2	
		B	INP 3						3	
		C	INP 4						4	
		D	INP 5						5	
E		INP 6	6							
F		INP 7	7							
7	0	RET	MRX-(X,P); RX+1-RX; 1-IE	MRX	RX	0	1	0	3	
	1	DIS	MRX-(X,P); RX+1-RX; 0-IE	MRX	RX	0	1	0	3	
	2	LDXA	MRX-D; RX+1-RX	MRX	RX	0	1	0	3	
	3	STXD	D-MRX; RX-1-RX	D	RX	1	0	0	2	
	4	ADC	MRX+D+ DF-DF,D	MRX	RX	0	1	0	3	

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES	NOTES ^G		
S1	7	5	SDB	MRX-D-DFN-DF,D	MRX	RX	0	1	0	3		
		6	SHRC	LSB(D)-DF; DF-MSB(D)	FLOAT	RX	1	1	0	1		
		7	SMB	D-MRX-DFN-DF,D	MRX	RX	0	1	0	3		
		8	SAV	T-MRX	T	RX	1	0	0	2		
		9	MARK	(X,P)-T, MR2; P-X; R2-1-R2	T	R2	1	0	0	2		
		A	REQ	0-Q	FLOAT	RP	1	1	0	1		
		B	SEQ	1-Q	FLOAT	RP	1	1	0	1		
		C	ADCI	MRP+D+DF-DF,D; RP+1	MRP	RP	0	1	0	3		
		D	SDBI	MRP-D-DFN-DF,D; RP+1	MRP	RP	0	1	0	3		
		E	SHLC	MSB(D)-DF; DF-LSB(D)	FLOAT	RP	1	1	0	1		
	F	SMBI	D-MRP-DFN-DF,D; RP+1	MRP	RP	0	1	0	3			
	8	0-F	GLO	RN.0-D	RN.0	RN	1	1	0	1		
	9	0-F	GHI	RN.1-D	RN.1	RN	1	1	0	1		
	A	0-F	PLO	D-RN.0	D	RN	1	1	0	1		
B	0-F	PHI	D-RN.1	D	RN	1	1	0	1			
S1#1	C	0-3, 8-B	LONG BRANCH	TAKEN: MRP-B; RP+1-RP	MRP	RP	0	1	0	4		
#2				TAKEN: B-RP.1; MRP-RP.0	M(RP+1)	RP+1	0	1	0	4		
S1#1				NOT TAKEN: RP+1-RP	MRP	RP	0	1	0	4		
#2				NOT TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0	4		
S1#1		5, 6, 7, C, D, E, F	LONG SKIP	TAKEN: RP+1-RP	MRP	RP	0	1	0	4		
#2				TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0	4		
S1#1				NOT TAKEN: NO OPERATION	MRP	RP	0	1	0	4		
#2				NOT TAKEN: NO OPERATION	MRP	RP	0	1	0	4		
S1#1				4	NOP	NO OPERATION	MRP	RP	0	1	0	4
#2						NO OPERATION	MRP	RP	0	1	0	4

CDP1802BC


TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES	NOTES ^G
S1	D	0-F	SEP	N→P	NN	RN	1	1	0	1
	E	0-F	SEX	N→X	NN	RN	1	1	0	1
		0	LDX	MRX→D	MRX	RX	0	1	0	3
	F	1	OR	MRX OR D→D	MRX	RX	0	1	0	3
		2	AND	MRX AND D→D						
		3	XOR	MRX XOR D→D						
		4	ADD	MRX+D→DF,D						
		5	SD	MRX→D→DF,D						
		7	SM	D→MRX→DF,D						
		6	SHR	LSB(D)→DF; 0→MSB(D)	FLOAT	RX	1	1	0	1
		8	LDI	MRP→D; RP+1→RP	MRP	RP	0	1	0	3
		9	ORI	MRP OR D→D; RP+1→RP						
		A	ANI	MRP AND D→D; RP+1→RP						
	B	XRI	MRP XOR D→D; RP+1→RP							
	C	ADI	MRP+D→DF,D; RP+1→RP							
D	SDI	MRP→D→DF,D; RP+1→RP								
F	SMI	D→MRP→DF,D; RP+1→RP								
E	SHL	MSB(D)→DF; 0→LSB(D)	FLOAT	RP	1	1	0	1		
S2	DMA IN			BUS→MR0; R0+1→R0	DATA FROM I/O DEVICE	R0	1	0	0	F, 7
	DMA OUT			MR0→BUS; R0+1→R0	MR0	R0	0	1	0	F, 8
S3	INTERRUPT			X,P→T; 0→IE 1→P; 2→X	FLOAT	RN	1	1	0	9
S1	LOAD			IDLE (CLEAR, WAIT=0)	M(R0-1)	R0-1	0	1	0	E,3


NOTES:

- A. IE=1, TPA, TPB suppressed, state=S1.
 B. BUS=0 for entire cycle.
 C. Next state always S1.
 D. Wait for DMA or INTERRUPT.
 E. Suppress TPA, wait for DMA.
 F. IN REQUEST has priority over OUT REQUEST.
 G. Number refers to machine cycle. See Fig. 14 timing waveforms for machine cycles 1 through 9.


CDP1802BC




General timing waveforms.




No. 1 Non-memory-cycle timing waveforms.



No. 2 Memory write-cycle timing waveforms.



No. 3 Memory read-cycle timing waveforms.




No. 4 Long-branch or long-skip-cycle timing waveforms.

"Don't Care" or internal delays
 High impedance state

92CL-29600


Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown).

CDP1802BC



92CS-29601

No. 5 Input-cycle timing waveforms.




92CS-29602


No. 6 Output-cycle timing waveforms.

Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown). Continued.


CDP1802BC



No. 7 DMA-IN-cycle timing waveforms.



No. 8 DMA-OUT-cycle timing waveforms.



No. 9 INTERRUPT-cycle timing waveforms.

Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown). Continued.

*User-generated signal
 [Hatched box] "Don't Care" or internal delays. [Solid black box] High-impedance state

CDP1804AC

TERMINAL ASSIGNMENT

CLOCK	1	40	V _{DD}
WAIT	2	39	XTAL
CLEAR	3	38	DMA IN
Q	4	37	DMA OUT
SCI	5	36	INTERRUPT
SCO	6	35	MWR
MRD	7	34	TPA
BUS 7	8	33	TPB
BUS 6	9	32	MA7
BUS 5	10	31	MA6
BUS 4	11	30	MA5
BUS 3	12	29	MA4
BUS 2	13	28	MA3
BUS 1	14	27	MA2
BUS 0	15	26	MA1
EMS/ME	16	25	MA0
N2	17	24	EFT
N1	18	23	EF2
NO	19	22	EF3
V _{SS}	20	21	EF4

TOP VIEW 92CS-34980

CMOS 8-Bit Microcomputer With On-Chip RAM, ROM, and Counter/Timer

Performance Features:

- Instruction time of 3.2 μ s, -40 to +85°C
- 123 instructions-upwards software compatible with CDP1802, CDP1805A, and CDP1806A
- BCD arithmetic instructions
- Low-power IDLE mode
- Pin compatible with CDP1802, CDP1805A, and CDP1806A except for terminal 16.
- 64K-byte memory address capability
- 2 K bytes of on-chip ROM
- 64 bytes of on-chip RAM

The RCA-CDP1804AC is a functional and performance enhancement of the CDP1802, CDP1805A, and CDP1806A CMOS 8-bit register-oriented microprocessor series and is designed for use in a wide variety of general-purpose applications.

The CDP1804AC hardware enhancements include a 2K-byte ROM, a 64-byte RAM, and a 8-bit presettable down counter. The Counter/Timer, which generates an internal interrupt request, can be programmed for use in time-base, event-counting, and pulse-duration measurement applications. The Counter/Timer underflow output can also be directed to the Q output terminal.

The CDP1805AC and CDP1806AC which are identical to the CDP1804AC, except for the on-chip memory, should be used for CDP1804AC development purposes.

- 16 x 16 matrix of on-board registers
- On-chip crystal or RC controlled oscillator
- 8-bit Counter/Timer

The CDP1804AC software enhancements include 32 more instructions than the CDP1802. The 32 additional software instructions include subroutine call and return capability, enhanced data transfer manipulation, counter/timer control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.

Upwards software and hardware compatibility are maintained when substituting a CDP1804AC for other CDP1800-series microprocessors. Pinout is identical except for the replacement of V_{CC} with EMS/ME.

The CDP1804AC has an operating voltage range of 4 V to 6.5 V and is supplied in a 40-lead hermetic dual-in-line ceramic package (D suffix), and in a 40-lead dual-in-line plastic package (E suffix).




Fig. 1 - Typical CDP1804AC microprocessor system.

CDP1804AC

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):
 (Voltage referenced to V_{SS} Terminal) -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW
 For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW
 For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 100 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE D -55 to $+125^\circ\text{C}$
 PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):
 At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITION	LIMITS		UNITS
		CDP1804ACD CDP1804ACE		
		MIN.	MAX.	
DC Operating Voltage Range	V_{DD} (V)	4	6.5	V
Input Voltage Range		V_{SS}	V_{DD}	
Minimum Instruction Time* ($f_{CL}=5\text{ MHz}$)		3.2	—	μs
Maximum DMA Transfer Rate		—	0.625	Mbytes/s
Maximum Clock Input Frequency, Load Capacitance (CL) = 50 pF		DC	5	MHz
Maximum External Counter/Timer Clock Input Frequency to $\overline{EF1}$, $\overline{EF2}$ t_{CLX}		DC	2	

* Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch, Long Skip, NOP, and "68" family instructions, which are more than two cycles.

CDP1804AC

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, Except as noted

CHARACTERISTIC		CONDITIONS			LIMITS			UNITS
		V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1804ACD, CDP1804ACE			
					Min.	Typ.*	Max.	
Quiescent Device Current	I_{DD}	—	0, 5	5	—	50	200	μA
Output Low Drive (Sink) Current (Except XTAL)	I_{OL}	0.4	0, 5	5	1.6	4	—	mA
XTAL Output	I_{OL}	0.4	5	5	0.2	0.4	—	
Output High Drive (Source) Current (Except XTAL)	I_{OH}	4.6	0, 5	5	-1.6	-4	—	
XTAL	I_{OH}	4.6	0	5	-0.1	-0.2	—	V
Output Voltage Low-Level	V_{OL}	—	0, 5	5	—	0	0.1	
Output Voltage High Level	V_{OH}	—	0, 5	5	4.9	5	—	
Input Low Voltage (BUS 0 — BUS 7, $\overline{\text{EMS}}/\overline{\text{ME}}$)	V_{IL}	0.5, 4.5	—	5	—	—	1.5	
Input High Voltage (BUS 0 — BUS 7, $\overline{\text{EMS}}/\overline{\text{ME}}$)	V_{IH}	0.5, 4.5	—	5	3.5	—	—	
Schmitt Trigger Input Voltage (Except BUS 0 — BUS 7, $\overline{\text{EMS}}/\overline{\text{ME}}$)								
Positive Trigger Threshold	V_P				2.2	2.9	3.6	
Negative Trigger Threshold	V_N	0.5, 4.5	—	5	0.9	1.9	2.8	
Hysteresis	V_H				0.3	0.9	1.6	
Input Leakage Current	I_{IN}	—	0.5	5	—	± 0.1	± 5	μA
3-State Output Leakage Current	I_{OUT}	0, 5	0, 5	5	—	± 0.2	± 5	pF
Input Capacitance	C_{IN}	—	—	—	—	5	7.5	
Output Capacitance	C_{OUT}	—	—	—	—	10	15	
Total Power Dissipation ^Δ Run		—	—	5	—	35	50	mW
Idle "00" at M(0000)		—	—	5	—	12	18	
Minimum Data Retention Voltage	V_{DR}	$V_{DD} = V_{DR}$			—	2	2.4	V
Data Retention Current	I_{DR}	$V_{DD} = 2.4$			—	25	100	μA

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .^ΔExternal Clock: $f = 5\text{ MHz}$, $t_r, t_f = 10\text{ ns}$, $C_L = 50\text{ pF}$.




Fig. 2 - Block diagram for CDP1804AC.

Enhanced 1804AC Operation

ROM/RAM

The 2K-byte RAM is mask-programmable and mask-selectable in any 2K block of the available 64K address space in the RUN (ROM/RAM) mode. (The procedure is detailed in the Mask-Programming section at the end of the data sheet.)

The 64-byte RAM is mask-selectable in any 64-byte block of memory in the RUN (ROM/RAM) mode. It may also be externally selected via the \overline{ME} input in the RUN (RAM only) mode.

The $\overline{EMS}/\overline{ME}$ pin serves a dual function. In the RUN (ROM/RAM) mode, \overline{EMS} acts as an active low output to indicate when the internal ROM or RAM is not selected. This provides a convenient chip-select signal for any optional expansion memory devices and a stable-address latch signal for synchronous RAMs. In the RUN (RAM only) mode, \overline{ME} acts as an active low input and is used to select the internal RAM, which is not mask-selected in this mode. Decoding is performed externally and the RAM may reside in any 64-byte block.

Timing

Timing for the CDP1804AC is the same as the CDP1802 microprocessor series, with the following exceptions:

- 4.5 clock cycles are provided for memory access instead of 5.
- Q changes 1/2 clock cycle earlier during the SEQ and REQ instructions.

- Flag lines ($\overline{EF1}-\overline{EF4}$) are sampled at the end of the S0 cycle instead of at the beginning of the S1 cycle.
- Pause can only occur on the low-to-high transition of either TPA or TPB, instead of any negative clock transition.

Special Features


Schmitt triggers are provided on all inputs, except $\overline{EMS}/\overline{ME}$, and BUS 0 - BUS 7, for maximum immunity from noise and slow signal transitions. A Schmitt trigger in the oscillator section allows operation with an RC or crystal.

The CDP1802 series LOAD mode is not retained. This mode (WAIT, CLEAR=0) is the RUN (ROM/RAM) mode on the CDP1804AC.

A low power mode is provided, which is initiated via the IDLE instruction. In this mode all external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD is set to a logic "1", and the data bus floats. The IDLE mode is exited by a DMA or INT condition. The INT includes both external interrupts and interrupts generated by the Counter/Timer. The only restrictions are that the Timer mode, which uses the $TPA \div 32$ clock source, and the underflow condition of the Pulse Width Measurement modes are not available to exit the IDLE mode.

CDP1804AC


TIMING WAVEFORMS FOR POSSIBLE OPERATING MODES



***NOTE FOR RUN (RAM ONLY) MODE:**
ME HAS A MINIMUM SETUP AND HOLD TIME WITH RESPECT TO THE BEGINNING OF CLOCK 70. FOR A MEMORY READ OPERATION, RAM DATA WILL APPEAR ON THE DATA BUS DURING THE TIME **ME** IS ACTIVE AFTER CLOCK 31. THE TIME SHOWN CAN BE LONGER, IF FOR INSTANCE, A DMA OUT OPERATION IS PERFORMED ON INTERNAL RAM DATA, TO ALLOW DATA ENOUGH TIME TO BE LATCHED INTO AN EXTERNAL DEVICE. THE INTERNAL RAM IS AUTOMATICALLY Deselected AT THE END OF CLOCK 71, INDEPENDENT OF **ME**.
NOTE FOR RUN (ROM/RAM) MODE:
 INTERNAL MEMORY DATA WILL APPEAR ON THE DATA BUS AFTER CLOCK PULSE 31.

92CS-34983

Fig. 3 - Internal memory operation timing waveforms for CDP1804AC.



***FOR RUN (ROM/RAM) MODE ONLY.**
NOTE: FOR THE RUN (RAM ONLY) MODE ME MUST BE HIGH DURING EXTERNAL MEMORY ACCESSES.

92CS-34984

Fig. 4 - External memory operation timing waveforms for CDP1804AC.

SIGNAL DESCRIPTIONS

Bus 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

N0 to N2 (I/O) Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O

interface. These lines can be used to issue command codes or device selection codes to the I/O devices. The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal:

- MRD = V_{DD}: Input data from I/O to CPU and Memory
- MRD = V_{SS}: Output data from Memory to I/O

EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every S0 cycle. EF1 and EF2 are also used for event counting and pulse-width measurement in conjunction with the Counter/Timer.

INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

DMA-IN and DMA-OUT are sampled during TBE every S1, S2, and S3 cycle. INTERRUPT is sampled during TPB every S1 and S2 cycle.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable (MIE) is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and R(0) is incremented.

Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then Interrupt. (The Interrupt request is not internally latched and must be held true after DMA).

SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

State Type	State Code Lines	
	SC1	SC0
S0 (Fetch)	L	L
S1 (Execute)	L	H
S2 (DMA)	H	L
S3 (Interrupt)	H	H

H = V_{DD} , L = V_{SS} .

TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the multiplexed 16-bit memory address.

MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines 1/2 clock after the termination of TPA.

MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

MRD (Read Level):

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during and I/O instruction.

Q:

Single bit output from the CPU which can be set or reset, under program control. During SEQ or REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB. The Q-line can also be controlled by the Counter/Timer underflow via the Enable Toggle Q instruction. The Enable Toggle Q command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction with the Counter/Timer stopped, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

CLOCK:

Input for externally generated single-phase clock. The maximum clock frequency is 5 MHz at $V_{DD} = 5$ V. The clock is counted down internally to 8 clock pulses per machine cycle.

XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	RUN (ROM/RAM)
L	H	RESET
H	L	PAUSE
H	H	RUN (RAM ONLY)

ME (Memory Enable) RUN (RAM ONLY) Mode

This active low input is used to select or deselect the internal RAM. It must be active prior to clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that ME is active (after clock 31). Thus, if this data is to be latched into an external device (i.e., during an OUTPUT instruction or DMA-OUT cycle), ME should be wide enough to provide enough time for valid data to be latched. The internal RAM is automatically deselected after clock 71. ME is ineffective when $MRD \cdot MWR = 1$.

In the RUN (RAM ONLY) mode the internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64-byte block of memory.

CDP1804AC

EMS (External Memory Select) RUN (ROM/RAM) Mode

This active low output is used for external memory expansion. It is low when external memory is being addressed and high at all other times. It is initiated 1.5 clock periods after TPA (at which time all addresses are stable) and terminates at the end of the cycle. Use of EMS for memory selection allows 3.5 clock cycles for data access.

Note that in the RUN (ROM/RAM) mode data from the internal ROM or RAM, when selected, will appear on the data bus after clock 31.

V_{DD}, V_{SS}, (Power Levels):

V_{SS} is the most negative supply voltage terminal and is normally connected to ground. V_{DD} is the positive supply voltage terminal. All outputs swing from V_{SS} to V_{DD}. The recommended input voltage swing is from V_{SS} to V_{DD}.

ARCHITECTURE

Fig. 2 shows a block diagram of the CDP1804AC. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following paths:

1. the external memory (multiplexed, higher-order byte first, on to 8 memory address lines)
2. the D register (either of the two bytes can be gated to D)
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register
4. to any other 16-bit scratch-pad register in the array.

The four paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

Most instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and more if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

1. designate one of the 16 registers in R to be acted upon during register operations
2. indicate to the I/O devices a command code or device-selection code for peripherals
3. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions
4. indicate the value to be loaded into P to designate a new register to be used as the program counter R(P)
5. indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

Program Counters

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table 1):

1. ALU operations
2. output instructions
3. input instructions
4. register to memory transfer
5. memory to register transfer
6. interrupt and subroutine handling.

The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the CDP1804AC architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

Data Registers

When registers in R are used to store bytes of data, instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters. The new RLDI, RLXA, RSXD, and RNX instructions also allow loading, storing, and exchanging the full 16-bit contents of the R registers without affecting the D register. The new DBNZ instruction allows decrementing and branching-on-not-zero of any 16-bit R register also without affecting the D register.

The Q Flip Flop

An internal flip flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. It can also be driven by the underflow output of the Counter/Timer. The output of Q is also available as a microprocessor output.

Register Summary

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
B	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
P	4 Bits	Designates which Register is Program Counter
X	4 Bits	Designates which Register is Data Pointer
N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
Q	1 Bit	Output Flip-Flop
CNTR	8-Bits	Counter/Timer
CH	8 Bits	Holds Counter Jam Value
MIE	1 Bit	Master Interrupt Enable
CIE	1 Bit	Counter Interrupt Enable
XIE	1 Bit	External Interrupt Enable
CIL	1 Bit	Counter Interrupt Latch

Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Master Interrupt Enable is automatically deactivated to inhibit further interrupts. The user's interrupt routine is now in control; the contents of T may be saved by means of a single SAV instruction (78) in the memory location pointed to by R(X) or the contents of T, D, and DF may be saved using a single DSAV instruction (6876). At the conclusion of the interrupt, the user's

routine may restore the pre-interrupted value of X and P with either a RET instruction (70) which permits further interrupts, or a DIS instruction (71), which disables further interrupts.

Interrupt Generation and Arbitration (See Fig. 5)

Interrupt requests can be generated from the following sources:

1. Externally through the interrupt input (Request not latched)
2. Internally due to Counter/Timer response (Request is latched)
 - a. On the transition from count (01)₁₆ to its next value (counter underflow)
 - b. On the \overline{X} transition of $\overline{EF1}$ in pulse measurement mode 1
 - c. On the \overline{X} transition of $\overline{EF2}$ in pulse measurement mode 2

For an interrupt to be serviced by the CPU, the appropriate Interrupt Enable flip-flops must be set. Thus, the External Interrupt Enable flip-flop must be set to service an external interrupt request, and the Counter Interrupt Enable flip-flop must be set to service an internal Counter/Timer interrupt request. In addition, the Master Interrupt Enable flip-flop (as used in the CDP1802A) must be set to service either type of request. All 3 flip-flops are initially enabled with the application of a hardware reset, and, can be selectively enabled or disabled with software: CIE, CID instructions for the CIE flip-flop; XIE, XID instructions for the XIE flip-flop; RET, DIS instructions for the MIE flip-flop.

Short branch instructions on Counter Interrupt (BCI) and External Interrupt (BXI) can be placed in the user's interrupt service routine to provide a means of identifying and prioritizing the interrupt source. Note, however, that since the External Interrupt request is not latched, it must remain active until the short branch is executed if this priority arbitration scheme is used.

Interrupt requests can also be polled if automatic interrupt service is not desired (MIE=0). With the Counter Interrupt and External Interrupt short branch instructions, the branch will be taken if an interrupt request is pending, regardless of the state of any of the 3 Interrupt Enable flip-flops. The latched counter interrupt request signal will be reset when the branch is taken, when the CPU is reset, or with a LDC instruction with the Counter stopped. Note that exiting a counter-initiated interrupt routine without resetting the counter interrupt latch will result in immediately re-entering the interrupt routine.




Fig. 5 - Interrupt logic-control diagram for CDP1804AC.

CDP1804AC

Counter/Timer and Controls (See Fig. 6)

This logic consists of a presettable 8-bit down-counter (Modulo N type), and a conditional divide-by-32 prescaler. After counting down to $(01)_{16}$ the counter returns to its initial value at the next count and sets the Counter Interrupt Latch. It will continue decrementing on subsequent counts. If the counter is preset to $(00)_{16}$ a full 256 counts will occur.

During a Load Counter instruction (LDC) if the counter was stopped with a STPC instruction, the counter and its holding register (CH) are loaded with the value in the D register and any previous counter interrupt is cleared. If the LDC is executed when the counter is running, the contents of the D register are loaded into the holding register (CH) only and any previous counter interrupt is not cleared. (LDC resets the Counter Interrupt Latch only when the counter is stopped). After counting down to $(01)_{16}$ the next count will load the new initial value into the counter, set the Counter Interrupt Latch, and operation will continue.

The Counter/Timer has the following five programmable modes:

1. Event Counter 1: Input to counter is connected to the $\overline{EF1}$ terminal. The high-to-low transition decrements the counter.
2. Event Counter 2: Input to counter is connected to the $\overline{EF2}$ terminal. The high-to-low transition decrements the counter.
3. Timer: Input to counter is from the divide-by-32 prescaler clocked by TPA. The prescaler is decremented on the low-to-high transition of TPA. The divide-by-32 prescaler is reset when the counter is in a mode other than the Timer mode, system reset, or stopped by a STPC.
4. Pulse Duration Measurement 1: Input to counter connected to TPA. Each low-to-high transition of

TPA decrements the counter if the input signal at $\overline{EF1}$ terminal (gate input) is low. On the transition of $\overline{EF1}$ to the positive state, the count is stopped, the mode is cleared, and the interrupt request latched. If the counter underflows while the input is low, interrupt will also be set, but counting will continue.

5. Pulse Duration Measurement 2: Operation is identical to Pulse Duration Measurement 1, except $\overline{EF2}$ is used as the gate input.


The modes can be changed without affecting the stored count.

Those modes which use $\overline{EF1}$ and $\overline{EF2}$ terminals as inputs do not exclude testing these flags for branch instructions.

The Stop Counter (STPC) instruction clears the counter mode and stops counting. The STPC instruction should be executed prior to a GEC instruction, if the counter is in the Event Counter Mode 1 or 2.

In addition to the five programmable modes, the Decrement Counter instruction (DTC) enables the user to count in software. In order to avoid conflict with counting done in other modes, the instruction should be used only after the mode has been cleared by a Stop Counter instruction.

The Enable Toggle Q instruction (ETQ) connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q output changes state. This action is independent of the counter mode and the Interrupt Enable flip-flops. The Enable Toggle Q condition is cleared by an LDC with the Counter/Timer stopped; system Reset, or a BCI with $CI=1$. Note that SEQ and REQ instructions are independent of ETQ.—they can Set or Reset Q while the counter is running.



92CM-34758

Fig. 6 - Counter/Timer diagram for CDP1804AC.


CDP1804AC

On-Chip Clock (See Figs. 7, 8 and 9)

Clock circuits may use either an external crystal or an RC network.


A typical crystal oscillator circuit is shown in Fig. 7. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance. RF (1 megohm typ.). Frequency trimming capacitors, CIN and COUT, may be required at terminals 1 and 39. For additional information on crystal oscillators, see ICAN-6565.

Because of the Schmitt Trigger input, an RC oscillator can be used as shown in Fig. 8. The frequency is approximately 1/RC (See Fig. 9).




92CS-38099

Fig. 7 - Typical 5-MHz crystal oscillator.



92CS-31056

Fig. 8 - RC network for oscillator.



92CS-34172

Fig. 9 - Nominal component values as a function of frequency for the RC oscillator.

CONTROL MODES

CLEAR	WAIT	MODE
L	L	RUN (ROM/RAM)
L	H	RESET
H	L	PAUSE
H	H	RUN (RAM ONLY)

The function of the modes are defined as follows:

RESET

The levels of the CDP1804A external signal lines will asynchronously be forced by RESET to the following states:

Q=0 SC1,SC0=0, 1 BUS 0-7=0
 EMS/M \bar{E} =INPUT (EXECUTE) MA0-7=RO.1
 MRD=1 N0, N1, N2=0, 0, 0 TPA=0
 TPB=0 MWR=1

Internal changes caused by RESET are:

I, N instruction register is cleared to 00. XIE and CIE are set to allow interrupts following initialize. CIL is cleared (any pending counter interrupt is cleared), counter is stopped, the counter mode is cleared, and ETQ is disabled.

Initialization Cycle

The first machine cycle following termination of RESET is an initialization cycle which requires 9 clock pulses.

During this cycle the CPU remains in S1 and the following additional changes occur:

- I → MIE
- X, P → T (The old value of X, P will be put into T. This only has meaning following an orderly Reset with power applied).
- X, P, RO → 0 (X, P and RO are cleared).


Interrupt and DMA servicing is suppressed during the initialization cycle. The next cycle is an S0 or an S2 but never an S1 or S3. The use of a 71 instruction followed by 00 at memory locations 0000 and 0001, may be used to reset MIE so as to preclude interrupts until ready for them.

Reset and Initialize do not affect:

- D (Accumulator)
- DF
- R1, R2, R3, R4, R5, R6, R7, R8, R9, RA, RB, RC, RD, RE, RF
- CH (Counter Holding Register)
Counter (the counter is stopped but the value is unaffected)

Power-up Reset/Run Circuits

Power-up Reset/Run (ROM/RAM) and Reset/Run (RAM only) can be realized with the circuits shown in Fig. 10 and 11.



92CS-34979

Fig. 10 - Reset/Run (ROM/RAM) diagram.

The RC time constant should be greater than the oscillator start-up time (typically 20 ms).

CDP1804AC




Fig. 11 - Reset/Run (RAM only) diagram.

PAUSE


Pause is a low power mode which stops the internal CPU timing generator and freezes the state of the processor. The CPU may be held in the Pause mode indefinitely. Hardware pause can occur at two points in a machine cycle, on the low to high transition of either TPA or TPB. A TPB pause can also be initiated by software with the execution of an IDLE instruction. In the pause mode, the oscillator continues to run but subsequent clock transitions are ignored. TPA and TPB remain at their previous state (see Fig. 3).

Pause is entered from RUN (RAM only) by dropping WAIT low, and from RUN (ROM/RAM) by raising CLEAR high. Appropriate setup and hold times must be met.


If Pause is entered while in the event counter mode, the appropriate Flag transition will continue to decrement the counter.

Hardware-initiated pause is exited to RUN (RAM only) by raising the Wait line, and the RUN (ROM/RAM) by lowering CLEAR. Pause entered with an IDLE instruction requires DMA, INTERRUPT or RESET to resume execution.

TPA PAUSE TIMING



TPB PAUSE TIMING



NOTE: PAUSE (IN CLOCK WAVEFORM) WHILE REPRESENTED HERE AS ONE CLOCK CYCLE IN DURATION, COULD BE INFINITELY LONG.

Fig. 12 - Pause mode timing waveforms.

RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition. (See Fig. 12). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

SCHMITT TRIGGER INPUTS

All inputs except BUS 0 — BUS 7 and \overline{ME} contain a Schmitt Trigger circuit, which is especially useful on the CLEAR input as a power-up RESET (See Fig. 10 and 11) and the CLOCK input (See Fig. 7 and 8).

STATE TRANSITIONS

The CDP1804AC state transitions are shown in Fig. 13. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle (INT) which requires 9 clock pulses. Reset is asynchronous and can be forced at any time.




Fig. 13 - State transition diagram.

CDP1804AC

INSTRUCTION SET

The CDP1804AC instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where
W=N or X, or P

R(W).0: Lower-order byte of R(W)

R(W).1: Higher-order byte of R(W)

Operation Notation

$M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (For Notes, see also page 17)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
MEMORY REFERENCE				
LOAD IMMEDIATE	2	LDI	F8	$M(R(P)) \rightarrow D; R(P)+1 \rightarrow R(P)$
REGISTER LOAD IMMEDIATE	5	RLDI	68CN [■]	$M(R(P)) \rightarrow R(N).1; M(R(P))+1 \rightarrow R(N).0; R(P)+2 \rightarrow R(P)$
LOAD VIA N	2	LDN	0N	$M(R(N)) \rightarrow D; \text{FOR } N \text{ NOT } 0$
LOAD ADVANCE	2	LDA	4N	$M(R(N)) \rightarrow D; R(N)+1 \rightarrow R(N)$
LOAD VIA X	2	LDX	F0	$M(R(X)) \rightarrow D$
LOAD VIA X AND ADVANCE	2	LDXA	72	$M(R(X)) \rightarrow D; R(X)+1 \rightarrow R(X)$
REGISTER LOAD VIA X AND ADVANCE	5	RLXA	686N [■]	$M(R(X)) \rightarrow R(N).1; M(R(X))+1 \rightarrow R(N).0; R(X)+2 \rightarrow R(X)$
STORE VIA N	2	STR	5N	$D \rightarrow M(RN)$
STORE VIA X AND DECREMENT	2	STXD	73	$D \rightarrow M(R(X)); R(X)-1 \rightarrow R(X)$
REGISTER STORE VIA X AND DECREMENT	5	RSXD	68AN [■]	$R(N).0 \rightarrow M(R(X)); R(N).1 \rightarrow M(R(X)-1); R(X)-2 \rightarrow R(X)$
REGISTER OPERATIONS				
INCREMENT REG N	2	INC	1N	$R(N)+1 \rightarrow R(N)$
DECREMENT REG N	2	DEC	2N	$R(N)-1 \rightarrow R(N)$
DECREMENT REG N AND LONG BRANCH IF NOT EQUAL 0	5	DBNZ	682N	$R(N)-1 \rightarrow R(N); \text{IF } R(N) \text{ NOT } 0, M(R(P)) \rightarrow R(P).1, M(R(P))+1 \rightarrow R(P).0, \text{ELSE } R(P)+2 \rightarrow R(P)$
INCREMENT REG X	2	IRX	60	$R(X)+1 \rightarrow R(X)$
GET LOW REG N	2	GLO	8N	$R(N).0 \rightarrow D$
PUT LOW REG N	2	PLO	AN	$D \rightarrow R(N).0$
GET HIGH REG N	2	GHI	9N	$R(N).1 \rightarrow D$
PUT HIGH REG N	2	PHI	BN	$D \rightarrow R(N).1$
REGISTER N TO REGISTER X COPY	4	RNX	68BN [■]	$R(N) \rightarrow R(X)$
LOGIC OPERATIONS (Note 5)				
OR	2	OR	F1	$M(R(X)) \text{ OR } D \rightarrow D$
OR IMMEDIATE	2	ORI	F9	$M(R(P)); \text{OR } D \rightarrow D; R(P)+1 \rightarrow R(P)$
EXCLUSIVE OR	2	XOR	F3	$M(R(X)) \text{ XOR } D \rightarrow D$
EXCLUSIVE OR IMMEDIATE	2	XRI	FB	$M(R(P)); \text{XOR } D \rightarrow D; R(P)+1 \rightarrow R(P)$
AND	2	AND	F2	$M(R(X)) \text{ AND } D \rightarrow D$
AND IMMEDIATE	2	ANI	FA	$M(R(P)) \text{ AND } D \rightarrow D; R(P)+1 \rightarrow R(P)$
SHIFT RIGHT	2	SHR	F6	SHIFT D RIGHT, LSB(D) \rightarrow DF, 0 \rightarrow MSB(D)
SHIFT RIGHT WITH CARRY	2	SHRC	76 [▲]	SHIFT D RIGHT, LSB(D) \rightarrow DF, DF \rightarrow MSB(D)
RING SHIFT RIGHT	2	RSHR		
SHIFT LEFT	2	SHL	FE	SHIFT D LEFT, MSB(D) \rightarrow DF, 0 \rightarrow LSB(D)

[■]Previous contents of T register are destroyed during instruction execution.

[▲]This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

CDP1804AC

Table I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
LOGIC OPERATIONS (Note 5) (Cont'd)				
SHIFT LEFT WITH CARRY	2	SHLC	7E [▲]	SHIFT D LEFT, MSB(D)→DF, DF→LSB(D)
RING SHIFT LEFT	2	RSHL		
ARITHMETIC OPERATIONS (Note 5)				
ADD	2	ADD	F4	M(R(X))+D→DF, D
DECIMAL ADD	4	DADD	68F4	M(R(X))+D→DF, D DECIMAL ADJUST→DF, D
ADD IMMEDIATE	2	ADI	FC	M(R(P))+D→DF, D; R(P)+1→R(P)
DECIMAL ADD IMMEDIATE	4	DADI	68FC	M(R(P))+D→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
ADD WITH CARRY	2	ADC	74	M(R(X))+D+DF→DF, D
DECIMAL ADD WITH CARRY	4	DADC	6874	M(R(X))+D+DF→DF, D DECIMAL ADJUST→DF, D
ADD WITH CARRY, IMMEDIATE	2	ADCI	7C	M(R(P))+D+DF→DF, D
DECIMAL ADD WITH CARRY, IMMEDIATE	4	DACI	687C	M(R(P))+D+DF→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
SUBTRACT D	2	SD	F5	M(R(X))-D→DF, D
SUBTRACT D IMMEDIATE	2	SDI	FD	M(R(P))-D→DF, D; R(P)+1→R(P)
SUBTRACT D WITH BORROW	2	SDB	75	M(R(X))-D-(NOT DF)→DF, D
SUBTRACT D WITH BORROW, IMMEDIATE	2	SDBI	7D	M(R(P))-D-(NOT DF)→DF, D; R(P)+1→R(P)
SUBTRACT MEMORY	2	SM	F7	D-M(R(X))→DF, D
DECIMAL SUBTRACT MEMORY	4	DSM	68F7	D-M(R(X))→DF, D DECIMAL ADJUST→DF, D
SUBTRACT MEMORY IMMEDIATE	2	SMI	FF	D-M(R(P))→DF, D; R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY, IMMEDIATE	4	DSMI	68FF	D-M(R(P))→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
SUBTRACT MEMORY WITH BORROW	2	SMB	77	D-M(R(X))-(NOT DF)→DF, D
DECIMAL SUBTRACT MEMORY WITH BORROW	4	DSMB	6877	D-M(R(X))-(NOT DF)→DF, D DECIMAL ADJUST→DF, D
SUBTRACT MEMORY WITH BORROW, IMMEDIATE	2	SMBI	7F	D-M(R(P))-(NOT DF)→DF, D R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY WITH BORROW, IMMEDIATE	4	DSBI	687F	D-M(R(P))-(NOT DF)→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
BRANCH INSTRUCTIONS — SHORT BRANCH				
SHORT BRANCH	2	BR	30	M(R(P))→R(P).0
NO SHORT BRANCH (SEE SKP)	2	NBR	38 [▲]	R(P)+1→R(P)
SHORT BRANCH IF D = 0	2	BZ	32	IF D = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF D NOT 0	2	BNZ	3A	IF D NOT 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)

[▲]This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

Table I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
BRANCH INSTRUCTIONS — SHORT BRANCH (Cont'd)				
SHORT BRANCH IF DF = 1	2	BDF	33▲	IF DF = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF POS OR ZERO	2	BPZ		
SHORT BRANCH IF EQUAL OR GREATER	2	BGE		
SHORT BRANCH IF DF = 0	2	BNF	3B▲	IF D = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF MINUS	2	BM		
SHORT BRANCH IF LESS	2	BL		
SHORT BRANCH IF Q = 1	2	BQ	31	IF Q = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF Q = 0	2	BNQ	39	IF Q = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF1 = 1 (EF1 = V _{SS})	2	B1	34	IF EF1 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF1 = 0 (EF1 = V _{DD})	2	BN1	3C	IF EF1 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2 = 1 (EF2 = V _{SS})	2	B2	35	IF EF2 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2 = 0 (EF2 = V _{DD})	2	BN2	3D	IF EF2 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3 = 1 (EF3 = V _{SS})	2	B3	36	IF EF3 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3 = 0 (EF3 = V _{DD})	2	BN3	3E	IF EF3 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4 = 1 (EF4 = V _{SS})	2	B4	37	IF EF4 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4 = 0 (EF4 = V _{DD})	2	BN4	3F	IF EF4 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH ON COUNTER INTERRUPT	3	BCI	683E*	IF CI=1, M(R(P))→R(P).0; 0→CI ELSE R(P)+1→R(P)
SHORT BRANCH ON EXTERNAL INTERRUPT	3	BXI	683F	IF XI=1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
BRANCH INSTRUCTIONS — LONG BRANCH				
LONG BRANCH	3	LBR	C0	M(R(P))→R(P).1, M(R(P)+1)→R(P).0
NO LONG BRANCH (SEE LSKP)	3	NLBR	C8▲	R(P)+2→R(P)
LONG BRANCH IF D = 0	3	LBZ	C2	IF D = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	3	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF = 1	3	LBDF	C3	IF DF = 1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF = 0	3	LBNF	CB	IF DF = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q = 1	3	LBQ	C1	IF Q = 1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q = 0	3	LBNQ	C9	IF Q = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)

▲ This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

• ETQ cleared by LDC with the Counter/Timer stopped, reset of CPU, or BCI • (CI=1).

CI = Counter Interrupt, XI = External Interrupt.

CDP1804AC

Table I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
SKIP INSTRUCTIONS				
SHORT SKIP (SEE NBR)	2	SKP	38 [▲]	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	3	LSKP	C8 [▲]	R(P)→R(P)
LONG SKIP IF D = 0	3	LSZ	CE	IF D = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF D NOT 0	3	LSNZ	C6	IF D NOT 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF = 1	3	LSDF	CF	IF DF = 1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF = 0	3	LSNF	C7	IF DF = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q = 1	3	LSQ	CD	IF Q = 1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q = 0	3	LSNQ	C5	IF Q = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF MIE = 1	3	LSIE	CC	IF MIE = 1, R(P)+2→R(P) ELSE CONTINUE
CONTROL INSTRUCTIONS				
IDLE	2	IDL	00 [#]	STOP ON TPB; WAIT FOR DMA OR INTERRUPT; BUS FLOATS
NO OPERATION	3	NOP	C4	CONTINUE
SET P	2	SEP	DN	N→P
SET X	2	SEX	EN	N→X
SET Q	2	SEQ	7B	1→Q
RESET Q	2	REQ	7A	0→Q
PUSH X, P TO STACK	2	MARK	79	(X, P)→T; (X, P)→M(R(2)) THEN P→X; R(2)→1→R(2)
TIMER/COUNTER INSTRUCTIONS				
LOAD COUNTER	3	LDC	6806 [*]	CNTR STOPPED: D→CH, CNTR; 0=C1.CNTR RUNNING; D→CH
GET COUNTER	3	GEC	6808	CNTR→D
STOP COUNTER	3	STPC	6800	STOP CNTR CLOCK; 0→÷32 PRESCALER
DECREMENT TIMER/COUNTER	3	DTC	6801	CNTR-1→CNTR
SET TIMER MODE AND START	3	STM	6807	TPA÷32→CNTR
SET COUNTER MODE 1 AND START	3	SCM1	6805	EF1→CNTR CLOCK
SET COUNTER MODE 2 AND START	3	SCM2	6803	EF2→CNTR CLOCK
SET PULSE WIDTH MODE 1 AND START	3	SPM1	6804	TPA.EF1→CNTR CLOCK; EF1 ✗ STOPS COUNT
SET PULSE WIDTH MODE 2 AND START	3	SPM2	6802	TPA.EF2→CNTR CLOCK; EF2 ✗ STOPS COUNT
ENABLE TOGGLE Q	3	ETQ	6809 [*]	IF CNTR = 01 • NEXT CNTR CLOCK ✗ : Q→Q

[▲]This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[#]An IDLE instruction initiates an S1 cycle. All external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD, MWR, EMS are set to a logic '1' and the data bus floats. The processor will continue to IDLE until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and the normal operation is resumed. (To respond to an INTERRUPT during an IDLE, MIE and either CIE or XIE must be enabled).

^{*} ETQ cleared by LDC with the Counter/Timer stopped, reset of CPU or BCI · (CI = 1).

CI = Counter Interrupt, XI = External Interrupt.

Table I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
INTERRUPT CONTROL				
EXTERNAL INTERRUPT ENABLE	3	XIE	680A	1→XIE
EXTERNAL INTERRUPT DISABLE	3	XID	680B	0→XIE
COUNTER INTERRUPT ENABLE	3	CIE	680C	1→CIE
COUNTER INTERRUPT DISABLE	3	CID	680D	0→CIE
RETURN	2	RET	70	M(R(X))→X, P; R(X)+1→R(X); 1→MIE
DISABLE	2	DIS	71	M(R(X))→X, P; R(X)+1→R(X); 0→MIE
SAVE	2	SAV	78	T→M(R(X))
SAVE T, D, DF	6	DSAV	6876 [■]	R(X)-1→R(X), T→M(R(X)), R(X)-1→R(X), D→M(R(X)), R(X)-1→R(X), SHIFT D RIGHT WITH CARRY, D→M(R(X))
INPUT-OUTPUT BYTE TRANSFER				
OUTPUT 1	2	OUT 1	61	M(R(X))→BUS; R(X)+1→R(X); N LINES = 1
OUTPUT 2	2	OUT 2	62	M(R(X))→BUS; R(X)+1→R(X); N LINES = 2
OUTPUT 3	2	OUT 3	63	M(R(X))→BUS; R(X)+1→R(X); N LINES = 3
OUTPUT 4	2	OUT 4	64	M(R(X))→BUS; R(X)+1→R(X); N LINES = 4
OUTPUT 5	2	OUT 5	65	M(R(X))→BUS; R(X)+1→R(X); N LINES = 5
OUTPUT 6	2	OUT 6	66	M(R(X))→BUS; R(X)+1→R(X); N LINES = 6
OUTPUT 7	2	OUT 7	67	M(R(X))→BUS; R(X)+1→R(X); N LINES = 7
INPUT 1	2	INP 1	69	BUS→M(R(X)); BUS→D; N LINES = 1
INPUT 2	2	INP 2	6A	BUS→M(R(X)); BUS→D; N LINES = 2
INPUT 3	2	INP 3	6B	BUS→M(R(X)); BUS→D; N LINES = 3
INPUT 4	2	INP 4	6C	BUS→M(R(X)); BUS→D; N LINES = 4
INPUT 5	2	INP 5	6D	BUS→M(R(X)); BUS→D; N LINES = 5
INPUT 6	2	INP 6	6E	BUS→M(R(X)); BUS→D; N LINES = 6
INPUT 7	2	INP 7	6F	BUS→M(R(X)); BUS→D; N LINES = 7
CALL AND RETURN				
STANDARD CALL	10	SCAL	688N [■]	R(N).0→M(R(X)); R(N).1→M(R(X)-1); R(X)-2→R(X); R(P)→R(N); THEN M(R(N))→R(P).1; M(R(N)+1)→R(P).0; R(N)+2→R(N)
STANDARD RETURN	8	SRET	689N [■]	R(N)→R(P); M(R(X)+1)→R(N).1; M(R(X)+2)→R(N).0; R(X)+2→R(X)

[■] Previous contents of T register are destroyed during instruction execution.

CDP1804AC

NOTES FOR TABLE I

1. Long-Branch, Long-Skip and No Op instructions require three cycles to complete (1 fetch + 2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a. Branch unconditionally
- b. Test for $D=0$ or $D\neq 0$
- c. Test for $DF=0$ or $DF=1$
- d. Test for $Q=0$ or $Q=1$
- e. Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and-low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.

The short branch instruction can:

- a. Branch unconditionally
- b. Test for $D=0$ or $D\neq 0$
- c. Test for $DF=0$ or $DF=1$
- d. Test for $Q=0$ or $Q=1$
- e. Test the status (1 or 0) of the four EF flags
- f. Effect an unconditional no branch
- g. Test for counter or external interrupts (BCI, BXI)

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch + 2 execute).

They can:

- a. Skip unconditionally
- b. Test for $D=0$ or $D\neq 0$
- c. Test for $DF=0$ or $DF=1$
- d. Test for $Q=0$ or $Q=1$
- e. Test for $MIE=1$

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by fetching the next instruction in sequence.

4. Instruction 6800 through 68FF take a minimum of 3 machine cycles and up to a maximum of 10 machine cycles. In all cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two-byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle.

5. Arithmetic Operations:

The arithmetic and shift operations are the only instructions that can alter the content of DF. The syntax '(NOT DF)' denotes the subtraction of the borrow.

Binary Operations:

After an ADD instruction —

DF=1 denotes a carry has occurred. Result is greater than FF₁₆.

DF=0 denotes a carry has not occurred.

After a SUBTRACT instruction —

DF=1 denotes no borrow. D is a true positive number.

DF=0 denotes a borrow. D is in two's complement form.

Binary Coded Decimal Operations:

After a BCD ADD instruction —

DF=1 denotes a carry has occurred. Result is greater than 99₁₀.

DF=0 denotes a carry has not occurred.

After a BCD SUBTRACT instruction —

DF=1 denotes no borrow. D is a true positive decimal number.

(Example)	99	D	
	-88	M(R(X))	
	11	D	DF=1

DF=0 denotes a borrow. D is in ten's complement form.

(Example)	88	D	
	-99	M(R(X))	
	89	D	DF=0

89 is the ten's complement of 11, which is the correct answer (with a minus value denoted by DF=0).




Fig. 14 - Objective dynamic timing waveforms for CDP1804AC.

CDP1804AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$; $C_L = 50$ pF; Input $t_r, t_f = 10$ ns;
Input Pulse Levels = 0.1 V to $V_{DD} - 0.1$ V; $V_{DD} = 5$ V, $\pm 5\%$.

CHARACTERISTIC	LIMITS		UNITS	
	CDP1804AC			
	Typ.*	Max.		
Propagation Delay Times:				
Clock to TPA, TPB	t_{PLH}, t_{PHL}	150	275	ns
Clock-to-Memory High-Address Byte	t_{PLH}, t_{PHL}	325	550	
Clock-to-Memory Low-Address Byte	t_{PLH}, t_{PHL}	275	450	
Clock to \overline{MRD}	t_{PLH}, t_{PHL}	200	325	
Clock to \overline{MWR}	t_{PLH}, t_{PHL}	150	275	
Clock to (CPU DATA to BUS)	t_{PLH}, t_{PHL}	375	625	
Clock to State Code	t_{PLH}, t_{PHL}	225	400	
Clock to Q	t_{PLH}, t_{PHL}	250	425	
Clock to N	t_{PLH}, t_{PHL}	250	425	
Clock to Internal RAM Data to BUS	t_{PLH}, t_{PHL}	420	650	
Clock to \overline{EMS}	t_{PLH}, t_{PHL}	275	450	
Minimum Set Up and Hold Times:■				
Data Bus Input Set-Up	t_{SU}	-100	0	ns
Data Bus Input Hold	t_H	125	225	
\overline{DMA} Set-Up	t_{SU}	-75	0	
\overline{DMA} Hold	t_H	100	175	
\overline{ME} Set-Up	t_{SU}	125	225	
\overline{ME} Hold	t_H	0	50	
Interrupt Set-Up	t_{SU}	-100	0	
Interrupt Hold	t_H	100	175	
\overline{WAIT} Set-Up	t_{SU}	20	50	
EF1-4 Set-Up	t_{SU}	-125	0	
EF1-4 Hold	t_H	175	300	
Minimum Pulse Width Times:■				
\overline{CLEAR} Pulse Width	t_{WL}	100	175	ns
\overline{CLOCK} Pulse Width	t_{WL}	75	100	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

■Maximum limits of minimum characteristics are the values above which all devices function.

TIMING SPECIFICATIONS as a function of T ($T = 1/f_{\text{clock}}$) at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5$ V, $\pm 5\%$.

CHARACTERISTIC	LIMITS		UNITS	
	CDP1804AC			
	Min.	Typ.●		
High-Order Memory-Address Byte Set-Up to TPA $\overline{\chi}$ Time	t_{SU}	2T-275	2T-175	ns
\overline{MRD} to TPA $\overline{\chi}$	t_{SU}	T/2-100	T/2-75	
High-Order Memory-Address Byte Hold After TPA Time	t_H	T/2+100	T/2+75	
Low-Order Memory-Address Byte Hold After WR Time	t_H	T+240	T+180	
CPU Data to Bus Hold After WR Time	t_H	T+150	T+110	
Required Memory Access Time Address to Data	t_{ACC}	4.5T-440	4.5T-330	

●Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

CDP1804AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES	
S1	RESET			0→Q,I,N, COUNTER PRESCALER, CIL; 1→CIE, XIE	00	UNDEFINED	1	1	0	
	INITIALIZE NOT PROGRAMMER ACCESSIBLE			X, P→T THEN 0→X, P; 1→MIE, 0000→R0	00A	UNDEFINED	1	1	0	
S0	FETCH			MRP→I, N; RP+1→RP	MRP	RP	0	1	0	
S1	0	0	IDL	STOP AT TPB WAIT FOR DMA OR INT	HIGH Z	RO	1	1	0	
	0	1-F	LDN	MRN→D	MRN	RN	0	1	0	
	1	0-F	INC	RN+1→RN	HIGH Z	RN	1	1	0	
	2	0-F	DEC	RN-1→RN	HIGH Z	RN	1	1	0	
	3	0-F	SHORT BRANCH	TAKEN: MRP→RP.0 NOT TAKEN: RP+1→RP	MRP	RP	0	1	0	
	4	0-F	LDA	MRN→D; RN+1→RN	MRN	RN	0	1	0	
	5	0-F	STR	D→MRN	D	RN	1	0	0	
	6	0	IRX	RX+1→RX	MRX	RX	1	1	0	
	6	1		OUT 1	MRX→BUS; RX+1→RX	MRX	RX	0	1	1
		2		OUT 2						2
		3		OUT 3						3
		4		OUT 4						4
		5		OUT 5						5
		6		OUT 6						6
		7		OUT 7						7
	F	9		INP 1	BUS→MRX, D	DATA FROM I/O DEVICE	RX	1	0	1
		A		INP 2						2
		B		INP 3						3
		C		INP 4						4
		D		INP 5						5
E			INP 6	6						
F			INP 7	7						
7	0		RET	MRX→X,P; RX+1→RX 1→MIE	MRX	RX	0	1	0	
	1		DIS	MRX→X,P; RX+1→RX 0→MIE	MRX	RX	0	1	0	
	2		LDXA	MRX→D; RX+1→RX	MRX	RX	0	1	0	
	3		STXD	D→MRX; RX-1→RX	D	RX	1	0	0	
	4		ADC	MRX+D+DF→DF, D	MRX	RX	0	1	0	
	5		SDB	MRX→D-DFN→DF, D	MRX	RX	0	1	0	
	6		SHRC	LSB(D)→DF; DF→MSB(D)	HIGH Z	RX	1	1	0	
	7		SMB	D→MRX→DFN→DF, D	MRX	RX	0	1	0	
	8		SAV	T→MRX	T	RX	1	0	0	
	9		MARK	X,P→T, MR2; P→X R2-1→R2	T	R2	1	0	0	
	A		REQ	0→Q	HIGH Z	RP	1	1	0	
	B		SEQ	1→Q	HIGH Z	RP	1	1	0	
	C		ADCI	MRP+D+DF→DF, D; RP+1	MRP	RP	0	1	0	
	D		SDBI	MRP-D-DFN→DF, D; RP+1	MRP	RP	0	1	0	
	E		SHLC	MSB(D)→DF; DF→LSB(D)	HIGH Z	RP	1	1	0	
	F		SMBI	D-MRP-DFN→DF, D; RP+1	MRP	RP	0	1	0	
	8	0-F	GLO	RN.0→D	RN.0	RN	1	1	0	
9	0-F	GHI	RN.1→D	RN.1	RN	1	1	0		
A	0-F	PLO	D→RN.0	D	RN	1	1	0		
B	0-F	PHI	D→RN.1	D	RN	1	1	0		

▲ = Data bus floats for first 2-1/2 clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

CDP1804AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES					
S1#1	C	0-3, 8-B	LONG BRANCH	TAKEN: MRP-B; RP+1-RP	MRP	RP	0	1	0					
#2				TAKEN: B-RP.1; MRP-RP.0	M(RP+1)	RP+1	0	1	0					
S1#1				NOT TAKEN: RP+1-RP	MRP	RP	0	1	0					
#2				NOT TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0					
S1#1		5 6 7 C D E F	LONG SKIP	TAKEN: RP+1-RP	MRP	RP	0	1	0					
#2				TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0					
S1#1				NOT TAKEN: NO OPERATION	MRP	RP	0	1	0					
#2				NOT TAKEN: NO OPERATION	M(RP+1)	RP+1	0	1	0					
S1#1				4	NOP	NO OPERATION	MRP	RP	0	1	0			
#2						NO OPERATION	M(RP+1)	RP+1	0	1	0			
S1	D	0-F	SEP	N-P	NN	RN	1	1	0					
	E	0-F	SEX	N-X	NN	RN	1	1	0					
	F	0	LDX	MRX-D	MRX	RX	0	1	0					
		1	OR	MRX OR D-D	MRX	RX	0	1	0					
		2	AND	MRX AND D-D										
		3	XOR	MRX XOR D-D										
		4	ADD	MRX+D-DF, D										
		5	SD	MRX-D-DF, D										
		7	SM	D-MRX-DF; D										
		6	SHR	LSB(D)-DF; 0-MSB(D)						HIGH Z	RX	1	1	0
		8	LDI	MRP-D; RP+1-RP						MRP	RP	0	1	0
		9	ORI	MRP OR D-D; RP+1-RP										
	A	ANI	MRP AND D-D; RP+1-RP											
	B	XRI	MRP XOR D-D; RP+1-RP											
C	ADI	MRP+D-DF, D; RP+1-RP												
D	SDI	MRP-D-DF, D; RP+1-RP												
F	SMI	D-MRP-DF, D; RP+1-RP												
E	SHL	MSB(D)-DF; 0-LSB(D)	HIGH Z	RP	1	1	0							
S2	DMA IN			BUS-MR0; R0+1-R0	DATA FROM I/O DEVICE	R0	1	0	0					
	DMA OUT			MR0-BUS; R0+1-R0	MR0	R0	0	1	0					
S3	INTERRUPT			X,P-T; 0-MIE 1-P; 2-X	HIGH Z	RN	1	1	0					

CDP1804AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES
THE FOLLOWING ARE ALL LINKED INSTRUCTIONS									
"68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH									
S1	0	0	STPC	STOP COUNTER CLOCK; 0→32 PRESCALER	HIGH Z	R0	1	1	0
		1	DTC	CNTR-1→CNTR	HIGH Z	R1	1	1	0
		2	SPM2	CNTR-1 ON EF2 AND TPA	HIGH Z	R2	1	1	0
		3	SCM2	CNTR-1 ON EF2 0 TO 1	HIGH Z	R3	1	1	0
		4	SPM1	CNTR-1 ON EF1 AND TPA	HIGH Z	R4	1	1	0
		5	SCM1	CNTR-1 ON EF1 0 TO 1	HIGH Z	R5	1	1	0
		6	LDC	CNTR STOPPED: D→CH, CNTR; 0→CI CNTR RUNNING: D→CH	D	R6	1	1	0
		7	STM	CNTR-1 ON TPA→32	HIGH Z	R7	1	1	0
		8	GEC	CNTR→D	CNTR	R8	1	1	0
		9	ETQ	IF CNTR THRU 0: Q→Q	HIGH Z	R9	1	1	0
		A	XIE	1→XIE	HIGH Z	RA	1	1	0
		B	XID	0→XIE	HIGH Z	RB	1	1	0
		C	CIE	1→CIE	HIGH Z	RC	1	1	0
D	CID	0→CIE	HIGH Z	RD	1	1	0		
S1#1	2	0-F	DBNZ	RN-1→RN	HIGH Z	RN	1	1	0
#2				MRP→B; RP+1→RP	MRP	RP	0	1	0
#3				TAKEN: B→RP.1, MRP→RP.0 NOT TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
S1	3	E	BCI	TAKEN: MRP→RP.0; 0→CI NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
		F	BXI	TAKEN: MRP→RP.0 NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
S1#1	6	0-F	RLXA	MRX→B, RX+1→RX	MRX	RX	0	1	0
#2				B→T; MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#3				B, T→RN.0, RN.1	HIGH Z	RN	1	1	0
S1#1	7	4	DADC	MRX+D+DF→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	1
S1#1	7	6	DSAV	RX-1→RX	HIGH Z	RX	1	1	0
#2				T→MRX; RX-1→RX	T	RX-1	1	0	0
#3				D→MRX; RX-1→RX SHIFT D RIGHT WITH CARRY	D	RX-2	1	0	0
#4				D→MRX	D	RX-3	1	0	0
S1#1	7	7	DSMB	D→MRX-(NOT DF)→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	0
S1#1	7	C	DACI	MRP+D+DF→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0
S1#1	7	F	DSBI	D→MRP-(NOT DF)→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0
S1#1	8	0-F	SCAL	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				T→MRX; RX-1→RX	RN.0	RX	1	0	0
#3				B→MRX, RX-1→RX	RN.1	RX-1	1	0	0
#4				RP.0, RP.1→T, B	HIGH Z	RP	1	1	0
#5				B, T→RN.1, RN.0	HIGH Z	RN	1	1	0
#6				MRN→B; RN+1→RN	MRP	RP	0	1	0
#7				B→T; MRN→B; RN+1→RN	M(RP+1)	RP+1	0	1	0
#8				B, T→RP.0, RP.1	HIGH Z	RP	1	1	0

CDP1804AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES
THE FOLLOWING ARE ALL LINKED INSTRUCTIONS									
"68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH									
S1#1	9	0-F	SRET	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				RX+1→RX	HIGH Z	RX	1	1	0
#3				B, T→RP.1, RP.0	HIGH Z	RP	1	1	0
#4				MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#5				B→T; MRX→B	M(RX+1)	RX+2	0	1	0
#6				B, T→RN.0, RN.1	HIGH Z	RN	1	1	0
S1#1	A	0-F	RSXD	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				T→MRX; RX-1→RX	RN.0	RX	1	0	0
#3				B→MRX; RX-1→RX	RN.1	RX-1	1	0	0
S1#1	B	0-F	RNX	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				B, T→RX.1, RX.0	HIGH Z	RX	1	1	0
S1#1	C	0-F	RLDI	MRP→B; RP+1→RP	MRP	RP	0	1	0
#2				B→T; MRP→B; RP+1→RP	M(RP+1)	RP+1	0	1	0
#3				B, T→RN.0, RN.1; RP+1→RP	HIGH Z	RN	1	1	0
S1#1	F	4	DADD	MRX→D→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	0
S1#1	F	7	DSM	D→MRX→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	0
S1#1	F	C	DADI	MRP→D→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0
S1#1	F	F	DSMI	D→MRP→DF, D RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0

Instruction Summary

N																	
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	IDL	LDN															
1	INC																
2	DEC																
3	BR	BQ	BZ	BDF	B1	B2	B3	B4	SKP	BNQ	BNZ	BNF	BN1	BN2	BN3	BN4	
4	LDA																
5	STR																
6	IRX	OUT							*	INP							
7	RET	DIS	LDXA	STXD	ADC	SDB	SHRC	SMB	SAV	MARK	REQ	SEQ	ADCI	SDBI	SHLC	SMBI	
8	GLO																
9	GHI																
A	PLO																
B	PHI																
C	LBR	LBQ	LBZ	LBDF	NOP	LSNQ	LSNZ	LSNF	LSKP	LBNQ	LBNZ	LBNF	LSIE	LSQ	LSZ	LSDF	
D	SEP																
E	SEX																
F	LDX	OR	AND	XOR	ADD	SD	SHR	SM	LDI	ORI	ANI	XRI	ADI	SDI	SHL	SMI	
'68' LINKED OPCODES (DOUBLE FETCH)																	
0	STPC	DTC	SPM2	SCM2	SPM1	SCM1	LDC	STM	GEC	ETQ	XIE	XID	CIE	CID	—	—	
2	DBNZ																
3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	BCI	BXI	
6	RLXA																
7	—	—	—	—	DADC	—	DSAV	DSMB	—	—	—	—	DACI	—	—	DSBI	
8	SCAL																
9	SRET																
A	RSXD																
B	RNX																
C	RLDI																
F	—	—	—	—	DADD	—	—	DSM	—	—	—	—	DADI	—	—	DSMI	

* '68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.

CDP1804AC

CDP1804AC Mask-Programming

The ROM pattern for the CDP1804AC may be submitted on a suitable media, such as a punched card deck, floppy diskette, or EPROM as outlined below in the Programming Options

In addition to specifying the 2K-byte ROM pattern, the address space for the ROM and RAM must also be defined. The locations of ROM and RAM in the CDP1804AC are determined by AND-gate decoders which decode the upper memory addresses and are programmable at the time of ROM pattern masking during device fabrication. The logical

values of the decoder inputs are selectable as 1 or P (positive), 0 or N (negative), or X (don't care). A 5-bit decoder is used for the ROM selection, so the ROM can be placed at one or more of the 32 available 2K-byte blocks within the 65,536 locations of memory. Similarly, the RAM has a 10-bit decoder and can be selected at one or more of the available 64-byte blocks. If the RAM is located within the ROM space, only the RAM will be enabled at the locations where both are mapped. The RAM may also be selectively disabled.

Programming Options

Address Options

The logic levels of high-order address bits are mask programmable in the CDP1804AC. The high (1), low (0), or "don't care" (X) logic status of the high-order address bits is dependent upon the desired starting address of the 2K-byte ROM block and the 64-byte RAM block. The desired logic levels for the high-order address bits (A15 through A6) can be selected by use of the ROM information sheet, as follows:

1. Translate the upper five hexadecimal starting address of the ROM block into binary.

2. Translate the upper ten hexadecimal starting addresses of the RAM block into binary.
3. Circle the corresponding 1 or 0 in columns 28 through 43 on the ROM Information Sheet, Part B.

Multiple mapping can be achieved by choosing X (don't care) for one or more of the high-order address lines; this choice will cause the ROM or RAM block to appear in more than one location in the 64K memory space. The RAM may also be disabled completely by programming the RAM enable bit (Col. 43) to a 0.

SPECIAL NOTE

Indicate your RAM starting address on the ROM information sheet, circling the address blocks under the RAM heading.

Data Programming Instructions

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instruction. Programming instructions may be submitted in any one of three ways, as follows:

1. Computer card deck — use standard 80-column computer punch cards.
2. Floppy diskette — diskette information must be generated on an RCA CDP1800-series microprocessor development system.

3. Master device — a ROM, PROM, or EPROM that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

Computer Card Method

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

Title Card

Column No.	Data
1	Punch T
2-5	leave blank
6-30	*Customer Name (start at 6)
31-34	*leave blank
35-54	*Customer Address or Division (start at 35)
55-58	*leave blank
59-63	*RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	*leave blank
65-71	*RCA device type, without CDP prefix (e.g., 1804ACE)
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis)
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number; the first deck should be numbered 01

- See ROM Information Sheet (Part A)

Data Programming Instructions (Cont'd)

Option Card

Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type.	
Column No.	Data
1-6	Punch the word OPTION
7	leave blank
8-17	Punch CDP1804A
18-27	leave blank
28-43	Punch 1, 0, X, or leave blank per ROM Information Sheet (Part B)
44-78	leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

Data-Format Card

The data-format card specifies the form in which the data is to be entered into ROM.	
Column No.	Data
1-11	Punch the words DATA FORMAT
12	leave blank
13-15	Punch the letters HEX
16	leave blank
17-19	Punch POS
20-78	leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

Data Cards

The data cards contain the hexadecimal data to be programmed into the ROM device. Each card must contain the starting address plus sixteen words of data in clusters of four hex digits.			
Column No.	Data	Column No.	Data
1-4	Punch the starting address in hexadecimal for the following data.*	26-27	2 hex digits of 9th WORD
5	Blank	28-29	2 hex digits of 10th WORD
6-7	2 hex digits of 1st WORD	30	Blank
8-9	2 hex digits of 2nd WORD	31-32	2 hex digits of 11th WORD
10	Blank	33-34	2 hex digits of 12th WORD
11-12	2 hex digits of 3rd WORD	35	Blank
13-14	2 hex digits of 4th WORD	36-37	2 hex digits of 13th WORD
15	Blank	38-39	2 hex digits of 14th WORD
16-17	2 hex digits or 5th WORD	40	Blank
18-19	2 hex digits of 6th WORD	41-42	2 hex digits of 15th WORD
20	Blank	43-44	2 hex digits of 16th WORD
21-22	2 hex digits of 7th WORD	45	Semicolon, blank if last card
23-24	2 hex digits of 8th WORD	46-78	Blank
25	Blank	79-80	Punch 2 decimal digits as in title card

*The address block must be contiguous starting at an even-numbered address. (See Sample Card-Deck Printout on page 28.)
Column 4 must be zero.

To minimize power consumption, all unused ROM locations should contain zeros.

CDP1804AC

ROM Information Sheet

How is ROM pattern being submitted to RCA?

- check one **Computer Cards** (Complete parts B and C)
Floppy Diskette (Complete parts A, B, C, and E)
Master Device (PROM) (Complete parts A, B, C, and D)

PART A	6-30	Customer Name (start at left)													
	35-54	Address or Division													
	59-63	RCA Custom Number (obtained from RCA Sales Office)													
	65-71	ROM Type without CDP prefix (e.g., 1804ACE)													



PART B	INTERNAL MEMORY	ROM					RAM										RAM
	INTERNAL ADDRESS	A15	A14	A13	A12	A11	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	ENABLE
	COL#	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43
	OPTIONS (circle one)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	1=active high	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0=active low	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	-
	X=don't care	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	-

PART C	Starting address of CDP1804AC ROM and RAM blocks (in Hex)									
	ROM	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	RAM	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>

PART D	If a master device is submitted, state type of ROM/PROM:									
	Starting and last address of data block in the Master Device (in Hex).									
	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>

PART E	If a diskette is submitted, check type of RCA Development System used.									
	<input type="checkbox"/> MS2000	<input type="checkbox"/> CDP18S005	<input type="checkbox"/> CDP18S007	<input type="checkbox"/> CDP18S008						
	Specify: Track# <input type="text"/>		Specify: File Name: _____							
	Software program used: (check one)					Software program used: (check one)				
	<input type="checkbox"/> ROM SAVE	<input type="checkbox"/> SAVE PROM	<input type="checkbox"/> MEM SAVE	<input type="checkbox"/> SAVE PROM						

CDP1804PCE, CDM5332PE

Micro Concurrent Pascal CMOS Microcomputer and Extension

Features:

- *Micro Concurrent Pascal (mCP) interpreter code*
- *Many of the instructions are I/O control specific*
- *1800-Series CMOS benefits and technology*
- *On-board p-code interpreter*
- *Eliminates need for disk-based system*
- *Substantial reduction in code space required for run-time routine*
- *Lower parts count for equivalent functions*


Benefits:

- *Allow multi-tasking in an interpreter driven system*
- *Code directed at functions in the system (simplify control)*
- *Up to 64K addressing capability*
- *Five times faster software development than assembly language*
- *Substantial cost reduction - (system portability, IC's instead of diskette)*

The CDP1804PCE 8-bit Microcomputer and the CDM5332PE 4K x 8 ROM are a CMOS preprogrammed two-chip firmware set developed by RCA. The two-chip set contains a pseudo-code (p-code) interpreter that facilitates the use of a high-level language called Micro Concurrent Pascal (mCP) in end-use systems. The interpreter is divided into two sections: core and extension. The first section of the interpreter, **core**, resides in the on-chip 2K ROM of the CDP1804PCE. The second section of the interpreter, **extension**, is provided

by an external 4K ROM (CDM5332PE) designed to work with the core, and extends support to the complete mCP language.

For additional information refer to RCA publications: "Using Micro Concurrent Pascal in RCA Development Systems with the CDP1804P1 and CDM5332P1", AB-7149. RCA data bulletins CDP1804A and CDM5332, file numbers 1371 and 1366, respectively.



Functional Diagram of Micro Concurrent Pascal system

CDP1805AC, CDP1806AC

TERMINAL ASSIGNMENT

CLOCK	1	40	V _{DD}
WAIT	2	39	XTAL
CLEAR	3	38	DMA IN
	4	37	DMA OUT
SC1	5	36	INTERRUPT
SC0	6	35	MWR
MRD	7	34	TPA
BUS 7	8	33	TPB
BUS 6	9	32	MA7
BUS 5	10	31	MA6
BUS 4	11	30	MA5
BUS 3	12	29	MA4
BUS 2	13	28	MA3
BUS 1	14	27	MA2
BUS 0	15	26	MA1
*	16	25	MA0
N2	17	24	EFT
N1	18	23	EFE
NO	19	22	EF3
VSS	20	21	EF4

TOP VIEW
 * ME FOR CDP1805AC
 V_{DD} FOR CDP1806AC 92CS-35004

CMOS 8-Bit Microprocessor With On-Chip RAM[▲] and Counter/Timer

Performance Features:

- Instruction time of 3.2 μs, -40 to +85°C
- 123 instructions - upwards software compatible with CDP1802
- BCD arithmetic instructions
- Low-power IDLE mode
- Pin compatible with CDP1802 except for terminal 16
- 64K-byte memory address capability
- 64 bytes of on-chip RAM[▲]
- 16 x 16 matrix of on-board registers
- On-chip crystal or RC controlled oscillator
- 8-bit Counter/Timer

▲CDP1805AC only

The RCA-CDP1805AC and CDP1806AC are functional and performance enhancements of the CDP1802 CMOS 8-bit register-oriented microprocessor series and are designed for use in general-purpose applications.

The CDP1805AC hardware enhancements include a 64-byte RAM and an 8-bit presettable down counter. The Counter/Timer which generates an internal interrupt request, can be programmed for use in time-base, event-counting, and pulse-duration measurement applications. The Counter/Timer underflow output can also be directed to the Q output terminal. The CDP1806AC hardware enhancements are identical to the CDP1805AC, except the CDP1806AC contains no on-chip RAM.

The CDP1805AC and CDP1806AC are identical to the CDP1804AC, except for the on-chip memory, and may be used for CDP1804AC development purposes.

The CDP1805AC and CDP1806AC software enhancements include 32 more instructions that the CDP1802. The 32 new software instructions add subroutine call and return capability, enhanced data transfer manipulation, Counter/Timer control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.

Upwards software and hardware compatibility is maintained when substituting a CDP1805AC or CDP1806AC for other CDP1800-series microprocessors. Pinout is identical except for the replacement of V_{CC} with ME on the CDP1805AC and the replacement of V_{CC} with V_{DD} on the CDP1806AC.

The CDP1805AC and CDP1806AC have an operating voltage range of 4 V to 6.5 V and are supplied in a 40-lead hermetic dual-in-line ceramic package (D suffix) and in a 40-lead dual-in-line plastic package (E suffix).




Fig. 1 - Typical CDP1805AC, CDP1806AC small microprocessor system.

CDP1805AC, CDP1806AC

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):

(Voltage referenced to V_{SS} Terminal) -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to $+125^\circ\text{C}$

PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITION V_{DD} (V)	LIMITS		UNITS
		CDP1805ACD, CDP1805ACE CDP1806ACD, CDP1806ACE		
		MIN.	MAX.	
DC Operating Voltage Range	—	4	6.5	V
Input Voltage Range	—	V_{SS}	V_{DD}	
Minimum Instruction Time* ($f_{CL}=5$ MHz)	5	3.2	—	μs
Maximum DMA Transfer Rate	5	—	0.625	Mbytes/s
Maximum Clock Input Frequency, Load Capacitance (CL) = 50 pF	5	DC	5	MHz
Maximum External Counter/Timer Clock Input Frequency to $\overline{EF1}$, $\overline{EF2}$ t_{CLX}	5	DC	2	

*Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch, Long Skip, NOP, and "68" family instructions, which are more than two cycles.

CDP1805AC, CDP1806AC

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, Except as noted

CHARACTERISTIC		CONDITIONS			LIMITS			UNITS
		V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1805ACD, CDP1805ACE CDP1806ACD, CDP1806ACE			
					Min.	Typ.*	Max.	
Quiescent Device Current	I_{DD}	—	0, 5	5	—	50	200	μA
Output Low Drive (Sink) Current (Except XTAL)	I_{OL}	0.4	0, 5	5	1.6	4	—	mA
XTAL Output	I_{OL}	0.4	5	5	0.2	0.4	—	
Output High Drive (Source) Current (Except XTAL)	I_{OH}	4.6	0, 5	5	-1.6	-4	—	
XTAL	I_{OH}	4.6	0	5	-0.1	-0.2	—	
Output Voltage Low-Level	V_{OL}	—	0, 5	5	—	0	0.1	V
Output Voltage High Level	V_{OH}	—	0, 5	5	4.9	5	—	
Input Low Voltage (BUS 0 — BUS 7, \overline{ME})	V_{IL}	0.5, 4.5	—	5	—	—	1.5	
Input High Voltage (BUS 0 — BUS 7, \overline{ME})	V_{IH}	0.5, 4.5	—	5	3.5	—	—	
Schmitt Trigger Input Voltage (Except BUS 0 — BUS 7, \overline{ME})								
Positive Trigger Threshold	V_P				2.2	2.9	3.6	
Negative Trigger Threshold	V_N	0.5, 4.5	—	5	0.9	1.9	2.8	
Hysteresis	V_H				0.3	0.9	1.6	
Input Leakage Current	I_{IN}	—	0.5	5	—	± 0.1	± 5	μA
3-State Output Leakage Current	I_{OUT}	0, 5	0, 5	5	—	± 0.2	± 5	
Input Capacitance	C_{IN}	—	—	—	—	5	7.5	pF
Output Capacitance	C_{OUT}	—	—	—	—	10	15	
Total Power Dissipation Δ								mW
Run		—	—	5	—	35	50	
Idle "00" at M(0000)		—	—	5	—	12	18	
Minimum Data Retention Voltage	V_{DR}		$V_{DD} = V_{DR}$		—	2	2.4	V
Data Retention Current	I_{DR}		$V_{DD} = 2.4$		—	25	100	μA

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} . Δ External clock: $f = 5\text{ MHz}$, $t_r = 10\text{ ns}$, $C_L = 50\text{ pF}$.

CDP1805AC, CDP1806AC




Fig. 4 - External memory operation timing waveforms for CDP1805AC and CDP1806AC.

ENHANCED CDP1805AC and CDP1806AC OPERATION

TIMING

Timing for the CDP1805AC and CDP1806AC is the same as the CDP1802 microprocessor series, with the following exceptions:

- 4.5 clock cycles are provided for memory access instead of 5.
- Q changes 1/2 clock cycle earlier during the SEQ and REQ instructions.
- Flag lines ($\overline{EF1}$ - $\overline{EF4}$) are sampled at the end of the S0 cycle instead of at the beginning of the S1 cycle.
- Pause can only occur on the low-to-high transition of either TPA or TPB, instead of any negative clock transition.

SPECIAL FEATURES

Schmitt triggers are provided on all inputs, except \overline{ME} and

BUS 0-BUS 7, for maximum immunity from noise and slow signal transitions. A Schmitt trigger in the oscillator section allows operation with an RC or crystal.

The CDP1802-series LOAD mode is not retained. This mode (\overline{WAIT} , $\overline{CLEAR}=0$) is not allowed on the CDP1805AC and CDP1806AC.

A low power mode is provided, which is initiated via the IDLE instruction. In this mode all external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, \overline{MRD} is set to a logic "1", and the data bus floats. The IDLE mode is exited by a DMA or INT condition. The INT includes both external interrupts and interrupts generated by the Counter/Timer. The only restrictions are that the Timer mode, which uses the $TPA \div 32$ clock source, and the underflow condition of the Pulse Width Measurement modes are not available to exit the IDLE mode.

SIGNAL DESCRIPTIONS

BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

N0 to N2 (I/O) Lines:

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device

selection codes to the I/O devices. The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the \overline{MRD} signal:

$\overline{MRD} = V_{DD}$: Input data from I/O to CPU and Memory

$\overline{MRD} = V_{SS}$: Output data from Memory to I/O

CDP1805AC, CDP1806AC

$\overline{EF1}$ to $\overline{EF4}$ (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every S0 cycle. $\overline{EF1}$ and $\overline{EF2}$ are also used for event counting and pulse-width measurement in conjunction with the Counter/Timer.

$\overline{INTERRUPT}$, $\overline{DMA-IN}$, $\overline{DMA-OUT}$ (3 I/O Requests)

$\overline{DMA-IN}$ and $\overline{DMA-OUT}$ are sampled during TPB every S1, S2, and S3 cycle. $\overline{INTERRUPT}$ is sampled during TPB every S1 and S2 cycle.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable (MIE) is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and R(0) is incremented.

Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then INTERRUPT. (The interrupt request is not internally latched and must be held true after DMA.)

SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

State Type	State Code Lines	
	SC1	SC0
S0 (Fetch)	L	L
S1 (Execute)	L	H
S2 (DMA)	H	L
S3 (Interrupt)	H	H

H = V_{DD} , L = V_{SS} .

TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the high-order byte of the multiplexed 16-bit memory address.

MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines 1/2 clock after the termination of TPA.

\overline{MWR} (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

\overline{MRD} (Read Level):

A low level on \overline{MRD} indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during an I/O instruction.

Q:

Single bit output from the CPU which can be set or reset, under program control. During SEQ and REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB. The Q line can also be controlled by the Counter/Timer underflow via the Enable Toggle Q instruction.

The Enable Toggle Q command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction with the Counter/Timer stopped, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

CLOCK:

Input for externally generated single-phase clock. The maximum clock frequency is 5 MHz at $V_{DD} = 5$ V. The clock is counted down internally to 8 clock pulses per machine cycle.

XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

\overline{WAIT} , \overline{CLEAR} (2 Control Lines):

Provide four control modes as listed in the following truth table:

\overline{CLEAR}	\overline{WAIT}	MODE
L	L	NOT ALLOWED
L	H	RESET
H	L	PAUSE
H	H	RUN

\overline{ME} (Memory Enable CDP1805AC Only):

This active low input is used to select or deselect the internal RAM. It must be active prior to clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that \overline{ME} is active (after clock 31). Thus, if this data is to be latched into an external device (i.e., during an OUTPUT instruction or DMA OUT cycle), \overline{ME} should be wide enough to provide enough time for valid data to be latched. The internal RAM is automatically deselected after clock 71. \overline{ME} is ineffective when $\overline{MRD} \cdot \overline{MWR} = 1$.

The internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64-byte block of memory.

V_{DD} (CDP1806AC Only):

This input replaces the \overline{ME} signal of the CDP1805AC and must be connected to the positive power supply.

V_{DD} , V_{SS} (Power Levels):

V_{SS} is the most negative supply voltage terminal and is normally connected to ground. V_{DD} is the positive supply voltage terminal. All outputs swing from V_{SS} to V_{DD} . The recommended input voltage swing is from V_{SS} to V_{DD} .

ARCHITECTURE

Fig. 2 shows a block diagram of the CDP1805AC and CDP1806AC. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following paths:

1. the external memory (multiplexed, higher-order byte first on to 8 memory address lines)
2. the D register (either of the two bytes can be gated to D)
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.
4. to any other 16-bit scratch pad register in the array.

The four paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

Most instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and more if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now “pointing” to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to “point” to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

1. designate one of the 16 registers in R to be acted upon during register operations
2. indicate to the I/O devices a command code or device-selection code for peripherals
3. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions
4. indicate the value to be loaded into P to designate a new register to be used as the program counter R(P)
5. indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

Program Counters

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a “call” to subroutine. When interrupts are being serviced, register R(1) is used as the program

counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table I):

1. ALU operations
2. output instructions
3. input instructions
4. register to memory transfer
5. memory to register transfer
6. interrupt and subroutine handling.

The register designated by N (i.e., R(N)) points to memory for the “load D from memory” instructions 0N and 4N and the “Store D” instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as “data immediate”.

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is “stolen”. This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the CDP1805AC and CDP1806AC architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

Data Registers

When registers in R are used to store bytes of data, instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters. The new RLDI, RLXA, RSDX, and RNX instructions also allow loading, storing, and exchanging the full 16-bit contents of the R registers without affecting the D register. The new DBNZ instruction allows decrementing and branching-on-not-zero of any 16-bit R register also without affecting the D register.

The Q Flip-Flop

An internal flip-flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. It can also be driven by the underflow output of the counter/timer. The output of Q is also available as a microprocessor output.

CDP1805AC, CDP1806AC

Register Summary

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
B	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
P	4 Bits	Designates which Register is Program Counter
X	4 Bits	Designates which Register is Data Pointer
N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
Q	1 Bit	Output Flip-Flop
CNTR	8-Bits	Counter/Timer
CH	8 Bits	Holds Counter Jam Value
MIE	1 Bit	Master Interrupt Enable
CIE	1 Bit	Counter Interrupt Enable
XIE	1 Bit	External Interrupt Enable
CIL	1 Bit	Counter Interrupt Latch

Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initialized. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Master Interrupt Enable is automatically deactivated to inhibit further interrupts. The user's interrupt routine is now in control; the contents of T may be saved by means of a single SAV instruction (78) in the memory location pointed to by R(X) or the contents of T, D, and DF may be saved using a single DSAV instruction (6876). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with either a RET instruction (70) which permits further interrupts, or a DIS instruction (71), which disables further interrupts.

Interrupt Generation and Arbitration (See Fig. 5)


Interrupt requests can be generated from the following sources:

1. Externally through the interrupt input (Request not latched)
2. Internally due to Counter/Timer response (Request is latched)
 - a. On the transition from count $(01)_{16}$ to its next value (counter underflow)
 - b. On the \nearrow transition of $\overline{EF1}$ in pulse measurement mode 1
 - c. On the \nearrow transition of $\overline{EF2}$ in pulse measurement mode 2

For an interrupt to be serviced by the CPU, the appropriate Interrupt Enable flip-flops must be set. Thus, the External Interrupt Enable flip-flop must be set to service an external interrupt request, and the Counter Interrupt Enable flip-flop must be set to service an internal Counter/Timer interrupt request. In addition, the Master Interrupt Enable flip-flop (as used in the CDP1802) must be set to service either type of request. All 3 flip-flops are initially enabled with the application of a hardware reset, and, can be selectively enabled or disabled with software: CIE, CID instructions for the CIE flip-flop; XIE, XID instructions for the XIE flip-flop; RET, DIS instructions for the MIE flip-flop.

Short branch instructions on Counter Interrupt (BCI) and External Interrupt (BXI) can be placed in the user's interrupt service routine to provide a means of identifying and prioritizing the interrupt source. Note, however, that since the External Interrupt request is not latched, it must remain active until the short branch is executed if this priority arbitration scheme is used.

Interrupt requests can also be polled if automatic interrupt service is not desired ($MIE=0$). With the Counter Interrupt and External Interrupt short branch instructions, the branch will be taken if an interrupt request is pending, regardless of the state of any of the 3 Interrupt Enable flip-flops. The latched counter interrupt request signal will be reset when the branch is taken, when the CPU is reset, or with a LDC instruction with the Counter stopped. Note, that exiting a counter-initiated interrupt routine without resetting the counter-interrupt latch will result in immediately re-entering the interrupt routine.



92CM-33886R2

Fig. 5 - Interrupt logic-control diagram for CDP1805AC and CDP1806AC.

CDP1805AC, CDP1806AC

Counter/Timer and Controls (see Fig. 6)

This logic consists of a presettable 8-bit down-counter (Modulo N type), and a conditional divide-by-32 prescaler. After counting down to (01)₁₆ the counter returns to its initial value at the next count and sets the Counter Interrupt Latch. It will continue decrementing on subsequent counts. If the counter is preset to (00)₁₆ a full 256 counts will occur.

During a Load Counter instruction (LDC) if the counter was stopped with a STPC instruction, the counter and its holding register (CH) are loaded with the value in the D register and any previous counter interrupt is cleared. If the LDC is executed when the counter is running, the contents of the D register are loaded into the holding register (CH) only and any previous counter interrupt is not cleared. (LDC RESETS the Counter Interrupt Latch only when the Counter is stopped). After counting down to (01)₁₆ the next count will load the new initial value into the counter, set the Counter Interrupt Latch, and operation will continue.

The Counter/Timer has the following five programmable modes:

1. Event Counter 1: Input to counter is connected to the EF1 terminal. The high-to-low transition decrements the counter.
2. Event Counter 2: Input to counter is connected to the EF2 terminal. The high-to-low transition decrements the counter.
3. Timer: Input to counter is from the divide-by-32 prescaler clocked by TPA. The prescaler is decremented on the low-to-high transition of TPA. The divide-by-32 prescaler is reset when the counter is in a mode other than the Timer mode, system RESET, or stopped by a STPC.
4. Pulse Duration Measurement 1: Input to counter connected to TPA. Each low-to-high transition of TPA

decrements the counter if the input signal at EF1 terminal (gate input) is low. On the transition of EF1 to the positive state, the count is stopped, the mode is cleared, and the interrupt request latched. If the counter underflows while the input is low, interrupt will also be set, but counting will continue.

5. Pulse Duration Measurement 2: Operation is identical to Pulse Duration Measurement 1, except EF2 is used as the gate input.

The modes can be changed without affecting the stored count.

Those modes which use EF1 and EF2 terminals as inputs do not exclude testing these flags for branch instructions.

The Stop Counter (STPC) instruction clears the counter mode and stops counting. The STPC instruction should be executed prior to a GEC instruction, if the counter is in the Event Counter Mode 1 or 2.

In addition to the five programmable modes, the Decrement Counter instruction (DTC) enables the user to count in software. In order to avoid conflict with counting done in the other modes, the instruction should be used only after the mode has been cleared by a Stop Counter instruction.

The Enable Toggle Q instruction (ETQ) connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q output changes state. This action is independent of the counter mode and the Interrupt Enable flip-flops. The Enable Toggle Q condition is cleared by an LDC with the Counter/Timer stopped, system Reset, or a BCI with CI = 1.

Note: SEQ and REQ instructions are independent of ETQ—they can SET or RESET Q while the Counter is running.




Fig. 6 - Timer/Counter diagram for CDP1805AC and CDP1806AC.

CDP1805AC, CDP1806AC

PAUSE


Pause is a low power mode which stops the internal CPU timing generator and freezes the state of the processor. The CPU may be held in the Pause mode indefinitely. Hardware pause can occur at two points in a machine cycle, on the low-to-high transition of either TPA or TPB. A TPB pause can also be initiated by software with the execution of an IDLE instruction. In the pause mode, the oscillator continues to run but subsequent clock transitions are ignored. TPA and TPB remain at their previous state (see Fig. 3).

Pause is entered from RUN by dropping WAIT low. Appropriate Setup and Hold times must be met.


If Pause is entered while in the event counter mode, the appropriate Flag transition will continue to decrement the counter.

Hardware-initiated pause is exited to RUN by raising the Wait line high. Pause entered with an IDLE instruction requires DMA, INTERRUPT or RESET to resume execution.

TPA PAUSE TIMING



TPB PAUSE TIMING



NOTE: PAUSE (IN CLOCK WAVEFORM) WHILE REPRESENTED HERE AS ONE CLOCK CYCLE IN DURATION, COULD BE INFINITELY LONG.

Fig. 11 - Pause mode timing waveforms.

RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition (see Fig. 11). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

SCHMITT TRIGGER INPUTS

All inputs except BUS 0—BUS 7 and ME contain a Schmitt Trigger circuit, which is especially useful on the CLEAR input as a power-up RESET (see Fig. 10) and the CLOCK input (see Figs. 7 and 8).

STATE TRANSITIONS

The CDP1805A and CDP1806A state transitions are shown in Fig. 12. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle (INIT) which requires 9 clock pulses. Reset is asynchronous and can be forced at any time.




Fig. 12 - State transition diagram.

CDP1805AC, CDP1806AC

INSTRUCTION SET

The CDP1805AC and CDP1806AC instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where
W=N or X, or P

R(W).0: Lower-order byte of R(W)
R(W).1: Higher-order byte of R(W)
Operation Notation

$M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (For Notes, see also page 17)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
MEMORY REFERENCE				
LOAD IMMEDIATE	2	LDI	F8	$M(R(P)) \rightarrow D; R(P)+1 \rightarrow R(P)$
REGISTER LOAD IMMEDIATE	5	RLDI	68CN [■]	$M(R(P)) \rightarrow R(N).1; M(R(P))+1 \rightarrow R(N).0; R(P)+2 \rightarrow R(P)$
LOAD VIA N	2	LDN	0N	$M(R(N)) \rightarrow D; \text{FOR } N \text{ NOT } 0$
LOAD ADVANCE	2	LDA	4N	$M(R(N)) \rightarrow D; R(N)+1 \rightarrow R(N)$
LOAD VIA X	2	LDX	F0	$M(R(X)) \rightarrow D$
LOAD VIA X AND ADVANCE	2	LDXA	72	$M(R(X)) \rightarrow D; R(X)+1 \rightarrow R(X)$
REGISTER LOAD VIA X AND ADVANCE	5	RLXA	686N [■]	$M(R(X)) \rightarrow R(N).1; M(R(X))+1 \rightarrow R(N).0; R(X)+2 \rightarrow R(X)$
STORE VIA N	2	STR	5N	$D \rightarrow M(R(N))$
STORE VIA X AND DECREMENT	2	STXD	73	$D \rightarrow M(R(X)); R(X)-1 \rightarrow R(X)$
REGISTER STORE VIA X AND DECREMENT	5	RSXD	68AN [■]	$R(N).0 \rightarrow M(R(X)); R(N).1 \rightarrow M(R(X)-1); R(X)-2 \rightarrow R(X)$
REGISTER OPERATIONS				
INCREMENT REG N	2	INC	1N	$R(N)+1 \rightarrow R(N)$
DECREMENT REG N	2	DEC	2N	$R(N)-1 \rightarrow R(N)$
DECREMENT REG N AND LONG BRANCH IF NOT EQUAL 0	5	DBNZ	682N	$R(N)-1 \rightarrow R(N); \text{IF } R(N) \text{ NOT } 0, M(R(P)) \rightarrow R(P).1, M(R(P))+1 \rightarrow R(P).0, \text{ELSE } R(P)+2 \rightarrow R(P)$
INCREMENT REG X	2	IRX	60	$R(X)+1 \rightarrow R(X)$
GET LOW REG N	2	GLO	8N	$R(N).0 \rightarrow D$
PUT LOW REG N	2	PLO	AN	$D \rightarrow R(N).0$
GET HIGH REG N	2	GHI	9N	$R(N).1 \rightarrow D$
PUT HIGH REG N	2	PHI	BN	$D \rightarrow R(N).1$
REGISTER N TO REGISTER X COPY	4	RNX	68BN [■]	$R(N) \rightarrow R(X)$
LOGIC OPERATIONS (Note 5)				
OR	2	OR	F1	$M(R(X)) \text{ OR } D \rightarrow D$
OR IMMEDIATE	2	ORI	F9	$M(R(P)) \text{ OR } D \rightarrow D; R(P)+1 \rightarrow R(P)$
EXCLUSIVE OR	2	XOR	F3	$M(R(X)) \text{ XOR } D \rightarrow D$
EXCLUSIVE OR IMMEDIATE	2	XRI	FB	$M(R(P)) \text{ XOR } D \rightarrow D; R(P)+1 \rightarrow R(P)$
AND	2	AND	F2	$M(R(X)) \text{ AND } D \rightarrow D$
AND IMMEDIATE	2	ANI	FA	$M(R(P)) \text{ AND } D \rightarrow D; R(P)+1 \rightarrow R(P)$
SHIFT RIGHT	2	SHR	F6	SHIFT D RIGHT, $LSB(D) \rightarrow DF, 0 \rightarrow MSB(D)$
SHIFT RIGHT WITH CARRY	2	SHRC	76 [▲]	SHIFT D RIGHT, $LSB(D) \rightarrow DF, DF \rightarrow MSB(D)$
RING SHIFT RIGHT	2	RSHR		
SHIFT LEFT	2	SHL	FE	SHIFT D LEFT, $MSB(D) \rightarrow DF, 0 \rightarrow LSB(D)$

[■]Previous contents of T register are destroyed during instruction execution.

[▲]This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

CDP1805AC, CDP1806AC

Table I — INSTRUCTION SUMMARY

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
LOGIC OPERATIONS (Note 5) (Cont'd)				
SHIFT LEFT WITH CARRY	2	SHLC	7E [▲]	SHIFT D LEFT, MSB(D)→DF, DF→LSB(D)
RING SHIFT LEFT	2	RSHL		
ARITHMETIC OPERATIONS (Note 5)				
ADD	2	ADD	F4	M(R(X))+D→DF, D
DECIMAL ADD	4	DADD	68F4	M(R(X))+D→DF, D DECIMAL ADJUST→DF, D
ADD IMMEDIATE	2	ADI	FC	M(R(P))+D→DF, D; R(P)+1→R(P)
DECIMAL ADD IMMEDIATE	4	DADI	68FC	M(R(P))+D→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
ADD WITH CARRY	2	ADC	74	M(R(X))+D+DF→DF, D
DECIMAL ADD WITH CARRY	4	DADC	6874	M(R(X))+D+DF→DF, D DECIMAL ADJUST→DF, D
ADD WITH CARRY, IMMEDIATE	2	ADCI	7C	M(R(P))+D+DF→DF, D R(P)+1→R(P)
DECIMAL ADD WITH CARRY, IMMEDIATE	4	DACI	687C	M(R(P))+D+DF→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
SUBTRACT D	2	SD	F5	M(R(X))-D→DF, D
SUBTRACT D IMMEDIATE	2	SDI	FD	M(R(P))-D→DF, D; R(P)+1→R(P)
SUBTRACT D WITH BORROW	2	SDB	75	M(R(X))-D-(NOT DF)→DF, D
SUBTRACT D WITH BORROW, IMMEDIATE	2	SDBI	7D	M(R(P))-D-(NOT DF)→DF, D; R(P)+1→R(P)
SUBTRACT MEMORY	2	SM	F7	D-M(R(X))→DF, D
DECIMAL SUBTRACT MEMORY	4	DSM	68F7	D-M(R(X))→DF, D DECIMAL ADJUST→DF, D
SUBTRACT MEMORY IMMEDIATE	2	SMI	FF	D-M(R(P))→DF, D; R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY, IMMEDIATE	4	DSMI	68FF	D-M(R(P))→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
SUBTRACT MEMORY WITH BORROW	2	SMB	77	D-M(R(X))-(NOT DF)→DF, D
DECIMAL SUBTRACT MEMORY WITH BORROW	4	DSMB	6877	D-M(R(X))-(NOT DF)→DF, D DECIMAL ADJUST→DF, D
SUBTRACT MEMORY WITH BORROW, IMMEDIATE	2	SMBI	7F	D-M(R(P))-(NOT DF)→DF, D R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY WITH BORROW, IMMEDIATE	4	DSBI	687F	D-M(R(P))-(NOT DF)→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
BRANCH INSTRUCTIONS — SHORT BRANCH				
SHORT BRANCH	2	BR	30	M(R(P))→R(P).0
NO SHORT BRANCH (SEE SKP)	2	NBR	38 [▲]	R(P)+1→R(P)
SHORT BRANCH IF D = 0	2	BZ	32	IF D = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF D NOT 0	2	BNZ	3A	IF D NOT 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)

[▲]This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

CDP1805AC, CDP1806AC

Table I — INSTRUCTION SUMMARY

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
BRANCH INSTRUCTIONS — SHORT BRANCH (Cont'd)				
SHORT BRANCH IF DF = 1	2	BDF	33 [▲]	IF DF = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF POS OR ZERO	2	BPZ		
SHORT BRANCH IF EQUAL OR GREATER	2	BGE		
SHORT BRANCH IF DF = 0	2	BNF	3B [▲]	IF D = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF MINUS	2	BM		
SHORT BRANCH IF LESS	2	BL		
SHORT BRANCH IF Q = 1	2	BQ	31	IF Q = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF Q = 0	2	BNQ	39	IF Q = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF1 = 1 (EF1 = V _{SS})	2	B1	34	IF EF1 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF1 = 0 (EF1 = V _{DD})	2	BN1	3C	IF EF1 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2 = 1 (EF2 = V _{SS})	2	B2	35	IF EF2 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2 = 0 (EF2 = V _{DD})	2	BN2	3D	IF EF2 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3 = 1 (EF3 = V _{SS})	2	B3	36	IF EF3 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3 = 0 (EF3 = V _{DD})	2	BN3	3E	IF EF3 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4 = 1 (EF4 = V _{SS})	2	B4	37	IF EF4 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4 = 0 (EF4 = V _{DD})	2	BN4	3F	IF EF4 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH ON COUNTER INTERRUPT	3	BCI	683E*	IF CI=1, M(R(P))→R(P).0; 0→CI ELSE R(P)+1→R(P)
SHORT BRANCH ON EXTERNAL INTERRUPT	3	BXI	683F	IF XI=1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
BRANCH INSTRUCTIONS — LONG BRANCH				
LONG BRANCH	3	LBR	C0	M(R(P))→R(P).1, M(R(P)+1)→R(P).0
NO LONG BRANCH (SEE LSKP)	3	NLBR	C8 [▲]	R(P)+2→R(P)
LONG BRANCH IF D = 0	3	LBZ	C2	IF D = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	3	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF = 1	3	LBDF	C3	IF DF = 1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF = 0	3	LBNF	CB	IF DF = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q = 1	3	LBQ	C1	IF Q = 1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q = 0	3	LBNQ	C9	IF Q = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)

[▲]This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

* ETQ cleared by LDC with the Counter/Timer stopped, reset of CPU, or BCI • (CI=1).

CI = Counter Interrupt, XI = External Interrupt.

CDP1805AC, CDP1806AC

Table I — INSTRUCTION SUMMARY

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
SKIP INSTRUCTIONS				
SHORT SKIP (SEE NBR)	2	SKP	38 [▲]	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	3	LSKP	C8 [▲]	R(P)→R(P)
LONG SKIP IF D = 0	3	LSZ	CE	IF D = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF D NOT 0	3	LSNZ	C6	IF D NOT 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF = 1	3	LSDF	CF	IF DF = 1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF = 0	3	LSNF	C7	IF DF = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q = 1	3	LSQ	CD	IF Q = 1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q = 0	3	LSNQ	C5	IF Q = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF MIE = 1	3	LSIE	CC	IF MIE = 1, R(P)+2→R(P) ELSE CONTINUE
CONTROL INSTRUCTIONS				
IDLE	2	IDL	00 [#]	STOP ON TPB; WAIT FOR DMA OR INTERRUPT; BUS FLOATS
NO OPERATION	3	NOP	C4	CONTINUE
SET P	2	SEP	DN	N→P
SET X	2	SEX	EN	N→X
SET Q	2	SEQ	7B	1→Q
RESET Q	2	REQ	7A	0→Q
PUSH X, P TO STACK	2	MARK	79	(X, P)→T; (X, P)→M(R(2)) THEN P→X; R(2)→1→R(2)
TIMER/COUNTER INSTRUCTIONS				
LOAD COUNTER	3	LDC	6806 [*]	CNTR STOPPED: D→CH, CNTR; 0→CI. CNTR RUNNING; D→CH
GET COUNTER	3	GEC	6808	CNTR→D
STOP COUNTER	3	STPC	6800	STOP CNTR CLOCK; 0→÷32 PRESCALER
DECREMENT TIMER/COUNTER	3	DTC	6801	CNTR-1→CNTR
SET TIMER MODE AND START	3	STM	6807	TPA÷32→CNTR
SET COUNTER MODE 1 AND START	3	SCM1	6805	<u>EF1</u> →CNTR CLOCK
SET COUNTER MODE 2 AND START	3	SCM2	6803	<u>EF2</u> →CNTR CLOCK
SET PULSE WIDTH MODE 1 AND START	3	SPM1	6804	<u>TPA.EF1</u> →CNTR CLOCK; <u>EF1</u> ✗ STOPS COUNT
SET PULSE WIDTH MODE 2 AND START	3	SPM2	6802	<u>TPA.EF2</u> →CNTR CLOCK; <u>EF2</u> ✗ STOPS COUNT
ENABLE TOGGLE Q	3	ETQ	6809 [*]	IF CNTR = 01 • NEXT CNTR CLOCK ✗ : Q→Q

[▲]This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[#]An IDLE instruction initiates an S1 cycle. All external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD, MWR, are set to a logic '1' and the data bus floats. The processor will continue to IDLE until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and the normal operation is resumed. (To respond to an INTERRUPT during an IDLE, MIE and either CIE or XIE must be enabled).

• ETQ cleared by LDC with the Counter/Timer stopped, reset of CPU or BCI • (CI = 1).

CI = Counter Interrupt, XI = External Interrupt.

CDP1805AC, CDP1806AC

Table I — INSTRUCTION SUMMARY

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
INTERRUPT CONTROL				
EXTERNAL INTERRUPT ENABLE	3	XIE	680A	1→XIE
EXTERNAL INTERRUPT DISABLE	3	XID	680B	0→XIE
COUNTER INTERRUPT ENABLE	3	CIE	680C	1→CIE
COUNTER INTERRUPT DISABLE	3	CID	680D	0→CIE
RETURN	2	RET	70	M(R(X))→X, P; R(X)+1→R(X); 1→MIE
DISABLE	2	DIS	71	M(R(X))→X, P; R(X)+1→R(X); 0→MIE
SAVE	2	SAV	78	T→M(R(X))
SAVE T, D, DF	6	DSAV	6876 [■]	R(X)-1→R(X), T→M(R(X)), R(X)-1→R(X), D→M(R(X)), R(X)-1→R(X), SHIFT D RIGHT WITH CARRY, D→M(R(X))
INPUT-OUTPUT BYTE TRANSFER				
OUTPUT 1	2	OUT 1	61	M(R(X))→BUS; R(X)+1→R(X); N LINES = 1
OUTPUT 2	2	OUT 2	62	M(R(X))→BUS; R(X)+1→R(X); N LINES = 2
OUTPUT 3	2	OUT 3	63	M(R(X))→BUS; R(X)+1→R(X); N LINES = 3
OUTPUT 4	2	OUT 4	64	M(R(X))→BUS; R(X)+1→R(X); N LINES = 4
OUTPUT 5	2	OUT 5	65	M(R(X))→BUS; R(X)+1→R(X); N LINES = 5
OUTPUT 6	2	OUT 6	66	M(R(X))→BUS; R(X)+1→R(X); N LINES = 6
OUTPUT 7	2	OUT 7	67	M(R(X))→BUS; R(X)+1→R(X); N LINES = 7
INPUT 1	2	INP 1	69	BUS→M(R(X)); BUS→D; N LINES = 1
INPUT 2	2	INP 2	6A	BUS→M(R(X)); BUS→D; N LINES = 2
INPUT 3	2	INP 3	6B	BUS→M(R(X)); BUS→D; N LINES = 3
INPUT 4	2	INP 4	6C	BUS→M(R(X)); BUS→D; N LINES = 4
INPUT 5	2	INP 5	6D	BUS→M(R(X)); BUS→D; N LINES = 5
INPUT 6	2	INP 6	6E	BUS→M(R(X)); BUS→D; N LINES = 6
INPUT 7	2	INP 7	6F	BUS→M(R(X)); BUS→D; N LINES = 7
CALL AND RETURN				
STANDARD CALL	10	SCAL	688N [■]	R(N).0→M(R(X)); R(N).1→M(R(X)-1); R(X)-2→R(X); R(P)→R(N); THEN M(R(N))→R(P).1; M(R(N)+1)→R(P).0; R(N)+2→R(N)
STANDARD RETURN	8	SRET	689N [■]	R(N)→R(P); M(R(X)+1)→R(N).1; M(R(X)+2)→R(N).0; R(X)+2→R(X)

■ Previous contents of T register are destroyed during instruction execution.

CDP1805AC, CDP1806AC

NOTES FOR TABLE I

1. Long-Branch, Long-Skip and No Op instructions require three cycles to complete (1 fetch + 2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- Branch unconditionally
- Test for $D=0$ or $D\neq 0$
- Test for $DF=0$ or $DF=1$
- Test for $Q=0$ or $Q=1$
- Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and-low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.

The short branch instruction can:

- Branch unconditionally
- Test for $D=0$ or $D\neq 0$
- Test for $DF=0$ or $DF=1$
- Test for $Q=0$ or $Q=1$
- Test the status (1 or 0) of the four EF flags
- Effect an unconditional no branch
- Test for counter or external interrupts (BCI, BXI)

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch + 2 execute).

They can:

- Skip unconditionally
- Test for $D=0$ or $D\neq 0$
- Test for $DF=0$ or $DF=1$
- Test for $Q=0$ or $Q=1$
- Test for $MIE=1$

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by fetching the next instruction in sequence.

4. Instruction 6800 through 68FF take a minimum of 3 machine cycles and up to a maximum of 10 machine cycles. In all cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two-byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle.

5. Arithmetic Operations:

The arithmetic and shift operations are the only instructions that can alter the content of DF. The syntax '(NOT DF)' denotes the subtraction of the borrow.

Binary Operations:

After an ADD instruction —

$DF=1$ denotes a carry has occurred. Result is greater than FF_{16} .

$DF=0$ denotes a carry has not occurred.

After a SUBTRACT instruction —

$DF=1$ denotes no borrow. D is a true positive number.

$DF=0$ denotes a borrow. D is in two's complement form.

Binary Coded Decimal Operations:

After a BCD ADD instruction —

$DF=1$ denotes a carry has occurred. Result is greater than 99_{10} .

$DF=0$ denotes a carry has not occurred.

After a BCD SUBTRACT instruction —

$DF=1$ denotes no borrow. D is a true positive decimal number.


(Example)	99	D	
	-88	M(R(X))	
	11	D	DF=1

$DF=0$ denotes a borrow. D is in ten's complement form.

(Example)	88	D	
	-99	M(R(X))	
	89	D	DF=0

89 is the ten's complement of 11, which is the correct answer (with a minus value denoted by $DF=0$).

CDP1805AC, CDP1806AC



- * NOTES:
1. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE.
 2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE WAVEFORMS.
 3. SHADED ARE AS INDICATED "DON'T CARE" OR UNDEFINED STATE. MULTIPLE TRANSITIONS MAY OCCUR DURING THIS PERIOD.
 - * FOR THE RUN (RAM ONLY) MODE ONLY.
 - * FOR THE RUN (RAM/ROM) MODE ONLY.
- 92CL-34986R1

Fig. 13 - Objective dynamic timing waveforms for CDP1805AC and CDP1806AC.

CDP1805AC, CDP1806AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$; $C_L = 50$ pF; Input $t_r, t_f = 10$ ns;Input Pulse Levels = 0.1 V to $V_{DD}-0.1$ V; $V_{DD} = 5$ V, $\pm 5\%$.

CHARACTERISTIC	LIMITS		UNITS	
	CDP1805AC, CDP1806AC			
	Typ.*	Max.		
Propagation Delay Times:				
Clock to TPA, TPB	t_{PLH}, t_{PHL}	150	275	ns
Clock-to-Memory High-Address Byte	t_{PLH}, t_{PHL}	325	550	
Clock-to-Memory Low-Address Byte	t_{PLH}, t_{PHL}	275	450	
Clock to $\overline{\text{MRD}}$	t_{PLH}, t_{PHL}	200	325	
Clock to MWR	t_{PLH}, t_{PHL}	150	275	
Clock to (CPU DATA to BUS)	t_{PLH}, t_{PHL}	375	625	
Clock to State Code	t_{PLH}, t_{PHL}	225	400	
Clock to Q	t_{PLH}, t_{PHL}	250	425	
Clock to N	t_{PLH}, t_{PHL}	250	425	
Clock to Internal RAM Data to BUS	t_{PLH}, t_{PHL}	420	650	
Minimum Set Up and Hold Times:■				
Data Bus Input Set-Up	t_{SU}	-100	0	ns
Data Bus Input Hold	t_H	125	225	
DMA Set-Up	t_{SU}	-75	0	
DMA Hold	t_H	100	175	
$\overline{\text{ME}}$ Set-Up	t_{SU}	125	225	
$\overline{\text{ME}}$ Hold	t_H	0	50	
Interrupt Set-Up	t_{SU}	-100	0	
Interrupt Hold	t_H	100	175	
$\overline{\text{WAIT}}$ Set-Up	t_{SU}	20	50	
EF1-4 Set-Up	t_{SU}	-125	0	
EF1-4 Hold	t_H	175	300	
Minimum Pulse Width Times:■				
$\overline{\text{CLEAR}}$ Pulse Width	t_{WL}	100	175	ns
CLOCK Pulse Width	t_W	75	100	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

■Maximum limits of minimum characteristics are the values above which all devices function.

TIMING SPECIFICATIONS as a function of T ($T = 1/f_{\text{CLOCK}}$) at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5$ V, $\pm 5\%$.

CHARACTERISTIC	LIMITS		UNITS	
	CDP1805AC, CDP1806AC			
	Min.	Typ.*		
High-Order Memory-Address Byte Set-Up to TPA \rightarrow Time	t_{SU}	2T-275	2T-175	ns
$\overline{\text{MRD}}$ to TPA \rightarrow Time	t_{SU}	T/2-100	T/2-75	
High-Order Memory-Address Byte Hold after TPA Time	t_H	T/2+100	T/2+75	
Low-Order Memory-Address Byte Hold after WR Time	t_H	T+240	T+180	
CPU Data to Bus Hold after WR Time	t_H	T+150	T+110	
Required Memory Access Time Address to Data	t_{ACC}	4.5T-440	4.5T-330	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

CDP1805AC, CDP1806AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES	
S1	RESET			0-Q,I,N, COUNTER PRESCALER, CIL; 1-CIE, XIE	00	UNDEFINED	1	1	0	
	INITIALIZE NOT PROGRAMMER ACCESSIBLE			X, P-T THEN 0-X, P; 1-MIE, 0000-R0	00 ^A	UNDEFINED	1	1	0	
S0			FETCH	MRP-I, N; RP+1-RP	MRP	RP	0	1	0	
S1	0	0	IDL	STOP AT TPB WAIT FOR DMA OR INT	HIGH Z	RO	1	1	0	
	0	1-F	LDN	MRN-D	MRN	RN	0	1	0	
	1	0-F	INC	RN+1-RN	HIGH Z	RN	1	1	0	
	2	0-F	DEC	RN-1-RN	HIGH Z	RN	1	1	0	
	3	0-F	SHORT BRANCH	TAKEN: MRP-RP.0 NOT TAKEN: RP+1-RP	MRP	RP	0	1	0	
	4	0-F	LDA	MRN-D; RN+1-RN	MRN	RN	0	1	0	
	5	0-F	STR	D-MRN	D	RN	1	0	0	
	6	0	IRX	RX+1-RX	MRX	RX	1	1	0	
	6	1		OUT 1	MRX-BUS; RX+1-RX	MRX	RX	0	1	1
		2		OUT 2						2
		3		OUT 3						3
		4		OUT 4						4
		5		OUT 5						5
		6		OUT 6						6
		7		OUT 7						7
	6	9		INP 1	BUS-MRX, D	DATA FROM I/O DEVICE	RX	1	0	1
		A		INP 2						2
		B		INP 3						3
		C		INP 4						4
		D		INP 5						5
E			INP 6	6						
F			INP 7	7						
7	0		RET	MRX-X,P; RX+1-RX 1-MIE	MRX	RX	0	1	0	
	1		DIS	MRX-X,P; RX+1-RX 0-MIE	MRX	RX	0	1	0	
	2		LDXA	MRX-D; RX+1-RX	MRX	RX	0	1	0	
	3		STXD	D-MRX; RX-1-RX	D	RX	1	0	0	
	4		ADC	MRX+D-DF-DF, D	MRX	RX	0	1	0	
	5		SDB	MRX-D-DFN-DF, D	MRX	RX	0	1	0	
	6		SHRC	LSB(D)-DF; DF-MSB(D)	HIGH Z	RX	1	1	0	
	7		SMB	D-MRX-DFN-DF, D	MRX	RX	0	1	0	
	8		SAV	T-MRX	T	RX	1	0	0	
	9		MARK	X,P-T, MR2; P-X R2-1-R2	T	R2	1	0	0	
	A		REQ	0-Q	HIGH Z	RP	1	1	0	
	B		SEQ	1-Q	HIGH Z	RP	1	1	0	
	C		ADCI	MRP+D-DF-DF, D; RP+1	MRP	RP	0	1	0	
	D		SDBI	MRP-D-DFN-DF, D; RP+1	MRP	RP	0	1	0	
	E		SHLC	MSB(D)-DF; DF-LSB(D)	HIGH Z	RP	1	1	0	
	F		SMBI	D-MRP-DFN-DF, D; RP+1	MRP	RP	0	1	0	
8	0-F	GLO	RN.0-D	RN.0	RN	1	1	0		
9	0-F	GHI	RN.1-D	RN.1	RN	1	1	0		
A	0-F	PLO	D-RN.0	D	RN	1	1	0		
B	0-F	PHI	D-RN.1	D	RN	1	1	0		

^A = Data bus floats for first 2-1/2 clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

CDP1805AC, CDP1806AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES		
S1#1	C	0-3, 8-B	LONG BRANCH	TAKEN: MRP-B; RP+1-RP	MRP	RP	0	1	0		
#2				TAKEN: B-RP.1; MRP-RP.0	M(RP+1)	RP+1	0	1	0		
S1#1				NOT TAKEN RP+1-RP	MRP	RP	0	1	0		
#2				NOT TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0		
S1#1		5 6 7 C D E F	LONG SKIP	TAKEN: RP+1-RP	MRP	RP	0	1	0		
#2				TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0		
S1#1				NOT TAKEN: NO OPERATION	MRP	RP	0	1	0		
#2				NOT TAKEN: NO OPERATION	M(RP+1)	RP+1	0	1	0		
S1#1				4	NOP	NO OPERATION	MRP	RP	0	1	0
#2						NO OPERATION	M(RP+1)	RP+1	0	1	0
S1	D	0-F	SEP	N-P	NN	RN	1	1	0		
	E	0-F	SEX	N-X	NN	RN	1	1	0		
	F	0	LDX	MRX-D	MRX	RX	0	1	0		
		1	OR	MRX OR D-D	MRX	RX	0	1	0		
		2	AND	MRX AND D-D							
		3	XOR	MRX XOR D-D							
		4	ADD	MRX+D-DF, D							
		5	SD	MRX-D-DF, D							
		7	SM	D-MRX-DF; D							
		6	SHR	LSB(D)-DF; 0-MSB(D)	HIGH Z	RX	1	1	0		
		8	LDI	MRP-D; RP+1-RP	MRP	RP	0	1	0		
		9	ORI	MRP OR D-D; RP+1-RP							
	A	ANI	MRP AND D-D; RP+1-RP								
	B	XRI	MRP XOR D-D; RP+1-RP								
C	ADI	MRP+D-DF, D; RP+1-RP									
D	SDI	MRP-D-DF, D; RP+1-RP									
F	SMI	D-MRP-DF, D; RP+1-RP									
E	SHL	MSB(D)-DF; 0-LSB(D)	HIGH Z	RP	1	1	0				
S2	DMA IN			BUS-MR0; R0+1-R0	DATA FROM I/O DEVICE	R0	1	0	0		
	DMA OUT			MR0-BUS; R0+1-R0	MR0	R0	0	1	0		
S3	INTERRUPT			X,P-T; 0-MIE 1-P; 2-X	HIGH Z	RN	1	1	0		

CDP1805AC, CDP1806AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES
THE FOLLOWING ARE ALL LINKED INSTRUCTIONS "68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH									
S1	0	0	STPC	STOP COUNTER CLOCK; 0→+32 PRESCALER	HIGH Z	R0	1	1	0
		1	DTC	CNTR-1→CNTR	HIGH Z	R1	1	1	0
		2	SPM2	CNTR-1 ON EF2 AND TPA	HIGH Z	R2	1	1	0
		3	SCM2	CNTR-1 ON EF2 0 TO 1	HIGH Z	R3	1	1	0
		4	SPM1	CNTR-1 ON EF1 AND TPA	HIGH Z	R4	1	1	0
		5	SCM1	CNTR-1 ON EF1 0 TO 1	HIGH Z	R5	1	1	0
		6	LDC	CNTR STOPPED: D→CH, CNTR: 0→CI CNTR RUNNING: D→CH	D	R6	1	1	0
		7	STM	CNTR-1 ON TPA+32	HIGH Z	R7	1	1	0
		8	GEC	CNTR→D	CNTR	R8	1	1	0
		9	ETQ	IF CNTR THRU 0: \overline{Q} →Q	HIGH Z	R9	1	1	0
		A	XIE	1→XIE	HIGH Z	RA	1	1	0
		B	XID	0→XIE	HIGH Z	RB	1	1	0
		C	CIE	1→CIE	HIGH Z	RC	1	1	0
D	CID	0→CIE	HIGH Z	RD	1	1	0		
S1#1	2	0-F	DBNZ	RN-1→RN	HIGH Z	RN	1	1	0
#2				MRP→B; RP+1→RP	MRP	RP	0	1	0
#3				TAKEN: B→RP.1, MRP→RP.0 NOT TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
S1	3	E	BCI	TAKEN: MRP→RP.0; 0→CI NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
		F	BXI	TAKEN: MRP→RP.0 NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
S1#1	6	0-F	RLXA	MRX→B, RX+1→RX	MRX	RX	0	1	0
#2				B→T; MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#3				B, T→RN.0, RN.1	HIGH Z	RN	1	1	0
S1#1	7	4	DADC	MRX+D+DF→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	1
S1#1	7	6	DSAV	RX-1→RX	HIGH Z	RX	1	1	0
#2				T→MRX; RX-1→RX	T	RX-1	1	0	0
#3				D→MRX; RX-1→RX SHIFT D RIGHT WITH CARRY	D	RX-2	1	0	0
#4				D→MRX	D	RX-3	1	0	0
S1#1	7	7	DSMB	D→MRX-(NOT DF)→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	0
S1#1	7	C	DACI	MRP+D+DF→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0
S1#1	7	F	DSBI	D→MRP-(NOT DF)→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0
S1#1	8	0-F	SCAL	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				T→MRX; RX-1→RX	RN.0	RX	1	0	0
#3				B→MRX, RX-1→RX	RN.1	RX-1	1	0	0
#4				RP.0, RP.1→T, B	HIGH Z	RP	1	1	0
#5				B, T→RN.1, RN.0	HIGH Z	RN	1	1	0
#6				MRN→B; RN+1→RN	MRP	RP	0	1	0
#7				B→T; MRN→B; RN+1→RN	M(RP+1)	RP+1	0	1	0
#8				B, T→RP.0, RP.1	HIGH Z	RP	1	1	0

CDP1805AC, CDP1806AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES
THE FOLLOWING ARE ALL LINKED INSTRUCTIONS									
"68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH									
S1#1	9	0-F	SRET	RN.0, RN.1-T, B	HIGH Z	RN	1	1	0
#2				RX+1-RX	HIGH Z	RX	1	1	0
#3				B, T-RP.1, RP.0	HIGH Z	RP	1	1	0
#4				MRX-B; RX+1-RX	M(RX+1)	RX+1	0	1	0
#5				B-T; MRX-B	M(RX+1)	RX+2	0	1	0
#6				B, T-RN.0, RN.1	HIGH Z	RN	1	1	0
S1#1	A	0-F	RSXD	RN.0, RN.1-T, B	HIGH Z	RN	1	1	0
#2				T-MRX; RX-1-RX	RN.0	RX	1	0	0
#3				B-MRX; RX-1-RX	RN.1	RX-1	1	0	0
S1#1	B	0-F	RNX	RN.0, RN.1-T, B	HIGH Z	RN	1	1	0
#2				B, T-RX.1, RX.0	HIGH Z	RX	1	1	0
S1#1	C	0-F	RLDI	MRP-B; RP+1-RP	MRP	RP	0	1	0
#2				B-T; MRP-B; RP+1-RP	M(RP+1)	RP+1	0	1	0
#3				B, T-RN.0, RN.1; RP+1-RP	HIGH Z	RN	1	1	0
S1#1	F	4	DADD	MRX+D-DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST-DF, D	HIGH Z	RP	1	1	0
S1#1	F	7	DSM	D-MRX-DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST-DF, D	HIGH Z	RP	1	1	0
S1#1	F	C	DADI	MRP+D-DF, D; RP+1-RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST-DF, D	HIGH Z	RP+1	1	1	0
S1#1	F	F	DSMI	D-MRP-DF, D RP+1-RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST-DF, D	HIGH Z	RP+1	1	1	0

CDP1805AC, CDP1806AC

Instruction Summary

		N															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	IDL	LDN															
1	INC																
2	DEC																
3	BR	BQ	BZ	BDF	B1	B2	B3	B4	SKP	BNQ	BNZ	BNF	BN1	BN2	BN3	BN4	
4	LDA																
5	STR																
6	IRX	OUT							*	INP							
7	RET	DIS	LDXA	STXD	ADC	SDB	SHRC	SMB	SAV	MARK	REQ	SEQ	ADCI	SDBI	SHLC	SMBI	
8	GLO																
9	GHI																
A	PLO																
B	PHI																
C	LBR	LBQ	LBZ	LBDF	NOP	LSNQ	LSNZ	LSNF	LSPK	LBNQ	LBNZ	LBNF	LSIE	LSQ	LSZ	LSDF	
D	SEP																
E	SEX																
F	LDX	OR	AND	XOR	ADD	SD	SHR	SM	LDI	ORI	ANI	XRI	ADI	SDI	SHL	SMI	
'68' LINKED OPCODES (DOUBLE FETCH)																	
0	STPC	DTC	SPM2	SCM2	SPM1	SCM1	LDC	STM	GEC	ETQ	XIE	XID	CIE	CID	—	—	
2	DBNZ																
3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	BCI	BXI	
6	RLXA																
7	—	—	—	—	DADC	—	DSAV	DSMB	—	—	—	—	DACI	—	—	DSBI	
8	SCAL																
9	SRET																
A	RSXD																
B	RNX																
C	RLDI																
F	—	—	—	—	DADD	—	—	DSM	—	—	—	—	DADI	—	—	DSMI	

* '68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.

**6805-Series
Microprocessors and
Microcomputers**




Technical Data

CDP68HC04P2, CDP68HC04P3

Product Preview

TERMINAL ASSIGNMENT



8-Bit HCMOS Microcomputers

Features:

- Low power HCMOS
- Power-saving Stop and Wait modes
- Pin compatible with the industry type MC6804P2
- RAM: CDP68HC04P2-32 bytes
CDP68HC04P3-128 bytes
- User ROM: CDP68HC04P2-1024 bytes
CDP68HC04P3-2048 bytes
- 64 bytes of ROM for look-up tables
- 20 TTL/CMOS compatible bidirectional I/O lines (eight lines are LED compatible)
- On-chip clock generator
- Similar to CDP6800 series
- Byte-efficient instruction set
- Easy to program
- True bit manipulation
- 10 powerful addressing modes


The CDP68HC04P2 and CDP68HC04P3 HCMOS* microcomputers (MCUs) are very low-cost single-chip microcomputers. These 8-bit microcomputers contain a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. They are designed for the user who needs an economical microcomputer with the proven capabilities of the CDP6800-based instruction set.

The CDP68HC04P2† and the CDP68HC04P3† are supplied in 28-lead hermetic dual-in-line side-braced ceramic packages (D suffix) and 28-lead dual-in-line plastic packages (E suffix).

The RCA-CDP68HC04P2 and CDP68HC04P3 are equivalent and are direct replacements for the industry types MC68HC04P2 and MC68HC04P3.

*HCMOS-High-Density CMOS Silicon Gate

†This type will be supplied in a 28-lead, small-outline plastic package, S.O.P. (N-suffix). Schedule availability is mid-1985.



* User Program ROM area: CDP68HC04P2 = 1024 x 8 - CDP68HC04P3 = 2048 x 8
 ** RAM area: CDP68HC04P2 = 32 x 8 - CDP68HC04P3 = 128 x 8

92CM-38129

Fig. 1 - Block diagram.

CDP68HC04P2, CDP68HC04P3

PROGRAMMING MODEL

The CDP68HC04 Family CPU has four registers and two flags available to the programmer. They are shown in Fig. 2 and are explained in the following paragraphs.

Accumulator (A)


The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator is implemented as the highest RAM location (\$FF) in data space and thus implies that several instructions exist which are not explicitly implemented.

Indirect Registers (XP, YP)

These two indirect registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode, and can be accessed with the direct, indirect, short direct, or bit set/clear addressing modes. These registers are implemented as two of the 32 RAM locations (\$80, \$81) and as such generate implied instructions and may be manipulated in a manner similar to any RAM memory location in data space.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next ROM word to be used (may be opcode, operand, or address of operand). The 12-bit program counter is contained in PCL (low byte) and PCH (high nibble).



92CS-38131

Fig. 2 - Programming model.

(a) Program Space Memory Map

Reserved (All Ones)	\$000
	\$ADF
	\$AE0
Self-Check ROM	
	\$BFF
	\$C00
Program ROM	
	\$FF7
Self Check \overline{IRQ} Vector	\$FFB-\$FF9
Self Check Restart Vector	\$FFA-\$FFD
User \overline{IRQ} Vector	\$FFC-\$FFD
User Restart Vector	\$FFE-\$FFF

(c) Stack Space Memory Map

Level 1
Level 2
Level 3
Level 4

(b) Data Space Memory Map

Port A Data Register	\$00
Port B Data Register	\$01
1 1 1 1 Port C Data Reg.	\$02
Not Used	\$03
Port A Data Direction Register	\$04
Port B Data Direction Register	\$05
1 1 1 1 Port C DDR	\$06
	\$07
Not Used	\$08
Timer Status Control Register	\$09
	\$0A
Future Expansion	↑
	\$1F
	\$20
User Data Space ROM	
	\$5F
	\$60
Future Expansion	
	\$7F
Indirect Register X	\$80
Indirect Register Y	\$81
	\$82
Data Space RAM	
	\$9F
	\$A0
Future Expansion	
	\$FC
Prescaler Register	\$FD
Timer Count Register	\$FE
Accumulator	\$FF

Fig. 3 - Address map.

92CM-38130

CDP68HC04P2, CDP68HC04P3

INSTRUCTION SET

Mnemonic	Addressing Modes									Flags	
	Inherent	Immediate	Direct	Short Direct	Bit Set Clear	Bit-Test Branch	Register Indirect	Extended	Relative	Z	C
ADD		X	X				X			Λ	Λ
AND		X	X				X			Λ	•
ASLA										•	•
BCC									X	•	•
BCLR					X					•	•
BCS									X	•	•
BEQ									X	•	•
BHS										•	•
BLO										•	•
BNE									X	•	•
BRCLR						X				•	Λ
BRSET						X				•	Λ
BSET					X					•	•
CLRA										Λ	Λ
CLRAX										•	•
CLRY										•	•
CMPI		X	X				X			Λ	Λ
COMA	X									Λ	Λ
DEC			X	X			X			Λ	•
DECA										Λ	•
DECX										Λ	•
DECY										Λ	•
INC			X	X			X			Λ	•
INCA										Λ	•
INCX										Λ	•
INCY										Λ	•
JMP								X		•	•
JSR								X		•	•
LDA		X	X	X			X			Λ	•
LDXI										•	•
LDYI										•	•
MVI		X	X							•	•
NOP										•	•
ROLA	X									Λ	Λ
RTI	X									Λ	Λ
RTS	X									•	•
STA			X	X			X			Λ	•
SUB		X	X				X			Λ	Λ
TAX										•	•
TAY										•	•
TXA										•	•
TYA										•	•

Flag Symbols: Z = Zero, C = Carry/Borrow, A = Test and Set if True, Cleared Otherwise, • = Not Affected

HCMOS Microcomputer

SECTION 1 INTRODUCTION

1.1 GENERAL

The CDP68HC05C4 HCMOS Microcomputer is a member of the CDP68HC05 Family of low-cost single-chip microcomputers. This 8-bit microcomputer contains an on-chip oscillator, CPU, RAM, ROM, I/O, two serial interface systems, and timer. The fully static design allows operation at frequencies down to dc, further reducing its already low-power consumption.

1.2 FEATURES

The following are some of the hardware and software highlights of the CDP68HC05C4.

HARDWARE FEATURES

- HCMOS Technology
- 8-Bit Architecture
- Power Saving Stop and Wait Modes
- Fully Static Operation
- 176 Bytes of On-Chip RAM
- 4160 Bytes of On-Chip ROM
- 24 Bidirectional I/O Lines
- 2.1 MHz Internal Operating Frequency at 5 Volts; 1.0 MHz at 3 Volts
- Internal 16-Bit Timer Similar to MC6801 Timer
- Serial Communications Interface System
- Serial Peripheral Interface System
- Self-Check Mode
- External, Timer, Serial Communications Interface, and Serial Peripheral Interface Interrupts
- Master Reset and Power-On Reset
- Single 3- to 6-Volt Supply
- On-Chip Oscillator with RC or Crystal Mask Options
- 40-Pin Dual-In-Line Package
- Chip Carrier Also Available

SOFTWARE FEATURES

- Similar to MC6800
- 8 × 8 Unsigned Multiply Instruction
- Efficient Use of Program Space
- Versatile Interrupt Handling

CDP68HC05C4

SOFTWARE FEATURES (Continued)

- True Bit Manipulation
- Addressing Modes with Indexed Addressing for Tables
- Efficient Instruction Set
- Memory Mapped I/O
- Two Power-Saving Standby Modes
- Upward Software Compatible with the CDP6805 CMOS Family




Figure 1-1. CDP68HC05C4 Microcomputer Block Diagram

SECTION 2

FUNCTIONAL PIN DESCRIPTION, INPUT/OUTPUT PROGRAMMING, MEMORY, CPU REGISTERS, AND SELF-CHECK

This section provides a description of the functional pins, input/output programming, memory, CPU registers, and self-check.

2.1 FUNCTIONAL PIN DESCRIPTION

2.1.1 VDD and VSS

Power is supplied to the MCU using these two pins. VDD is power and VSS is ground.

2.1.2 $\overline{\text{IRQ}}$ (Maskable Interrupt Request)

$\overline{\text{IRQ}}$ is a programmable option which provides two different choices of interrupt triggering sensitivity. These options are: 1) negative edge-sensitive triggering only, or 2) both negative edge-sensitive and level-sensitive triggering. In the latter case, either type of input to the $\overline{\text{IRQ}}$ pin will produce the interrupt. The MCU completes the current instruction before it responds to the interrupt request. When the $\overline{\text{IRQ}}$ pin goes low for at least one t_{LIH} , a logic one is latched internally to signify an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the MCU then begins the interrupt sequence.

If the option is selected to include level-sensitive triggering, then the $\overline{\text{IRQ}}$ input requires an external resistor to VDD for "wire-OR" operation. See **INTERRUPTS** in Section 3 for more detail concerning interrupts.

2.1.3 $\overline{\text{RESET}}$

The $\overline{\text{RESET}}$ input is not required for startup but can be used to reset the MCU internal state and provide an orderly software startup procedure. Refer to **RESETS** in Section 3 for a detailed description.

2.1.4 TCAP

The TCAP input controls the input capture feature for the on-chip programmable timer system. Refer to **INPUT CAPTURE REGISTER** in Section 4 for additional information.

2.1.5 TCMP

The TCMP pin (35) provides an output for the output compare feature of the on-chip timer system. Refer to **OUTPUT COMPARE REGISTER** in Section 4 for additional information.

CDP68HC05C4

2.1.6 OSC1, OSC2

The CDP68HC05C4 can be configured to accept either a crystal input or an RC network to control the internal oscillator. The internal clocks are derived by a divide-by-two of the internal oscillator frequency (f_{osc}).

2.1.6.1 CRYSTAL. The circuit shown in Figure 2-1(b) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{osc} in 9.7 or 9.8 Control Timing. Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to 9.5 or 9.6 for V_{DD} specifications.

	2 MHz	4 MHz	Units
R _S MAX	400	75	Ω
C ₀	5	7	pF
C ₁	0.008	0.012	μ F
C _{OSC1}	15-40	15-30	pF
C _{OSC2}	15-30	15-25	pF
R _p	10	10	M Ω
Q	30	40	K

(a) Crystal Parameters







Figure 2-1. Oscillator Connections

CDP68HC05C4

Section 6. Two of these lines, PD0/RDI and PD1/TDO, are used in the serial communications interface (SCI) discussed in Section 5. Refer to **2.2 INPUT/OUTPUT PROGRAMMING** for a detailed description of I/O programming.

2.2 INPUT/OUTPUT PROGRAMMING

2.2.1 Parallel Ports

Ports A, B, and C may be programmed as an input or an output under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each 8-bit port has an associated 8-bit data direction register. Any port A, port B, or port C pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero. At power-on or reset, all DDRs are cleared, which configure all port A, B, and C pins as inputs. The data direction registers are capable of being written to or read by the processor. Refer to Figure 2-3 and Table 2-1. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin.




Figure 2-3. Typical Parallel Port I/O Circuitry

CDP68HC05C4

2.1.6.2 RC. If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 2-1(d). The relationship between R and f_{OSC} is shown in Figure 2-2.




Figure 2-2. Typical Frequency vs Resistance For RC Oscillator Option Only

2.1.6.3 EXTERNAL CLOCK. An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 2-1(e). An external clock may be used with either the RC or crystal oscillator option. The t_{OXOV} or t_{LCH} specifications do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{LCH} .

2.1.7 PA0-PA7

These eight I/O lines comprise port A. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset. Refer to **INPUT/OUTPUT PROGRAMMING** paragraph below for a detailed description of I/O programming.

2.1.8 PB0-PB7

These eight lines comprise port B. The state of any pin is software programmable and all port B lines are configured as input during power-on or reset. Refer to **INPUT/OUTPUT PROGRAMMING** paragraph below for a detailed description of I/O programming.

2.1.9 PC0-PC7

These eight lines comprise port C. The state of any pin is software programmable and all port C lines are configured as input during power-on or reset. Refer to **INPUT/OUTPUT PROGRAMMING** paragraph below for a detailed description of I/O programming.

2.1.10 PD0-PD5, PD7

These seven lines comprise port D, a fixed input port that is enabled during power-on. All enabled special functions (SPI and SCI) affect the pins on this port. Four of these lines, PD2/MISO, PD3/MOSI, PD4/SCK, and PD5/SS, are used in the serial peripheral interface (SPI) discussed in

Table 2-1. I/O Pin Functions

R/W*	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

*R/W is an internal signal.

2.2.2 Fixed Port

Port D is a 7-bit fixed input port (PD0-PD5, PD7) that continually monitors the external pins whenever the SPI or SCI systems are disabled. During power-on reset or external reset all seven bits become valid input ports because all special function output drivers are disabled. For example, with the serial communications interface (SCI) system enabled, (RE = TE = 1) PD0 and PD1 inputs will read zero. With the serial peripheral interface (SPI) system disabled (SPE = 0) PD2 through PD5 will read the state of the pin at the time of the read operation. No data register is associated with the port when it is used as an input.

2.2.3 Serial Port (SCI and SPI)

The serial communications interface (SCI) and serial peripheral interface (SPI) use the port D pins for their functions. The SCI function requires two of the pins (PD0-PD1) for its receive data input (RDI) and transmit data output (TDO) respectively, whereas the SPI function requires four of the pins (PD2-PD5) for its serial data input/output (MISO), serial data output/input (MOSI), system clock (SCK), and slave select (\overline{SS}) respectively. Refer to **SECTION 5 SERIAL COMMUNICATIONS INTERFACE** and **SECTION 6 SERIAL PERIPHERAL INTERFACE** for a more detailed discussion.

2.3 MEMORY

As shown in Figure 2-4, the MCU is capable of addressing 8192 bytes of memory and I/O registers with its program counter. The CDP68HC05C4 MCU has implemented 4601 bytes of these locations. The first 256 bytes of memory (page zero) include: 25 bytes of I/O features such as data ports, the port DDRs, timer, serial peripheral interface (SPI), and serial communication interface (SCI); 48 bytes of user ROM, and 176 bytes of RAM. The next 4096 bytes complete the user ROM. The self-check ROM (224 bytes) and self-check vectors (16 bytes) are contained in memory locations \$1F00 through \$1FEF. The 16 highest address bytes contain the user defined reset and the interrupt vectors. Seven bytes of the lowest 32 memory locations are unused and the 176 bytes of user RAM include up to 64 bytes for the stack. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.




Figure 2-4. Address Map

2.4 CPU REGISTERS

The CDP68HC05C4 CPU contains five registers, as shown in the programming model of Figure 2-5. The interrupt stacking order is shown in Figure 2-6.





Figure 2-5. Programming Model



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Figure 2-6. Stacking Order

CDP68HC05C4

2.4.1 Accumulator (A)

The accumulator is an 8-bit general purpose register used to hold operands, results of the arithmetic calculations, and data manipulations.

2.4.2 Index Register (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit value which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

2.4.3 Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

2.4.4 Stack Pointer (SP)

The stack pointer is a 13-bit register containing the address of the next free locations on the push-down/pop-up stack. When accessing memory, the seven most significant bits are permanently configured to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a reset stack pointer (RSP) instruction, the stack pointer is set to its upper limit (\$00FF). Nested interrupt and/or subroutines may use up to 64 (decimal) locations. When the 64 locations are exceeded, the stack pointer wraps around and points to its upper limit (\$00FF), thus, losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

2.4.5 Condition Code Register (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. Each bit is explained in the following paragraphs.

2.4.5.1 HALF CARRY BIT (H). The H bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

2.4.5.2 INTERRUPT MASK BIT (I). When the I bit is set, all interrupts are disabled. Clearing this bit enables the interrupts. If an external interrupt occurs while the I bit is set, the interrupt is latched and is processed after the I bit is next cleared; therefore, no interrupts are lost because of the I bit being set. An internal interrupt can be lost if it is cleared while the I bit is set (refer to **SECTION 4 PROGRAMMABLE TIMER**, **SECTION 5 SERIAL COMMUNICATIONS INTERFACE**, and **SECTION 6 SERIAL PERIPHERAL INTERFACE** for more information).

2.4.5.3 NEGATIVE (N). When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logic one).

2.4.5.4 ZERO (Z). When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is zero.

2.4.5.5 CARRY/BORROW (C). Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

2.5 SELF-CHECK

The self-check capability of the CDP68HC05C4 MCU provides an internal check to determine if the device is functional. Self-check is performed using the circuit shown in the schematic diagram of Figure 2-7. As shown in the diagram, port C pins PC0-PC3 are monitored (light emitting diodes are shown but other devices could be used) for the self-check results. The self-check mode is entered by applying a 9 Vdc input (through a 4.7 kilohm resistor) to the \overline{IRQ} pin (2) and 5 Vdc input (through a 4.7 kilohm resistor) to the TCAP pin (37) and then depressing the reset switch to execute a reset. After reset, the following seven tests are performed automatically:

- I/O — Functionally exercises ports A, B, and C
- RAM — Counter test for each RAM byte
- Timer — Tracks counter register and checks OCF flag
- SCI — Transmission Test; checks for RDRF, TDRE, TC, and FE flags
- ROM — Exclusive OR with odd ones parity result
- SPI — Transmission test with check for SPIF, WCOL, and MODF flags
- INTERRUPTS — Tests external, timer, SCI, and SPI interrupts.

Self-check results (using the LEDs as monitors) are shown in Table 2-2. The following subroutines are available to user programs and do not require any external hardware.

2.6 TIMER TEST SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set.


This subroutine is called at location \$1F0E. The output compare register is first set to the current timer state. Because the timer is free running and has only a divide-by-four prescaler, each timer count cannot be tested. The test reads the timer once every 10 counts (40 cycles) and checks for correct counting. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$0050 and \$0051 are overwritten. Upon return to the user's program, X=40. If the test passed, A=0.

2.7 ROM CHECKSUM SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set.

This subroutine is called at location \$1F93 with RAM location \$0053 equal to \$01 and A=0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. Upon return to the user's program, X=0. If the test passed, A=0. RAM locations \$0050 through \$0053 are overwritten.

CDP68HC05C4



NOTE: The RC Oscillator Option may also be used in this circuit.

Figure 2-7. Self-Check Circuit Schematic Diagram

Table 2-2. Self-Check Results

PC3	PC2	PC1	PC0	Remarks
1	0	0	1	Bad I/O
1	0	1	0	Bad RAM
1	0	1	1	Bad Timer
1	1	0	0	Bad SCI
1	1	0	1	Bad ROM
1	1	1	0	Bad SPI
1	1	1	1	Bad Interrupts or \overline{IRQ} Request
Flashing				Good Device
All Others				Bad Device, Bad Port C, etc.

0 Indicates LED on; 1 Indicates LED is off.

SECTION 3

RESETS, INTERRUPTS, AND LOW POWER MODES

3.1 RESETS

The CDP68HC05C4 has two reset modes: an active low external reset pin ($\overline{\text{RESET}}$) and a power-on reset function; refer to Figure 3-1.

3.1.1 $\overline{\text{RESET}}$ Pin

The $\overline{\text{RESET}}$ input pin is used to reset the MCU to provide an orderly software startup procedure. When using the external reset mode, the $\overline{\text{RESET}}$ pin must stay low for a minimum of one and one half t_{CYC} . The $\overline{\text{RESET}}$ pin contains an internal Schmitt Trigger as part of its input to improve noise immunity.

3.1.2 Power-On Reset


The power-on reset occurs when a positive transition is detected on V_{DD} . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a $4064 t_{\text{CYC}}$ delay from the time that the oscillator becomes active. If the external $\overline{\text{RESET}}$ pin is low at the end of the $4064 t_{\text{CYC}}$ time out, the processor remains in the reset condition until $\overline{\text{RESET}}$ goes high.

Table 3-1 shows the actions of the two resets on internal circuits, but not necessarily in order of occurrence (X indicates that the condition occurs for the particular reset).

3.2 INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP68HC05C4 may be interrupted by one of five different methods: either one of four maskable hardware interrupts ($\overline{\text{IRQ}}$, SPI, SCI, or Timer) and one non-maskable software interrupt (SWI). Interrupts such as Timer, SPI, and SCI have several flags which will cause the interrupt. Generally, interrupt flags are located in read-only status registers, whereas their equivalent enable bits are located in associated control registers. The interrupt flags and enable bits are never contained in the same register. If the enable bit is a logic zero it blocks the interrupt from occurring but does not inhibit the flag from being set. Reset clears all enable bits to preclude interrupts during the reset procedure.

The general sequence for clearing an interrupt is a software sequence of first accessing the status register while the interrupt flag is set, followed by a read or write of an associated register. When any of these interrupts occur, and if the enable bit is a logic one, normal processing is suspended at the end of the current instruction execution. Interrupts cause the processor registers to be saved on



* Internal timing signal and bus information not available externally.
 ** OSC1 line is not meant to represent frequency. It is only used to represent time.
 *** The next rising edge of the internal processor clock following the rising edge of \overline{RESET} initiates the reset sequence.

Figure 3-1. Power-On Reset and \overline{RESET}

Table 3-1. Reset Action on Internal Circuit

Condition	RESET Pin	Power-On Reset
Timer Prescaler reset to zero state	X	X
Timer counter configured to \$FFFC	X	X
Timer output compare (TCMP) bit reset to zero	X	X
All timer interrupt enable bits cleared (ICIE, OCIE, and TOIE) to disable timer interrupts. The OLVL timer bit is also cleared by reset.	X	X
All data direction registers cleared to zero (input)	X	X
Configure stack pointer to \$00FF	X	X
Force internal address bus to restart vector (\$1FFE-\$1FFF)	X	X
Set I bit in condition code register to a logic one	X	X
Clear STOP latch	X*	X
Clear external interrupt latch	X	X
Clear WAIT latch	X	X
Disable SCI (serial control bits TE=0 and RE=0). Other SCI bits cleared by reset include: TIE, TCIE, RIE, ILIE, RWU, SBK, RDRF, IDLE, OR, NF, and FE.	X	X
Disable SPI (serial output enable control bit SPE=0). Other SPI bits cleared by reset include: SPIE, MSTR, SPIF, WCOL, and MODF.	X	X
Set serial status bits TDRE and TC	X	X
Clear all serial interrupt enable bits (SPIE, TIE, and TCIE)	X	X
Place SPI system in slave mode (MSTR=0)	X	X
Clear SCI prescaler rate control bits SCP0-SCP1	X	X

*Indicates that timeout still occurs.

the stack (see Figure 2-6) and the interrupt mask (I bit) set to prevent additional interrupts. The appropriate interrupt vector then points to the starting address of the interrupt service routine (refer to Figure 2-4 for vector location). Upon completion of the interrupt service routine, the RTI instruction (which is normally a part of the service routine) causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 2-6.

NOTE

The interrupt mask bit (I bit) will be cleared if and only if the corresponding bit stored in the stack is zero.

A discussion of interrupts, plus a table listing vector addresses for all interrupts including reset, in the CDP68HC05C4 is provided in Table 3-2.

Table 3-2. Vector Address for Interrupts and Reset

Register	Flag Name	Interrupts	CPU Interrupt	Vector Address
N/A	N/A	Reset	RESET	\$1FFE-\$1FFF
N/A	N/A	Software	SWI	\$1FFC-\$1FFD
N/A	N/A	External Interrupt	IRQ	\$1FFA-\$1FFB
Timer Status	ICF	Input Capture	TIMER	\$1FF8-\$1FF9
	OCF	Output Compare		
	TOF	Timer Overflow		
SCI Status	TDRE	Transmit Buffer Empty	SCI	\$1FF6-\$1FF7
	TC	Transmit Complete		
	RDRF	Receiver Buffer Full		
	IDLE	Idle Line Detect		
SPI Status	OR	Overrun	SPI	\$1FF4-\$1FF5
	SPIF	Transfer Complete		
	MODF	Mode Fault		

CDP68HC05C4

3.2.1 Hardware Controlled Interrupt Sequence

The following three functions ($\overline{\text{RESET}}$, STOP, and WAIT) are not in the strictest sense an interrupt; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Figure 3-2, and for STOP and WAIT are provided in Figure 3-3. A discussion is provided below.

- (a) — A low input on the $\overline{\text{RESET}}$ input pin causes the program to vector to its starting address which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in **RESETS** paragraph 3.1.
- (b) STOP — The STOP instruction causes the oscillator to be turned off and the processor to “sleep” until an external interrupt ($\overline{\text{IRQ}}$) or reset occurs.
- (c) WAIT — The WAIT instruction causes all processor clocks to stop, but leaves the Timer, SCI, and SPI clocks running. This “rest” state of the processor can be cleared by reset, an external interrupt ($\overline{\text{IRQ}}$), Timer interrupt, SPI interrupt, or SCI interrupt. There are no special wait vectors for these individual interrupts.

3.2.2 Software Interrupt (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask (I bit) in the condition code register. The interrupt service routine address is specified by the contents of memory location \$1FFC and \$1FFD.

3.2.3 External Interrupt

If the interrupt mask (I bit) of the condition code register has been cleared and the external interrupt pin ($\overline{\text{IRQ}}$) has gone low, then the external interrupt is recognized. When the interrupt is recognized, the current state of the CPU is pushed onto the stack and the I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FFA and \$1FFB. Either a level-sensitive and negative edge-sensitive trigger, or a negative edge-sensitive only trigger are available as a mask option. Figure 3-4 shows both a functional and mode timing diagram for the interrupt line. The timing diagram shows two different treatments of the interrupt line ($\overline{\text{IRQ}}$) to the processor. The first method shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the number of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The second configuration shows several interrupt lines “wire-ORed” to form the interrupts at the processor. Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized.

NOTE

The internal interrupt latch is cleared in the first part of the service routine; therefore, one (and only one) external interrupt pulse could be latched during t_{HLL} and serviced as soon as the I bit is cleared.




Figure 3-2. Hardware Interrupt Flowchart

CDP68HC05C4






Figure 3-3. STOP/WAIT Flowcharts



(a) Interrupt Function Diagram



Edge-Sensitive Trigger Condition
 The minimum pulse width (t_{LH}) is either 125 ns ($V_{DD} = 5\text{ V}$) or 250 ns ($V_{DD} = 3\text{ V}$). The period t_{LL} should not be less than the number of t_{cyc} cycles it takes to execute the interrupt service routine plus 21 t_{cyc} cycles.

Level-Sensitive Trigger Condition
 If after servicing an interrupt the \overline{IRQ} remains low, then the next interrupt is recognized.

Normally Used with Wire-ORed Connection

(b) Interrupt Mode Diagram

Figure 3-4. External Interrupt

CDP68HC05C4

3.2.4 Timer Interrupt

There are three different timer interrupt flags that will cause a timer interrupt whenever they are set and enabled. These three interrupt flags are found in the three most significant bits of the timer status register (TSR, location \$13) and all three will vector to the same interrupt service routine (\$1FF8-\$1FF9).

All interrupt flags have corresponding enable bits (ICIE, OCIE, and TOIE) in the timer control register (TCR, location \$12). Reset clears all enable bits, thus preventing an interrupt from occurring during the reset time period. The actual processor interrupt is generated only if the I bit in the condition code register is also cleared. When the interrupt is recognized, the current machine state is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FF8 and \$1FF9. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to **SECTION 4 PROGRAMMABLE TIMER** for additional information about the timer circuitry.

3.2.5 Serial Communications Interface (SCI) Interrupts

An interrupt in the serial communications interface (SCI) occurs when one of the interrupt flag bits in the serial communications status register is set, provided the I bit in the condition code register is clear and the enable bit in the serial communications control register 2 (location \$0F) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SCI interrupt causes the program counter to vector to memory location \$1FF6 and \$1FF7 which contains the starting address of the interrupt service routine. Software in the serial interrupt service routine must determine the priority and cause of the SCI interrupt by examining the interrupt flags and the status bits located in the serial communications status register (location \$10). The general sequence for clearing an interrupt is a software sequence of accessing the serial communications status register while the flag is set followed by a read or write of an associated register. Refer to **SECTION 5 SERIAL COMMUNICATIONS INTERFACE** for a description of the SCI system and its interrupts.

3.2.6 Serial Peripheral Interface (SPI) Interrupts

An interrupt in the serial peripheral interface (SPI) occurs when one of the interrupt flag bits in the serial peripheral status register (location \$0B) is set, provided the I bit in the condition code register is clear and the enable bit in the serial peripheral control register (location \$0A) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SPI interrupt causes the program counter to vector to memory location \$1FF4 and \$1FF5 which contains the starting address of the interrupt service routine. Software in the serial peripheral interrupt service routine must determine the priority and cause of the SPI interrupt by examining the interrupt flag bits located in the SPI status register. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to **SECTION 6 SERIAL PERIPHERAL INTERFACE** for a description of the SPI system and its interrupts.

3.3 LOW POWER MODES

3.3.1 STOP Instruction

The STOP instruction places the CDP68HC05C4 in its lowest power consumption mode. In the STOP mode the internal oscillator is turned off, causing all internal processing to be halted; refer to Figure 3-3. During the STOP mode, the I bit in the condition code register is cleared to enable external interrupts. All other registers and memory remain unaltered and all input/output lines remain unchanged. This continues until an external interrupt (\overline{IRQ}) or reset is sensed at which time the internal oscillator is turned on. The external interrupt or reset causes the program counter to vector to memory location \$1FFA and \$1FFB or \$1FFE and \$1FFF which contains the starting address of the interrupt or reset service routine respectively.

3.3.2 WAIT Instruction

The WAIT instruction places the CDP68HC05C4 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock remains active, and all CPU processing is stopped; however, the programmable timer, serial peripheral interface, and serial communications interface systems remain active. Refer to Figure 3-3. During the WAIT mode, the I bit in the condition code register is cleared to enable all interrupts. All other registers and memory remain unaltered and all parallel input/output lines remain unchanged. This continues until any interrupt or reset is sensed. At this time the program counter vectors to the memory location (\$1FF4 through \$1FFF) which contains the starting address of the interrupt or reset service routine.

CDP68HCO5C4**SECTION 4
PROGRAMMABLE TIMER****4.1 INTRODUCTION**

The programmable timer, which is preceded by a fixed divide-by-four prescaler, can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 4-1 and timing diagrams are shown in Figures 4-2 through 4-5.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

NOTE

The I bit in the condition code register should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur. This prevents interrupts from occurring between the time that the high and low bytes are accessed.

The programmable timer capabilities are provided by using the following ten addressable 8-bit registers (note the high and low represent the significance of the byte). A description of each register is provided below.

- Timer Control Register (TCR) location \$12,
 - Timer Status Register (TSR) location \$13,
 - Input Capture High Register location \$14,
 - Input Capture Low Register location \$15,
 - Output Compare High Register location \$16,
 - Output Compare Low Register location \$17,
 - Counter High Register location \$18,
 - Counter Low Register location \$19,
 - Alternate Counter High Register location \$1A, and
 - Alternate Counter Low Register location \$1B.
-






Figure 4-1. Programmable Timer Block Diagram



NOTE: The Counter Register and Timer Control Register are the only ones affected by $\overline{\text{RESET}}$.


Figure 4-2. Timer State Timing Diagram For Reset



NOTE: If the input edge occurs in the shaded area from one timer state T10 to the other timer state T10 the input capture flag is set during the next state T11.


Figure 4-3. Timer State Timing Diagram For Input Capture





- NOTES: 1. The CPU write to the compare register may take place at any time, but a compare only occurs at timer state T01. Thus, a 4-cycle difference may exist between the write to the compare register and the actual compare.
 2. Internal compare takes place during timer state T01.
 3. OCF is set at the timer state T11 which follows the comparison match (\$FFED in this example).

Figure 4-4. Timer State Timing Diagram For Output Compare



NOTE: The TOF bit is set at timer state T11 (transition of counter from \$FFFF to \$0000). It is cleared by a read of the timer status register during the internal processor clock high time followed by a read of the counter low register.

Figure 4-5. Timer State Diagram For Timer Overflow

CDP68HC05C4

4.2 COUNTER

The key element in the programmable timer is a 16-bit free running counter, or counter register, preceded by a prescaler which divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal processor clock is 2.0 MHz. The counter is clocked to increasing values during the low portion of the internal processor clock. Software can read the counter at any time without affecting its value.

The double byte free running counter can be read from either of two locations \$18-\$19 (called counter register at this location), or \$1A-\$1B (counter alternate register at this location). A read sequence containing only a read of the least significant byte of the free running counter (\$19,\$1B) will receive the count value at the time of the read. If a read of the free running counter or counter alternate register first addresses the most significant byte (\$18,\$1A) it causes the least significant byte (\$19,\$1B) to be transferred to a buffer. This buffer value remains fixed after the first most significant byte "read" even if the user reads the most significant byte several times. This buffer is accessed when reading the free running counter or counter alternate register least significant byte (\$19 or \$1B), and thus completes a read sequence of the total counter value. Note that in reading either the free running counter or counter alternate register, if the most significant byte is read, the least significant byte must also be read in order to complete the sequence.

The free running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on-reset (POR), the counter is also configured to \$FFFC and begins running after the oscillator startup delay. Because the free running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free running counter repeats every 262,144 MPU internal processor clock cycles. When the counter rolls over from \$FFFF to \$0000, the timer overflow flag (TOF) bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

4.3 OUTPUT COMPARE REGISTER

The output compare register is a 16-bit register, which is made up of two 8-bit registers at locations \$16 (most significant byte) and \$17 (least significant byte). The output compare register can be used for several purposes such as, controlling an output waveform or indicating when a period of time has elapsed. The output compare register is unique in that all bits are readable and writable and are not altered by the timer hardware. Reset does not affect the contents of this register and if the compare function is not utilized, the two bytes of the output compare register can be used as storage locations.

The contents of the output compare register are compared with the contents of the free running counter once during every four internal processor clocks. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked (by the output compare circuit pulse) to an output level register. The values in the output compare register and the output level bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit, OCIE, is set.

After a processor write cycle to the output compare register containing the most significant byte (\$16), the output compare function is inhibited until the least significant byte (\$17) is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made

CDP68HCO5C4

only to the least significant byte (\$17) will not inhibit the compare function. The free running counter is updated every four internal processor clock cycles due to the internal prescaler. The minimum time required to update the output compare register is a function of the software program rather than the internal hardware.

A processor write may be made to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

Because neither the output compare flag (OCF bit) or output compare register is affected by reset, care must be exercised when initializing the output compare function with software. The following procedure is recommended:

- (1) Write the high byte of the output compare register to inhibit further compares until the low byte is written.
- (2) Read the timer status register to arm the OCF if it is already set.
- (3) Write the output compare register low byte to enable the output compare function with the flag clear.

The advantage of this procedure is to prevent the OCF bit from being set between the time it is read and the write to the output compare register. A software example is shown below.

B7	16	STA	OCMPHI	INHIBIT OUTPUT COMPARE
B6	13	LDA	TSTAT	ARM OCF BIT IF SET
BF	17	STX	OCMPLD	READY FOR NEXT COMPARE

4.4 INPUT CAPTURE REGISTER

The two 8-bit registers which make up the 16-bit input capture register are read-only and are used to latch the value of the free running counter after a defined transition is sensed by the corresponding input capture edge detector. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free running counter on the rising edge of the internal processor clock preceding the external transition (refer to timing diagram shown in Figure 4-3). This delay is required for internal synchronization. Resolution is affected by the prescaler allowing the timer to only increment every four internal processor clock cycles.

The free running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free running counter value which corresponds to the most recent input capture.

After a read of the most significant byte of the input capture register (\$14), counter transfer is inhibited until the least significant byte (\$15) of the input capture register is also read. This characteristic forces the minimum pulse period attainable to be determined by the time used in the capture software routine and its interaction with the main program. The free running counter increments every four internal processor clock cycles due to the prescaler.

CDP68HCO5C4

A read of the least significant byte (\$15) of the input capture register does not inhibit the free running counter transfer. Again, minimum pulse periods are ones which allow software to read the least significant byte (\$15) and perform needed operations. There is no conflict between the read of the input capture register and the free running counter transfer since they occur on opposite edges of the internal processor clock.

4.5 TIMER CONTROL REGISTER (TCR)

The timer control register (TCR, location \$12) is an 8-bit read/write register which contains five control bits. Three of these bits control interrupts associated with each of the three flag bits found in the timer status register (discussed below). The other two bits control: 1) which edge is significant to the input capture edge detector (i.e., negative or positive), and 2) the next value to be clocked to the output level register in response to a successful output compare. The timer control register and the free running counter are the only sections of the timer affected by reset. The TCMP pin is forced low during external reset and stays low until a valid compare changes it to a high. The timer control register is illustrated below followed by a definition of each bit.

7	6	5	4	3	2	1	0	
ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL	\$12

- B7, ICIE** If the input capture interrupt enable (ICIE) bit is set, a timer interrupt is enabled when the ICF status flag (in the timer status register) is set. If the ICIE bit is clear, the interrupt is inhibited. The ICIE bit is cleared by reset.
- B6, OCIE** If the output compare interrupt enable (OCIE) bit is set, a timer interrupt is enabled whenever the OCF status flag is set. If the OCIE bit is clear, the interrupt is inhibited. The OCIE bit is cleared by reset.
- B5, TOIE** If the timer overflow interrupt enable (TOIE) bit is set, a timer interrupt is enabled whenever the TOF status flag (in the timer status register) is set. If the TOIE bit is clear, the interrupt is inhibited. The TOIE bit is cleared by reset.
- B1, IEDG** The value of the input edge (IEDG) bit determines which level transition on pin 37 will trigger a free running counter transfer to the input capture register. Reset does not affect the IEDG bit.
 0 = negative edge
 1 = positive edge
- B0, OLVL** The value of the output level (OLVL) bit is clocked into the output level register by the next successful output compare and will appear at pin 35. This bit and the output level register are cleared by reset.
 0 = low output
 1 = high output

CDP68HCO5C4

4.6 TIMER STATUS REGISTER (TSR)

The timer status register (TSR) is an 8-bit register of which the three most significant bits contain read-only status information. These three bits indicate the following:

1. A proper transition has taken place at pin 37 with an accompanying transfer of the free running counter contents to the input capture register,
2. A match has been found between the free running counter and the output compare register, and
3. A free running counter transition from \$FFFF to \$0000 has been sensed (timer overflow).

The timer status register is illustrated below followed by a definition of each bit. Refer to timing diagrams shown in Figures 4-2, 4-3, and 4-4 for timing relationship to the timer status register bits.

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	0	0	0	0	0	\$13

- B7, ICF The input capture flag (ICF) is set when a proper edge has been sensed by the input capture edge detector. It is cleared by a processor access of the timer status register (with ICF set) followed by accessing the low byte (\$15) of the input capture register. Reset does not affect the input compare flag.
- B6, OCF The output compare flag (OCF) is set when the output compare register contents matches the contents of the free running counter. The OCF is cleared by accessing the timer status register (with OCF set) and then accessing the low byte (\$17) of the output compare register. Reset does not affect the output compare flag.
- B5, TOF The timer overflow flag (TOF) bit is set by a transition of the free running counter from \$FFFF to \$0000. It is cleared by accessing the timer status register (with TOF set) followed by an access of the free running counter least significant byte (\$19). Reset does not affect the TOF bit.

Accessing the timer status register satisfies the first condition required to clear any status bits which happen to be set during the access. The only remaining step is to provide an access of the register which is associated with the status bit. Typically, this presents no problem for the input capture and output compare functions.

A problem can occur when using the timer overflow function and reading the free running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if: 1) the timer status register is read or written when TOF is set, and 2) the least significant byte of the free running counter is read but not for the purpose of servicing the flag. The counter alternate register at address \$1A and \$1B contains the same value as the free running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

During STOP and WAIT instructions, the programmable timer functions as follows: during the wait mode, the timer continues to operate normally and may generate an interrupt to trigger the CPU out of the wait state; during the stop mode, the timer holds at its current state, retaining all data, and resumes operation from this point when an external interrupt is received.

CDP68HCO5C4**SECTION 5
SERIAL COMMUNICATIONS INTERFACE (SCI)****5.1 INTRODUCTION**

A full-duplex asynchronous serial communications interface (SCI) is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. The serial data format is standard mark/space (NRZ) which provide one start bit, eight or nine data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

5.1.1 SCI Two Wire System Features

- Standard NRZ (mark/space) format.
- Advanced error detection method includes noise detection for noise duration of up to 1/16 bit time.
- Full-duplex operation (simultaneous transmit and receive).
- Software programmable for one of 32 different baud rates.
- Software selectable word length (eight or nine bit words).
- Separate transmitter and receiver enable bits.
- SCI may be interrupt driven.
- Four separate enable bits available for interrupt control.

5.1.2 SCI Receiver Features

- Receiver wake-up function (idle or address bit).
- Idle line detect.
- Framing error detect.
- Noise detect.
- Overrun detect.
- Receiver data register full flag.

5.1.3 SCI Transmitter Features

- Transmit data register empty flag.
- Transmit complete flag.
- Break send.

Any SCI two-wire system requires receive data in (RDI) and transmit data out (TDO).

5.2 DATA FORMAT

Receive data in (RDI) or transmit data out (TDO) is the serial data which is presented between the internal data bus and the output pin (TDO), and between the input pin (RDI) and the internal data bus. Data format is as shown for the NRZ in Figure 5-1 and must meet the following criteria:

1. A high level indicates a logic one and a low level indicates a logic zero.
2. The idle line is in a high (logic one) state prior to transmission/reception of a message.
3. A start bit (logic zero) is transmitted/received indicating the start of a message.
4. The data is transmitted and received least-significant-bit first.
5. A stop bit (high in the tenth or eleventh bit position) indicates the byte is complete.
6. A break is defined as the transmission or reception of a low (logic zero) for some multiple of the data format.




Figure 5-1. Data Format

5.3 WAKE-UP FEATURE

In a typical multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPUs to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line returns to the idle state. An SCI receiver is re-enabled by an idle string of at least ten (or eleven) consecutive ones. Software for the transmitter must provide for the required idle string between consecutive messages and prevent it from occurring within messages.

The user is allowed a second method of providing the wake-up feature in lieu of the idle string discussed above. This method allows the user to insert a logic one in the most significant bit of the transmit data word which needs to be received by all "sleeping" processors.

5.4 RECEIVE DATA IN

Receive data in is the serial data which is presented from the input pin via the SCI to the internal data bus. While waiting for a start bit, the receiver samples the input at a rate which is 16 times higher than the set baud rate. This 16 times higher-than-baud rate is referred to as the RT rate in Figures 5-2 and 5-3, and as the receiver clock in Figure 5-7. When the input (idle) line is detected low, it is tested for three more sample times (referred to as the start edge verification samples in Figure 5-2). If at least two of these three verification samples detect a logic low, a valid start bit is assumed to have been detected (by a logic low following the three start qualifiers) as shown in Figure 5-2; however, if in two or more of the verification samples a logic high is detected, the line is

CDP68HCO5C4




Figure 5-2. Examples of Start Bit Sampling Technique

Previous Bit	Present Bit	Samples	Next Bit
RDI		V V V	
16 R T	1 R T	8 R T 9 R T 10 R T	16 R T 1 R T

Figure 5-3. Sampling Technique Used on All Bits

assumed to be idle. (A noise flag is set if one of the three verification samples detects a logic high, thus a valid start bit could be assumed and a noise flag still set.) The receiver clock generator is controlled by the baud rate register (see Figures 5-6 and 5-7); however, the serial communications interface is synchronized by the start bit (independent of the transmitter).

Once a valid start bit is detected, the start bit, each data bit, and the stop bit are sampled three times at RT intervals of 8RT, 9RT, and 10RT (1RT is the position where the bit is expected to start) as shown in Figure 5-3. The value of the bit is determined by voting logic which takes the value of the majority of samples (two or three out of three). A noise flag is set when all three samples on a valid start bit or a data bit or the stop bit do not agree. (As discussed above, a noise flag is also set when the start bit verification samples do not agree.)


5.5 START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error without detection of a break (10 zeros for 8-bit format or 11 zeros for 9-bit format), the circuit continues to operate as if there actually were a stop bit and the start


CDP68HC05C4

edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic one start qualifiers (shown in Figure 5-2) are forced into the sample shift register during the interval when detection of a start bit is anticipated (see Figure 5-4); therefore the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break (RDRF = 1, FE = 1, receiver data register = \$00) produced the framing error, the start bit will not be artificially induced and the receiver must actually receive a logic one bit before start. See Figure 5-5.



(a) Case 1, Receive Line Low During Artificial Edge



(b) Case 2, Receive Line High During Expected Start Edge

Figure 5-4. SCI Artificial Start Following A Framing Error




Figure 5-5. SCI Start Bit Following A Break

CDP68HCO5C4


5.6 TRANSMIT DATA OUT (TDO)

Transmit data out is the serial data which is presented from the internal data bus via the SCI and then to the output pin. Data format is as discussed above and shown in Figure 5-1. The transmitter generates a bit time by using a derivative of the RT clock, thus producing a transmission rate equal to 1/16 that of the receiver sample clock.

5.7 REGISTERS

There are five different registers used in the serial communications interface (SCI) and the internal configuration of these registers is discussed in the following paragraphs. A block diagram of the SCI system is shown in Figure 5-6.

5.7.1 Serial Communications Data Register (SCDAT)




The serial communications data register performs two functions in the serial communications interface; i.e. it acts as the receive data register when it is read and as the transmit data register when it is written. Figure 5-6 shows this register as two separate registers, namely: the receive data register (RDR) and the transmit data register (TDR). As shown in Figure 5-6, the TDR (transmit data register) provides the parallel interface from the internal data bus to the transmit shift register and the receive data register (RDR) provides the interface from the receive shift register to the internal data bus.


When SCDAT is read, it becomes the receive data register and contains the last byte of data received. The receive data register, represented above, is a read-only register containing the last byte of data received from the shift register for the internal data bus. The RDRF bit (receive data register full bit in the serial communications status register) is set to indicate that a byte has been transferred from the input serial shift register to the serial communications data register. The transfer is synchronized with the receiver bit rate clock (from the receive control) as shown in Figure 5-6. All data is received least-significant-bit first.

When SCDAT is written, it becomes the transmit data register and contains the next byte of data to be transmitted. The transmit data register, also represented above, is a write-only register containing the next byte of data to be applied to the transmit shift register from the internal data bus. As long as the transmitter is enabled, data stored in the serial communications data register is transferred to the transmit shift register (after the current byte in the shift register has been transmitted). The transfer from the SCDAT to the transmit shift register is synchronized with the bit rate clock (from the transmit control) as shown in Figure 5-6. All data is transmitted least-significant-bit first.

5.7.2 Serial Communications Control Register 1 (SCCR1)



The serial communications control register 1 (SCCR1) provides the control bits which: 1) determine the word length (either 8 or 9 bits), and 2) selects the method used for the wake-up feature. Bits 6 and 7 provide a location for storing the ninth bit for longer bytes.




NOTE: The Serial Communications Data Register (SCDAT) is controlled by the internal R/W signal. It is the transmit data register when written and receive data register when read.

Figure 5-6. Serial Communications Interface Block Diagram

CDP68HCO5C4

- B7, R8 If the M bit is a one, then this bit provides a storage location for the ninth bit in the receive data byte. Reset does not affect this bit.
- B6, T8 If the M bit is a one, then this bit provides a storage location for the ninth bit in the transmit data byte. Reset does not affect this bit.
- B4, M The option of the word length is selected by the configuration of this bit and is shown below. Reset does not affect this bit.
 0 = 1 start bit, 8 data bits, 1 stop bit
 1 = 1 start bit, 9 data bits, 1 stop bit
- B3, WAKE This bit allows the user to select the method for receiver "wake up". If the WAKE bit is a logic zero, an idle line condition will "wake up" the receiver. If the WAKE bit is set to a logic one, the system acknowledges an address bit (most significant bit). The address bit is dependent on both the WAKE bit and the M bit level (table shown below). (Additionally, the receiver does not use the wake-up feature unless the RWU control bit in serial communications control register 2 is set as discussed below.) Reset does not affect this bit.

Wake	M	Method of Receiver "Wake-Up"
0	X	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

5.7.3 Serial Communications Control Register 2 (SCCR2)

The serial communications control register 2 (SCCR2) provides the control bits which: individually enable/disable the transmitter or receiver, enable the system interrupts, and provide the wake-up enable bit and a "send break code" bit. Each of these bits is described below. (The individual flags are discussed in the **5.7.4 Serial Communications Status Register**.)


- B7, TIE When the transmit interrupt enable bit is set, the SCI interrupt occurs provided TDRE is set (see Figure 5-6). When TIE is clear, the TDRE interrupt is disabled. Reset clears the TIE bit.
- B6, TCIE When the transmission complete interrupt enable bit is set, the SCI interrupt occurs provided TC is set (see Figure 5-6). When TCIE is clear, the TC interrupt is disabled. Reset clears the TCIE bit.

CDP68HCO5C4

- B5, RIE** When the receive interrupt enable bit is set, the SCI interrupt occurs provided OR is set or RDRF is set (see Figure 5-6). When RIE is clear, the OR and RDRF interrupts are disabled. Reset clears the RIE bit.
- B4, ILIE** When the idle line interrupt enable bit is set, the SCI interrupt occurs provided IDLE is set (see Figure 5-6). When ILIE is clear, the IDLE interrupt is disabled. Reset clears the ILIE bit.
- B3, TE** When the transmit enable bit is set, the transmit shift register output is applied to the TDO line. Depending on the state of control bit M in serial communications control register 1, a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted when software sets the TE bit from a cleared state. If a transmission is in progress, and TE is written to a zero, then the transmitter will wait until after the present byte has been transmitted before placing the TDO pin in the idle high-impedance state. If the TE bit has been written to a zero and then set to a one before the current byte is transmitted, the transmitter will wait until that byte is transmitted and will then initiate transmission of a new preamble. After the preamble is transmitted, and provided the TDRE bit is set (no new data to transmit), the line remains idle (driven high while TE = 1); otherwise, normal transmission occurs. This function allows the user to "neatly" terminate a transmission sequence. After loading the last byte in the serial communications data register and receiving the interrupt from TDRE, indicating the data has been transferred into the shift register, the user should clear TE. The last byte will then be transmitted and the line will go idle (high impedance). Reset clears the TE bit.
- B2, RE** When the receive enable bit is set, the receiver is enabled. When RE is clear, the receiver is disabled and all of the status bits associated with the receiver (RDRF, IDLE, OR, NF, and FE) are inhibited. Reset clears the RE bit.
- B1, RWU** When the receiver wake-up bit is set, it enables the "wake up" function. The type of "wake up" mode for the receiver is determined by the WAKE bit discussed above (in the SCCR1). When the RWU bit is set, no status flags will be set. Flags which were set previously will not be cleared when RWU is set. If the WAKE bit is cleared, RWU is cleared after receiving 10 (M = 0) or 11 (M = 1) consecutive ones. Under these conditions, RWU cannot be set if the line is idle. If the WAKE bit is set, RWU is cleared after receiving an address bit. The RDRF flag will then be set and the address byte will be stored in the receiver data register. Reset clears the RWU bit.
- B0, SBK** When the send break bit is set the transmitter sends zeros in some number equal to a multiple of the data format bits. If the SBK bit is toggled set and clear, the transmitter sends 10 (M = 0) or 11 (M = 1) zeros and then reverts to idle or sending data. The actual number of zeros sent when SBK is toggled depends on the data format set by the M bit in the serial communications control register 1; therefore, the break code will be synchronous with respect to the data stream. At the completion of the break code, the transmitter sends at least one high bit to guarantee recognition of a valid start bit. Reset clears the SBK bit.

CDP68HCO5C4

5.7.4 Serial Communications Status Register (SCSR)



The serial communications status register (SCSR) provides inputs to the interrupt logic circuits for generation of the SCI system interrupt. In addition, a noise flag bit and a framing error bit are also contained in the SCSR.

- B7, TDRE** The transmit data register empty bit is set to indicate that the contents of the serial communications data register have been transferred to the transmit serial shift register. If the TDRE bit is clear, it indicates that the transfer has not yet occurred and a write to the serial communications data register will overwrite the previous value. The TDRE bit is cleared by accessing the serial communications status register (with TDRE set), followed by writing to the serial communications data register. Data can not be transmitted unless the serial communications status register is accessed before writing to the serial communications data register to clear the TDRE flag bit. Reset sets the TDRE bit.
- B6, TC** The transmit complete bit is set at the end of a data frame, preamble, or break condition if:
1. TE = 1, TDRE = 1, and no pending data, preamble, or break is to be transmitted; or
 2. TE = 0, and the data, preamble, or break (in the transmit shift register) has been transmitted.
- The TC bit is a status flag which indicates that one of the above conditions has occurred. The TC bit is cleared by accessing the serial communications status register (with TC set), followed by writing to the serial communications data register. It does not inhibit the transmitter function in any way. Reset sets the TC bit.
- B5, RDRF** When the receive data register full bit is set, it indicates that the receiver serial shift register is transferred to the serial communications data register. If multiple errors are detected in any one received word, the NF, FE, and RDRF bits will be affected as appropriate during the same clock cycle. The RDRF bit is cleared when the serial communications status register is accessed (with RDRF set) followed by a read of the serial communications data register. Reset clears the RDRF bit.
- B4, IDLE** When the idle line detect bit is set, it indicates that a receiver idle line is detected (receipt of a minimum number of ones to constitute the number of bits in the byte format). The minimum number of ones needed will be 10 (M = 0) or 11 (M = 1). This allows a receiver that is not in the wake-up mode to detect the end of a message, detect the preamble of a new message, or to resynchronize with the transmitter. The IDLE bit is cleared by accessing the serial communications status register (with IDLE set) followed by a read of the serial communications data register. The IDLE bit will not be set again until

CDP68HCO5C4

after an RDRF has been set; i.e., a new idle line occurs. The IDLE bit is not set by an idle line when the receiver "wakes up" from the wake-up mode. Reset clears the IDLE bit.

- B3, OR** When the overrun error bit is set, it indicates that the next byte is ready to be transferred from the receive shift register to the serial communications data register when it is already full (RDRF bit is set). Data transfer is then inhibited until the RDRF bit is cleared. Data in the serial communications data register is valid in this case, but additional data received during an overrun condition (including the byte causing the overrun) will be lost. The OR bit is cleared when the serial communications status register is accessed (with OR set), followed by a read of the serial communications data register. Reset clears the OR bit.
- B2, NF** The noise flag bit is set if there is noise on a "valid" start bit or if there is noise on any of the data bits or if there is noise on the stop bit. It is not set by noise on the idle line nor by invalid (false) start bits. If there is noise, the NF bit is not set until the RDRF flag is set. Each data bit is sampled three times as described above in RECEIVE DATA IN and shown in Figure 5-3. The NF bit represents the status of the byte in the serial communications data register. For the byte being received (shifted in) there will also be a "working" noise flag the value of which will be transferred to the NF bit when the serial data is loaded into the serial communications data register. The NF bit does not generate an interrupt because the RDRF bit gets set with NF and can be used to generate the interrupt. The NF bit is cleared when the serial communications status register is accessed (with NF set), followed by a read of the serial communications data register. Reset clears the NF bit.
- B1, FE** The framing error bit is set when the byte boundaries in the bit stream are not synchronized with the receiver bit counter (generated by a "lost" stop bit). The byte is transferred to the serial communications data register and the RDRF bit is set. The FE bit does not generate an interrupt because the RDRF bit is set at the same time as FE and can be used to generate the interrupt. Note that if the byte received causes a framing error and it will also cause an overrun if transferred to the serial communications data register, then the overrun bit will be set, but not the framing error bit, and the byte will not be transferred to the serial communications data register. The FE bit is cleared when the serial communications status register is accessed (with FE set) followed by a read of the serial communications data register. Reset clears the FE bit.

5.7.5 Baud Rate Register

7	6	5	4	3	2	1	0	
—	—	SCP1	SCP0	—	SCR2	SCR1	SCR0	\$0D

The baud rate register provides the means for selecting different baud rates which may be used as the rate control for the transmitter and receiver. The SCP0-SCP1 bits function as a prescaler for the

CDP68HCO5C4

SCR0-SCR2 bits. Together, these five bits provide multiple, baud rate combinations for a given crystal frequency.

B5, SCP1
B4, SCP0

These two bits in the baud rate register are used as a prescaler to increase the range of standard baud rates controlled by the SCR0-SCR2 bits. A table of the prescaler internal processor clock division versus bit levels is provided below. Reset clears SCP1-SCP0 bits (divide-by-one).

SCP1	SCP0	Internal Processor Clock Divide By
0	0	1
0	1	3
1	0	4
1	1	13

B2, SCR2
B1, SCR1
B0, SCR0

These three bits in the baud rate register are used to select the baud rates of both the transmitter and receiver. A table of baud rates versus bit levels is shown below. Reset does not affect the SCR2-SCR0 bits.

SCR2	SCR1	SCR0	Prescaler Output Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

The diagram of Figure 5-7 and Tables 5-1 and 5-2 illustrate the divided chain used to obtain the baud rate clock (transmit clock). Note that there is a fixed rate divide-by-16 between the receive clock (RT) and the transmit clock (Tx). The actual divider chain is controlled by the combined SCP0-SCP1 and SCR0-SCR2 bits in the baud rate register as illustrated. All divided frequencies shown in the first table represent the final transmit clock (the actual baud rate) resulting from the internal processor clock division shown in the "divide-by" column only (prescaler division only). The second table illustrates how the prescaler output can be further divided by action of the SCI select bits (SCR0-SCR2). For example, assume that a 9600 Hz baud rate is required with a 2.4576 MHz external crystal. In this case the prescaler bits (SCP0-SCP1) could be configured as a divide-by-one or a divide-by-four. If a divide-by-four prescaler is used, then the SCR0-SCR2 bits must be configured as a divide-by-two. This results in a divide-by-128 of the internal processor clock to produce a 9600 Hz baud rate clock. Using the same crystal, the 9600 baud rate can be obtained with a prescaler divide-by-one and the SCR0-SCR2 bits configured for a divide-by-eight.

NOTE

The crystal frequency is internally divided-by-two to generate the internal processor clock.

CDP68HC05C4




Figure 5-7. Rate Generator Division

Table 5-1. Prescaler Highest Baud Rate Frequency Output

SCP Bit		Clock* Divided By	Crystal Frequency MHz				
1	0		4.194304	4.0	2.4576	2.0	1.8432
0	0	1	131.072 kHz	125.000 kHz	76.80 kHz	62.50 kHz	57.60 kHz
0	1	3	43.691 kHz	41.666 kHz	25.60 kHz	20.833 kHz	19.20 kHz
1	0	4	32.768 kHz	31.250 kHz	19.20 kHz	15.625 kHz	14.40 kHz
1	1	13	10.082 kHz	9600 Hz	5.907 kHz	4800 Hz	4430 Hz

* The clock in the "Clock Divided By" column is the internal processor clock.

NOTE: The divided frequencies shown in Table 5-1 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.

Table 5-2. Transmit Baud Rate Output For a Given Prescaler Output

SCR Bits			Divide By	Representative Highest Prescaler Baud Rate Output				
2	1	0		131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz
0	0	0	1	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz
0	0	1	2	65.536 kHz	16.384 kHz	38.40 kHz	9600 Hz	4800 Hz
0	1	0	4	32.768 kHz	8.192 kHz	19.20 kHz	4800 Hz	2400 Hz
0	1	1	8	16.384 kHz	4.096 kHz	9600 Hz	2400 Hz	1200 Hz
1	0	0	16	8.192 kHz	2.048 kHz	4800 Hz	1200 Hz	600 Hz
1	0	1	32	4.096 kHz	1.024 kHz	2400 Hz	600 Hz	300 Hz
1	1	0	64	2.048 kHz	512 Hz	1200 Hz	300 Hz	150 Hz
1	1	1	128	1.024 kHz	256 Hz	600 Hz	150 Hz	75 Hz

NOTE: Table 5-2 illustrates how the SCI select bits can be used to provide lower transmitter baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock) and the receiver clock is 16 times higher in frequency than the actual baud rate.

CDP68HC05C4**SECTION 6
SERIAL PERIPHERAL INTERFACE (SPI)****6.1 INTRODUCTION AND FEATURES****6.1.1 Introduction**

The serial peripheral interface (SPI) is an interface built into the CDP68HC05C4 MCU which allows several CDP68HC05C4 MCUs, or CDP68HC05C4 plus peripheral devices, to be interconnected within a single "black box" or on the same printed circuit board. In a serial peripheral interface (SPI), separate wires (signals) are required for data and clock. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may be configured in one containing one master MCU and several slave MCUs, or in a system in which an MCU is capable of being either a master or a slave.

Figure 6-1 illustrates two different system configurations. Figure 6-1a represents a system of five different MCUs in which there are one master and four slaves (0, 1, 2, 3). In this system four basic lines (signals) are required for the MOSI (master out slave in), MISO (master in slave out), SCK (serial clock), and \overline{SS} (slave select) lines. Figure 6-1b represents a system of five MCUs in which three can be master or slave and two are slave only.

6.1.2 Features

- Full duplex, three-wire synchronous transfers
- Master or slave operation
- 1.05 MHz (maximum) master bit frequency
- 2.1 MHz (maximum) slave bit frequency
- Four programmable master bit rates
- Programmable clock polarity and phase
- End of transmission interrupt flag
- Write collision flag protection
- Master-Master mode fault protection capability


6.2 SIGNAL DESCRIPTION

The four basic signals (MOSI, MISO, SCK, and \overline{SS}) discussed above are described in the following paragraphs. Each signal function is described for both the master and slave mode.


6.2.1 Master Out Slave In (MOSI)

The MOSI pin is configured as a data output in a master (mode) device and as a data input in a slave (mode) device. In this manner data is transferred serially from a master to a slave on this line; most

CDP68HC05C4



a. Single Master, Four Slaves



b. Three Master/Slave, Two Slaves

Figure 6-1. Master-Slave System Configuration

CDP68HC05C4

significant bit first, least significant bit last. The timing diagrams of Figure 6-2 summarize the SPI timing diagram shown in Section 9, and show the relationship between data and clock (SCK). As shown in Figure 6-2, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

NOTE

Both the slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a second (slave) device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) is used to signify that the I/O operation is complete.

Configuration of the MOSI pin is a function of the MSTR bit in the serial peripheral control register (SPCR, location \$0A). When a device is operating as a master, the MOSI pin is an output because the program in firmware sets the MSTR bit to a logic one.




Figure 6-2. Data Clock Timing Diagram

6.2.2 Master In Slave Out (MISO)

The MISO pin is configured as an input in a master (mode) device and as an output in a slave (mode) device. In this manner data is transferred serially from a slave to a master on this line; most significant bit first, least significant bit last. The MISO pin of a slave device is placed in the high-impedance state if it is not selected by the master; i.e., its \overline{SS} pin is a logic one. The timing diagram of Figure 6-2 shows the relationship between data and clock (SCK). As shown in Figure 6-2, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

NOTE

The slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a slave device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) in the serial peripheral status register (SPSR, location \$0B) is used to signify that the I/O operation is complete.

In the master device, the MSTR control bit in the serial peripheral control register (SPCR, location \$0A) is set to a logic one (by the program) to allow the master device to receive data on its MISO pin. In the slave device, its MISO pin is enabled by the logic level of the \overline{SS} pin; i.e., if $\overline{SS} = 1$ then the MISO pin is placed in the high-impedance state, whereas, if $\overline{SS} = 0$ the MISO pin is an output for the slave device.

6.2.3 Slave Select (\overline{SS})

The slave select (\overline{SS}) pin is a fixed input (PD5, pin 34), which receives an active low signal that is generated by the master device to enable slave device(s) to accept data. To ensure that data will be accepted by a slave device, the \overline{SS} signal line must be a logic low prior to occurrence of SCK (system clock) and must remain low until after the last (eighth) SCK cycle. Figure 6-2 illustrates the relationship between SCK and the data for two different level combinations of CPHA, when \overline{SS} is pulled low. These are: 1) with CPHA = 1 or 0, the first bit of data is applied to the MISO line for transfer, and 2) when CPHA = 0 the slave device is prevented from writing to its data register. Refer to the WCOL status flag in the serial peripheral status register (location \$0B) description for further information on the effects that the \overline{SS} input and CPHA control bit have on the I/O data register. A high level \overline{SS} signal forces the MISO (master in slave out) line to the high-impedance state. Also, SCK and the MOSI (master out slave in) line are ignored by a slave device when its \overline{SS} signal is high.

When a device is a master, it constantly monitors its \overline{SS} signal input for a logic low. The master device will become a slave device any time its \overline{SS} signal input is detected low. This ensures that there is only one master controlling the \overline{SS} line for a particular system. When the \overline{SS} line is detected low, it clears the MSTR control bit (serial peripheral control register, location \$0A). Also, control bit SPE in the serial peripheral control register is cleared which causes the serial peripheral interface (SPI) to be disabled (port D SPI pins become inputs). The MODF flag bit in the serial peripheral status register (location \$0B) is also set to indicate to the master device that another device is attempting to become a master. Two devices attempting to be outputs are normally the result of a

CDP68HCO5C4

software error; however, a system could be configured which would contain a default master which would automatically “take-over” and restart the system.

6.2.4 Serial Clock (SCK)

The serial clock is used to synchronize the movement of data both in and out of the device through its MOSI and MISO pins. The master and slave devices are capable of exchanging a data byte of information during a sequence of eight clock pulses. Since the SCK is generated by the master device, the SCK line becomes an input on all slave devices and synchronizes slave data transfer. The type of clock and its relationship to data are controlled by the CPOL and CPHA bits in the serial peripheral control register (location \$0A) discussed below. Refer to Figure 6-2 for timing.


The master device generates the SCK through a circuit driven by the internal processor clock. Two bits (SPR0 and SPR1) in the serial peripheral control register (location \$0A) of the master device select the clock rate. The master device uses the SCK to latch incoming slave device data on the MISO line and shifts out data to the slave device on the MOSI line. Both master and slave devices must be operated in the same timing mode as controlled by the CPOL and CPHA bit in the serial peripheral control register. In the slave device, SPR0, SPR1 have no effect on the operation of the serial peripheral interface. Timing is shown in Figure 6-2.

6.3 FUNCTIONAL DESCRIPTION

A block diagram of the serial peripheral interface (SPI) is shown in Figure 6-3. In a master configuration, the master start logic receives an input from the CPU (in the form of a write to the SPI rate generator) and originates the system clock (SCK) based on the internal processor clock. This clock is also used internally to control the state controller as well as the 8-bit shift register. As a master device, data is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MOSI pin for application to the slave device(s). During a read cycle, data is applied serially from a slave device via the MISO pin to the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle.

In a slave configuration, the slave start logic receives a logic low (from a master device) at the \overline{SS} pin and a system clock input (from the same master device) at the SCK pin. Thus, the slave is synchronized with the master. Data from the master is received serially at the slave MOSI pin and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle. During a write cycle, data is parallel loaded into the 8-bit shift register from the internal data bus and then shifted out serially to the MISO pin for application to the master device.

Figure 6-4 illustrates the MOSI, MISO, and SCK master-slave interconnections. Note that in Figure 6-4 the master \overline{SS} pin is tied to a logic high and the slave \overline{SS} pin is a logic low. Figure 6-1 provides a larger system connection for these same pins. Note that in Figure 6-1, all \overline{SS} pins are connected to a port pin of a master/slave device. In this case any of the devices can be a slave.



- NOTE: The \overline{SS} , SCK, MOSI, and MISO are external pins which provide the following functions:
- MOSI—Provides serial output to slave unit(s) when device is configured as a master. Receives serial input from master unit when device is configured as a slave unit.
 - MISO—Receives serial input from slave unit(s) when device is configured as a master. Provides serial output to master when device is configured as a slave unit.
 - SCK — Provides system clock when device is configured as a master unit. Receives system clock when device is configured as a slave unit.
 - \overline{SS} — Provides a logic low to select a slave device for a transfer with a master device.

Figure 6-3. Serial Peripheral Interface Block Diagram



CDP68HCO5C4




Figure 6-4. Serial Peripheral Interface Master-Slave Interconnection

6.4 REGISTERS

There are three registers in the serial parallel interface which provide control, status, and data storage functions. These registers which include the serial peripheral control register (SPCR, location \$0A), serial peripheral status register (SPSR, location \$0B), and serial peripheral data I/O register (SPDR, location \$0C) are described below.

6.4.1 Serial Peripheral Control Register (SPCR)

7	6	5	4	3	2	1	0	
SPIE	SPE	-	MSTR	CPOL	CPHA	SPR1	SPR0	\$0A

The serial peripheral control register bits are defined as follows:

- B7, SPIE When the serial peripheral interrupt enable bit is high, it allows the occurrence of a processor interrupt, and forces the proper vector to be loaded into the program counter if the serial peripheral status register flag bit (SPIF and/or MODF) is set to a logic one. It does not inhibit the setting of a status bit. The SPIE bit is cleared by reset.
- B6, SPE When the serial peripheral output enable control bit is set, all output drive is applied to the external pins and the system is enabled. When the SPE bit is set, it enables the SPI system by connecting it to the external pins thus allowing it to interface with the external SPI bus. The pins that are defined as output depend on which mode (master or slave) the device is in. Because the SPE bit is cleared by reset, the SPI system is not connected to the external pins upon reset.
- B4, MSTR The master bit determines whether the device is a master or a slave. If the MSTR bit is a logic zero it indicates a slave device and a logic one denotes a master device. If the master mode is selected, the function of the SCK pin changes from an input to an output and the function of the MISO and MOSI pins are reversed. This allows the user to wire device pins MISO to MISO, and MOSI to MOSI, and SCK to SCK without incident. The MSTR bit is cleared by reset; therefore, the device is always placed in the slave mode during reset.

CDP68HCO5C4

- B3, CPOL** The clock polarity bit controls the normal or steady state value of the clock when data is not being transferred. The CPOL bit affects both the master and slave modes. It must be used in conjunction with the clock phase control bit (CPHA) to produce the wanted clock-data relationship between a master and a slave device. When the CPOL bit is a logic zero, it produces a steady state low value at the SCK pin of the master device. If the CPOL bit is a logic one, a high value is produced at the SCK pin of the master device when data is not being transferred. The CPOL bit is not affected by reset. Refer to Figure 6-2.
- B2, CPHA** The clock phase bit controls the relationship between the data on the MISO and MOSI pins and the clock produced or received at the SCK pin. This control has effect in both the master and slave modes. It must be used in conjunction with the clock polarity control bit (CPOL) to produce the wanted clock-data relation. The CPHA bit in general selects the clock edge which captures data and allows it to change states. It has its greatest impact on the first bit transmitted (MSB) in that it does or does not allow a clock transition before the first data capture edge. The CPHA bit is not affected by reset. Refer to Figure 6-2.
- B1, SPR1**
B0, SPR0 These two serial peripheral rate bits select one of four baud rates to be used as SCK if the device is a master; however they have no effect in the slave mode. The slave device is capable of shifting data in and out at a maximum rate which is equal to the CPU clock. A rate table is given below for the generation of the SCK from the master. The SPR1 and SPR0 bits are not affected by reset.

SPR1	SPR0	Internal Processor Clock Divide By
0	0	2
0	1	4
1	0	16
1	1	32

6.4.2 Serial Peripheral Status Register (SPSR)

7	6	5	4	3	2	1	0	
SPIF	WCOL	—	MODF	—	—	—	—	\$0B

The status flags which generate a serial peripheral interface (SPI) interrupt may be blocked by the SPIE control bit in the serial peripheral control register. The WCOL bit does not cause an interrupt. The serial peripheral status register bits are defined as follows:

- B7, SPIF** The serial peripheral data transfer flag bit notifies the user that a data transfer between the device and an external device has been completed. With the completion of the data transfer, SPIF is set, and if SPIE is set, a serial peripheral interrupt (SPI) is generated. During the clock cycle that SPIF is being set, a copy of the received data byte in the shift register is moved to a buffer. When the data register is read, it is the buffer that is read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not responded to the first SPIF, only the first byte sent is contained in the receiver buffer and all other bytes are lost.

CDP68HCO5C4

The transfer of data is initiated by the master device writing its serial peripheral data register.

Clearing the SPIF bit is accomplished by a software sequence of accessing the serial peripheral status register while SPIF is set and followed by a write to or a read of the serial peripheral data register. While SPIF is set, all writes to the serial peripheral data register are inhibited until the serial peripheral status register is read. This occurs in the master device. In the slave device, SPIF can be cleared (using a similar sequence) during a second transmission; however, it must be cleared before the second SPIF in order to prevent an overrun condition. The SPIF bit is cleared by reset.

B6, WCOL The function of the write collision status bit is to notify the user that an attempt was made to write the serial peripheral data register while a data transfer was taking place with an external device. The transfer continues uninterrupted; therefore, a write will be unsuccessful. A "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation. If a "write collision" occurs, WCOL is set but no SPI interrupt is generated. The WCOL bit is a status flag only.

Clearing the WCOL bit is accomplished by a software sequence of accessing the serial peripheral status register while WCOL is set, followed by 1) a read of the serial peripheral data register prior to the SPIF bit being set, or 2) a read or write of the serial peripheral data register after the SPIF bit is set. A write to the serial peripheral data register (SPDR) prior to the SPIF bit being set, will result in generation of another WCOL status flag. Both the SPIF and WCOL bits will be cleared in the same sequence. If a second transfer has started while trying to clear (the previously set) SPIF and WCOL bits with a clearing sequence containing a write to the serial peripheral data register, only the SPIF bit will be cleared.

A collision of a write to the serial peripheral data register while an external data transfer is taking place can occur in both the master mode and the slave mode, although with proper programming the master device should have sufficient information to preclude this collision.

Collision in the master device is defined as a write of the serial peripheral data register while the internal rate clock (SCK) is in the process of transfer. The signal on the \overline{SS} pin is always high on the master device.

A collision in a slave device is defined in two separate modes. One problem arises in a slave device when the CPHA control bit is a logic zero. When CPHA is a logic zero, data is latched with the occurrence of the first clock transition. The slave device does not have any way of knowing when that transition will occur; therefore, the slave device collision occurs when it attempts to write the serial peripheral data register after its \overline{SS} pin has been pulled low. The \overline{SS} pin of the slave device freezes the data in its serial peripheral data register and does not allow it to be altered if the CPHA bit is a logic zero. The master device must raise the \overline{SS} pin of the slave device high between each byte it transfers to the slave device.

CDP68HCO5C4

The second collision mode is defined for the state of the CPHA control bit being a logic one. With the CPHA bit set, the slave device will be receiving a clock (SCK) edge prior to the latch of the first data transfer. This first clock edge will freeze the data in the slave device I/O register and allow the msb onto the external MISO pin of the slave device. The \overline{SS} pin low state enables the slave device but the drive onto the MISO pin does not take place until the first data transfer clock edge. The WCOL bit will only be set if the I/O register is accessed while a transfer is taking place. By definition of the second collision mode, a master device might hold a slave device \overline{SS} pin low during a transfer of several bytes of data without a problem.

A special case of WCOL occurs in the slave device. This happens when the master device starts a transfer sequence (an edge or SCK for CPHA = 1; or an active \overline{SS} transition for CPHA = 0) at the same time the slave device CPU is writing to its serial peripheral interface data register. In this case it is assumed that the data byte written (in the slave device serial peripheral interface) is lost and the contents of the slave device read buffer becomes the byte that is transferred. Because the master device receives back the last byte transmitted, the master device can detect that a fatal WCOL occurred.

Since the slave device is operating asynchronously with the master device, the WCOL bit may be used as an indicator of a collision occurrence. This helps alleviate the user from a strict real-time programming effort. The WCOL bit is cleared by reset.

B4, MODF


The function of the mode fault flag is defined for the master mode (device). If the device is a slave device the MODF bit will be prevented from toggling from a logic zero to a logic one; however, this does not prevent the device from being in the slave mode with the MODF bit set. The MODF bit is normally a logic zero and is set only when the master device has its \overline{SS} pin pulled low. Toggling the MODF bit to a logic one affects the internal serial peripheral interface (SPI) system in the following ways:

1. MODF is set and SPI interrupt is generated if SPIE = 1.
2. The SPE bit is forced to a logic zero. This blocks all output drive from the device, disables the SPI system.
3. The MSTR bit is forced to a logic zero, thus forcing the device into the slave mode.

Clearing the MODF is accomplished by a software sequence of accessing the serial peripheral status register while MODF is set followed by a write to the serial peripheral control register. Control bits SPE and MSTR may be restored to their original set state during this clearing sequence or after the MODF bit has been cleared. Hardware does not allow the user to set the SPE and MSTR bit while MODF is a logic one unless it is during the proper clearing sequence. The MODF flag bit indicates that there might have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state. The MODF bit is cleared by reset.

CDP68HC05C4

6.4.3 Serial Peripheral Data I/O Register (SPDR)



The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte and this will only occur in the master device. A slave device writing to its data I/O register will not initiate a transmission. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices. A write or read of the serial peripheral data I/O register, after accessing the serial peripheral status register with SPIF set, will clear SPIF.

During the clock cycle that the SPIF bit is being set, a copy of the received data byte in the shift register is being moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not internally responded to clear the first SPIF, only the first byte is contained in the receive buffer of the slave device; all others are lost. The user may read the buffer at any time. The first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated or an overrun condition will exist.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.

The ability to access the serial peripheral data I/O register is limited when a transmission is taking place. It is important to read the discussion defining the WCOL and SPIF status bits to understand the limits on using the serial peripheral data I/O register.

6.5 SERIAL PERIPHERAL INTERFACE (SPI) SYSTEM CONSIDERATIONS

There are two types of SPI systems; single master system and multi-master systems. Figure 6-1 illustrates both of these systems and a discussion of each is provided below.

Figure 6-1a illustrates how a typical single master system may be configured, using an CDP6805 HCMOS family device as the master and four CDP6805 HCMOS family devices as slaves. As shown, the MOSI, MISO, and SCK pins are all wired to equivalent pins on each of the five devices. The master device generates the SCK clock, the slave devices all receive it. Since the CDP6805 HCMOS master device is the bus master, it internally controls the function of its MOSI and MISO lines, thus writing data to the slave devices on the MOSI and reading data from the slave devices on the MISO lines. The master device selects the individual slave devices by using four pins of a parallel port to control the four \overline{SS} pins of the slave devices. A slave device is selected when the master device pulls its \overline{SS} pin low. The \overline{SS} pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices. Note that the slave devices do not have to be enabled in a mutually exclusive fashion except to prevent bus contention on the MISO line. For example, three slave devices, enabled for a transfer, are permissible if only one has the capability of being read by the master. An example of this is a write to several display drivers to clear a display with a single I/O operation. To ensure that proper data transmission is occurring between the master device and a slave device, the master device may have the slave device respond with a previously received data byte (this data byte could be inverted or at least be a byte that is different from the last one sent by the master device). The master device will always receive the previous

CDP68HC05C4

byte back from the slave device if all MISO and MOSI lines are connected and the slave has not written its data I/O register. Other transmission security methods might be defined using ports for handshake lines or data bytes with command fields.

A multi-master system may also be configured by the user. A system of this type is shown in Figure 6-1b. An exchange of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system. The major device control that plays a part in this system is the MSTR bit in the serial peripheral control register and the MODF bit in the serial peripheral status register.



CDP68HC05C4**SECTION 7
EFFECTS OF STOP AND WAIT MODES ON THE
TIMER AND SERIAL SYSTEMS****7.1 INTRODUCTION**

The STOP and WAIT instructions have different effects on the programmable timer, serial communications interface (SCI), and serial peripheral interface (SPI) systems. These different effects are discussed separately below.

7.2 STOP MODE

When the processor executes the STOP instruction, the internal oscillator is turned off. This halts all internal CPU processing including the operation of the programmable timer, serial communications interface, and serial peripheral interface. The only way for the MCU to "wake up" from the stop mode is by receipt of an external interrupt (logic low on \overline{IRQ} pin) or by the detection of a reset (logic low on \overline{RESET} pin or a power-on reset). The effects of the stop mode on each of the MCU systems (Timer, SCI, and SPI) are described separately.

7.2.1 Timer During Stop Mode

When the MCU enters the stop mode, the timer counter stops counting (the internal processor clock is stopped) and remains at that particular count value until the stop mode is exited by an interrupt (if exited by reset the counter is forced to \$FFFC). If the stop mode is exited by an external low on the \overline{IRQ} pin, then the counter resumes from its stopped value as if nothing had happened. Another feature of the programmable timer, in the stop mode, is that if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuitry is armed. This action does not set any timer flags or "wake up" the MCU, but when the MCU does "wake up" there will be an active input capture flag (and data) from that first valid edge which occurred during the stop mode. If the stop mode is exited by an external reset (logic low on \overline{RESET} pin), then no such input capture flag or data action takes place even if there was a valid input capture edge (at the TCAP pin) during the MCU stop mode.

7.2.2 SCI During Stop Mode

When the MCU enters the stop mode, the baud rate generator which drives the receiver and transmitter is shut down. This essentially stops all SCI activity. The receiver is unable to receive and transmitter is unable to transmit. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. When the stop mode is exited, that particular transmission resumes (if the exit is the result of a low input to the \overline{IRQ} pin). Since the previous transmission resumes after an \overline{IRQ} interrupt stop mode exit, the user should ensure that the SCI transmitter is in the idle state when the STOP instruction is executed. If the receiver is receiving data when the STOP instruction is

executed, received data sampling is stopped (baud rate generator stops) and the rest of the data is lost. For the above reasons, all SCI transactions should be in the idle state when the STOP instruction is executed.

7.2.3 SPI During Stop Mode

When the MCU enters the stop mode, the baud rate generator which drives the SPI shuts down. This essentially stops all master mode SPI operation, thus the master SPI is unable to transmit or receive any data. If the STOP instruction is executed during an SPI transfer, that transfer is halted until the MCU exits the stop mode (provided it is an exit resulting from a logic low on the $\overline{\text{IRQ}}$ pin). If the stop mode is exited by a reset, then the appropriate control/status bits are cleared and the SPI is disabled. If the device is in the slave mode when the STOP instruction is executed, the slave SPI will still operate. It can still accept data and clock information in addition to transmitting its own data back to a master device.

At the end of a possible transmission with a slave SPI in the stop mode, no flags are set until a logic low $\overline{\text{IRQ}}$ input results in an MCU "wake up". Caution should be observed when operating the SPI (as a slave) during the stop mode because none of the protection circuitry (write collision, mode fault, etc.) is active.

It should also be noted that when the MCU enters the stop mode all enabled output drivers (TDO, TCMP, MISO, MOSI, and SCK ports) remain active and any sourcing currents from these outputs will be part of the total supply current required by the device.

7.3 WAIT MODE

When the MCU enters the wait mode, the CPU clock is halted. All CPU action is suspended; however, the timer, SCI, and SPI systems remain active. In fact an interrupt from the timer, SCI, or SPI (in addition to a logic low on the $\overline{\text{IRQ}}$ or $\overline{\text{RESET}}$ pins) causes the processor to exit the wait mode. Since the three systems mentioned above operate as they do in the normal mode, only a general discussion of the wait mode is provided below.

The wait mode power consumption depends on how many systems are active. The power consumption will be highest when all the systems (timer, TCMP, SCI, and SPI) are active. The power consumption will be the least when the SCI and SPI systems are disabled (timer operation cannot be disabled in the wait mode). If a non-reset exit from the wait mode is performed (i.e., timer overflow interrupt exit), the state of the remaining systems will be unchanged. If a reset exit from the wait mode is performed all the systems revert to the disabled reset state.

CDP68HCO5C4

SECTION 8

INSTRUCTION SET AND ADDRESSING MODES

8.1 INSTRUCTION SET

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

All of the instructions used in the CDP6805 CMOS Family are used in the CDP68HCO5C4 MCU, plus an additional one; the multiply (MUL) instruction. This instruction allows for unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high order product is then stored in the index register and the low order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation:	X: $A \leftarrow X * A$			
Description:	Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register.			
Condition Codes:	H: Cleared I: Not affected N: Not affected Z: Not affected C: Cleared			
Source Form(s):	MUL			
	Addressing Mode	Cycles	Bytes	Opcode
	Inherent	11	1	\$42

8.1.1 Register/Memory Instructions

Most of these instructions use two operands. The first operand is either the accumulator or the index register. The second operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 8-1.

8.1.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to Table 8-2.

Table 8-1. Register/Memory Instructions

Function	Mnem.	Addressing Modes																	
		Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	—	—	—	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	—	—	—	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	DB	3	5
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

8.1.3 Branch Instructions

Most branch instructions test the state of the condition code register and if certain criteria are met, a branch is executed. This adds an offset between -127 and $+128$ to the current program counter. Refer to Table 8-3.

Table 8-3. Branch Instructions

Function	Mnemonic	Relative Addressing Mode		
		Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	3
Branch IFF Higher	BHI	22	2	3
Branch IFF Lower or Same	BLS	23	2	3
Branch IFF Carry Clear	BCC	24	2	3
(Branch IFF Higher or Same)	(BHS)	24	2	3
Branch IFF Carry Set	BCS	25	2	3
(Branch IFF Lower)	(BLO)	25	2	3
Branch IFF Not Equal	BNE	26	2	3
Branch IFF Equal	BEQ	27	2	3
Branch IFF Half Carry Clear	BHCC	28	2	3
Branch IFF Half Carry Set	BHCS	29	2	3
Branch IFF Plus	BPL	2A	2	3
Branch IFF Minus	BMI	2B	2	3
Branch IFF Interrupt Mask Bit is Clear	BMC	2C	2	3
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3
Branch IFF Interrupt Line is Low	BIL	2E	2	3
Branch IFF Interrupt Line is High	BIH	2F	2	3
Branch to Subroutine	BSR	AD	2	6

8.1.4 Bit Manipulation Instructions

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space except for ROM, port D data location (\$03), serial peripheral status register (\$0B), serial communications status register (\$10), timer status register (\$13), and timer input capture register (\$14-\$15). All port registers, port DDRs, timer, two serial systems, on-chip RAM, and 48 bytes of ROM reside in the first 256 bytes (page zero). An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is automatically placed in the carry bit of the condition code register. Refer to Table 8-4.

Table 8-4. Bit Manipulation Instructions

Function	Mnemonic	Addressing Modes					
		Bit Set/Clear			Bit Test and Branch		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is Set	BRSET n (n=0...7)	—	—	—	2*n	3	5
Branch IFF Bit n is Clear	BRCLR n (n=0...7)	—	—	—	01+2*n	3	5
Set Bit n	BSET n (n=0...7)	10+2*n	2	5	—	—	—
Clear Bit n	BCLR n (n=0...7)	11+2*n	2	5	—	—	—

CDP68HC05C4

8.1.5 Control Instructions

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8-5.

Table 8-5. Control Instructions

Function	Mnemonic	Inherent		
		Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2

8.1.6 Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 8-6.

8.1.7 Opcode Map

Table 8-7 is an opcode map for the instructions used on the MCU.

8.2 ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short absolute (direct) and long absolute (extended) addressing are also included. One and two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 8-7 shows the addressing modes for each instruction, with the effects each instruction has on the condition code register.

The term "effective address" (EA) is used in describing the various addressing modes, and is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of" the location or register referred to; e.g., (PC) indicates the contents of the location pointed to by the PC. An arrow indicates "is replaced by", and a colon indicates concatenation of two bytes.

Table 8-6. Instruction Set

Mnemonic	Addressing Modes										Condition Codes				
	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	H	I	N	Z	C
ADC		X	X	X		X	X	X			Λ	●	Λ	Λ	Λ
ADD		X	X	X		X	X	X			Λ	●	Λ	Λ	Λ
AND		X	X	X		X	X	X			●	●	Λ	Λ	●
ASL	X		X			X	X				●	●	Λ	Λ	Λ
ASR	X		X			X	X				●	●	Λ	Λ	Λ
BCC					X						●	●	●	●	●
BCLR									X		●	●	●	●	●
BCS					X						●	●	●	●	●
BEQ					X						●	●	●	●	●
BHCC					X						●	●	●	●	●
BHCS					X						●	●	●	●	●
BHI					X						●	●	●	●	●
BHS					X						●	●	●	●	●
BIH					X						●	●	●	●	●
BIL					X						●	●	●	●	●
BIT		X	X	X		X	X	X			●	●	Λ	Λ	●
BLO					X						●	●	●	●	●
BLS					X						●	●	●	●	●
BMC					X						●	●	●	●	●
BMI					X						●	●	●	●	●
BMS					X						●	●	●	●	●
BNE					X						●	●	●	●	●
BPL					X						●	●	●	●	●
BRA					X						●	●	●	●	●
BRN					X						●	●	●	●	●
BRCLR										X	●	●	●	●	Λ
BRSET										X	●	●	●	●	Λ
BSET									X		●	●	●	●	●
BSR					X						●	●	●	●	●
CLC	X										●	●	●	●	0
CLI	X										●	●	0	●	●
CLR	X		X			X	X				●	●	0	1	●
CMP		X	X	X		X	X	X			●	●	Λ	Λ	Λ


Table 8-7. CDP68HC05C4 HCMOS Instruction Set Opcode Map

		Bit Manipulation		Branch	Read/Modify/Write						Control			Register/Memory							
		BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	Hi	Low		
Low	Hi	0	0001	0010	0011	0100	0101	0110	0111	1000	1001	A	B	C	D	E	F				
0	0000	BRSET0 BTB	BSET0 BSC	BRA REL	NEG DIR	NEG INH	NEG INH	NEG IX1	NEG IX	RTI INH		SUB IMM	SUB DIR	SUB EXT	SUB IX2	SUB IX1	SUB IX	0	0000		
1	0001	BRCLR0 BTB	BCLR0 BSC	BRN REL						RTS INH		CMP IMM	CMP DIR	CMP EXT	CMP IX2	CMP IX1	CMP IX	1	0001		
2	0010	BRSET1 BTB	BSET1 BSC	BHI REL		MUL INH						SBC IMM	SBC DIR	SBC EXT	SBC IX2	SBC IX1	SBC IX	2	0010		
3	0011	BRCLR1 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA INH	COMX INH	COM IX1	COM IX	SWI INH		CPX IMM	CPX DIR	CPX EXT	CPX IX2	CPX IX1	CPX IX	3	0011		
4	0100	BRSET2 BTB	BSET2 BSC	BCC REL	LSR DIR	LSRA INH	LSRX INH	LSR IX1	LSR IX			AND IMM	AND DIR	AND EXT	AND IX2	AND IX1	AND IX	4	0100		
5	0101	BRCLR2 BTB	BCLR2 BSC	BCS REL								BIT IMM	BIT DIR	BIT EXT	BIT IX2	BIT IX1	BIT IX	5	0101		
6	0110	BRSET3 BTB	BSET3 BSC	BNE REL	ROR DIR	RORA INH	RORX INH	ROR IX1	ROR IX			LDA IMM	LDA DIR	LDA EXT	LDA IX2	LDA IX1	LDA IX	6	0110		
7	0111	BRCLR3 BTB	BCLR3 BSC	BEQ REL	ASR DIR	ASRA INH	ASRX INH	ASR IX1	ASR IX	TAX INH		STA DIR	STA EXT	STA EXT	STA IX2	STA IX1	STA IX	7	0111		
8	1000	BRSET4 BTB	BSET4 BSC	BHCC REL	LSL DIR	LSLA INH	LSLX INH	LSL IX1	LSL IX	CLC INH	EOR IMM	EOR DIR	EOR EXT	EOR EXT	EOR IX2	EOR IX1	EOR IX	8	1000		
9	1001	BRCLR4 BTB	BCLR4 BSC	BHCS REL	ROL DIR	ROLA INH	ROLX INH	ROL IX1	ROL IX	SEC INH	ADC IMM	ADC DIR	ADC EXT	ADC EXT	ADC IX2	ADC IX1	ADC IX	9	1001		
A	1010	BRSET5 BTB	BSET5 BSC	BPL REL	DEC DIR	DECA INH	DECX INH	DEC IX1	DEC IX	CLI INH	ORA IMM	ORA DIR	ORA EXT	ORA EXT	ORA IX2	ORA IX1	ORA IX	A	1010		
B	1011	BRCLR5 BTB	BCLR5 BSC	BMI REL						SEI INH	ADD IMM	ADD DIR	ADD EXT	ADD EXT	ADD IX2	ADD IX1	ADD IX	B	1011		
C	1100	BRSET6 BTB	BSET6 BSC	BMC REL	INC DIR	INCA INH	INCX INH	INC IX1	INC IX	RSP INH		JMP DIR	JMP EXT	JMP EXT	JMP IX2	JMP IX1	JMP IX	C	1100		
D	1101	BRCLR6 BTB	BCLR6 BSC	BMS REL	TST DIR	TSTA INH	TSTX INH	TST IX1	TST IX	NOP INH	BSR REL	JSR DIR	JSR EXT	JSR EXT	JSR IX2	JSR IX1	JSR IX	D	1101		
E	1110	BRSET7 BTB	BSET7 BSC	BIL REL						STOP INH	LDX IMM	LDX DIR	LDX EXT	LDX EXT	LDX IX2	LDX IX1	LDX IX	E	1110		
F	1111	BRCLR7 BTB	BCLR7 BSC	BIH REL	CLR DIR	CLRA INH	CLR INH	CLR IX1	CLR IX	WAIT INH	TXA INH		STX DIR	STX EXT	STX EXT	STX IX2	STX IX1	STX IX	F	1111	

Abbreviations for Address Modes

- INH Inherent
- A Accumulator
- X Index Register
- IMM Immediate
- DIR Direct
- EXT Extended
- REL Relative
- BSC Bit Set/Clear
- BTB Bit Test and Branch
- IX Indexed (No Offset)
- IX1 Indexed, 1 Byte (8-Bit) Offset
- IX2 Indexed, 2 Byte (16-Bit) Offset

LEGEND



CDP68HC05C4

8.2.1 Inherent

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

8.2.2 Immediate

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC \leftarrow PC + 2$$

8.2.3 Direct

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers, and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

8.2.4 Extended

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction.

$$EA = (PC + 1):(PC + 2); PC \leftarrow PC + 3$$

$$\text{Address Bus High} \leftarrow (PC + 1); \text{Address Bus Low} \leftarrow (PC + 2)$$

8.2.5 Indexed, No Offset

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$EA = X; PC \leftarrow PC + 1$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow X$$

8.2.6 Indexed, 8-Bit Offset

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register; therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the *m*th element in a *n* element table. All instructions are two bytes. The content of the index register (*X*) is not changed. The content of

(PC + 1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$\begin{aligned} EA &= X + (PC + 1); PC \leftarrow PC + 2 \\ \text{Address Bus High} &\leftarrow K; \text{Address Bus Low} \leftarrow X + (PC + 1) \end{aligned}$$

where:

K = The carry from the addition of $X + (PC + 1)$

8.2.7 Indexed, 16-Bit Offset

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). The content of the index register is not changed.

$$\begin{aligned} EA &= X + [(PC + 1):(PC + 2)]; PC \leftarrow PC + 3 \\ \text{Address Bus High} &\leftarrow (PC + 1) + K; \\ \text{Address Bus Low} &\leftarrow X + (PC + 2) \end{aligned}$$

where:

K = The carry from the addition of $X + (PC + 2)$

8.2.8 Relative

Relative addressing is only used in branch instructions. In relative addressing, the content of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to $+129$ bytes from the branch instruction opcode location.

$$\begin{aligned} EA &= PC + 2 + (PC + 1); PC \leftarrow EA \text{ if branch taken;} \\ &\text{otherwise, } EA = PC \leftarrow PC + 2 \end{aligned}$$

8.2.9 Bit Set/Clear

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified in the first three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the other to address the byte which contains the bit of interest.

$$\begin{aligned} EA &= (PC + 1); PC \leftarrow PC + 2 \\ \text{Address Bus High} &\leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1) \end{aligned}$$

8.2.10 Bit Test and Branch

Bit test and branch is a combination of direct addressing, bit set/clear addressing, and relative addressing. The actual bit to be tested, within the byte, is specified within the low order nibble of the opcode. The address of the data byte to be tested is located via a direct address in the location following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is

CDP68HC05C4

added to the PC if the specified bit is set or cleared in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$EA1 = (PC + 1)$
Address Bus High $\leftarrow 0$; Address Bus Low $\leftarrow (PC + 1)$
 $EA2 = PC + 3 + (PC + 2)$; $PC \leftarrow EA2$ if branch taken;
otherwise, $PC \leftarrow PC + 3$

SECTION 9 ELECTRICAL SPECIFICATIONS

9.1 INTRODUCTION

This section contains the electrical specifications and associated timing information for the CDP68HC05C4.

9.2 MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.5 to +7.0	V
Input Voltage	V _{in}	V _{SS} - 0.5 to V _{DD} + 0.5	V
Current Drain Per Pin Excluding V _{DD} and V _{SS}	I	25	mA
Operating Temperature Range	T _A	-55 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Reliability of operation is enhanced if unused inputs except OSC2 are connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

9.3 THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance			
Ceramic	θ _{JA}	50	°C/W
Plastic		100	
Chip Carrier		100	

V_{DD} = 4.5 V

Pins	R1	R2	C
PA0-PA7, PB0-PB7, PC0-PC7, PD6	3.26 kΩ	2.38 kΩ	50 pF
PD1-PD4	1.9 kΩ	2.26 kΩ	200 pF

V_{DD} = 3.0 V

Pins	R1	R2	C
PA0-PA7, PB0-PB7, PC0-PC7, PD6	10.91 kΩ	6.32 kΩ	50 pF
PD1-PD4	6 kΩ	6 kΩ	200 pF




Figure 9-1. Equivalent Test Load

CDP68HC05C4

9.4 POWER CONSIDERATIONS

The average chip-junction temperature, T_J , in $^{\circ}\text{C}$ can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

T_A = Ambient Temperature, $^{\circ}\text{C}$

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, $^{\circ}\text{C}/\text{W}$

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{CC} \times V_{CC}$, Watts – Chip Internal Power

$P_{I/O}$ = Power Dissipation on Input and Output Pins – User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K + (T_J + 273^{\circ}\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

9.5 DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$,

$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Limits			Unit
		Min	Typ	Max	
Output Voltage, $I_{Load} \leq 10.0 \mu\text{A}$	V_{OL} V_{OH}	– $V_{DD} - 0.1$	– –	0.1 –	V V
Output High Voltage ($I_{Load} = 0.8 \text{ mA}$) PA0-PA7, PB0-PB7, PC0-PC7, TCMP ($I_{Load} = 1.6 \text{ mA}$) PD1-PD4	V_{OH} V_{OH}	$V_{DD} - 0.8$ $V_{DD} - 0.8$	– –	– –	V V
Output Low Voltage ($I_{Load} = 1.6 \text{ mA}$) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	V_{OL}	–	–	0.4	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$, OSC1	V_{IH}	$0.7 \times V_{DD}$	–	V_{DD}	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$, OSC1	V_{IL}	V_{SS}	–	$0.2 \times V_{DD}$	V
Total Supply Current ($C_L = 50 \text{ pF}$ on Ports, no dc Loads, $t_{cyc} = 500 \text{ ns}$, ($V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$) RUN WAIT (See Note) STOP (See Note)	I_{DD} I_{DD} I_{DD}	– – –	5 1.5 1.0	TBD TBD TBD	mA mA μA
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	I_{IL}	–	–	± 10	μA
Input Current $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, TCAP, OSC1, PD0, PD5, PD7	I_{in}	–	–	± 1	μA
Capacitance Ports (as input or output) $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, TCAP, OSC1, PD0-PD5, PD7	C_{out} C_{in}	– –	– –	12 8	pF pF

NOTE: Measured under the following conditions:

- All ports are configured as input, $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
- No load on TCMP, $C_L = 20 \text{ pF}$ on OSC2.
- OSC1 is a square wave with $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
- $TE = RE = SPE = 0$




Figure 9-2. Typical Operating Current vs Internal Frequency

9.6 DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 3.3 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -55^\circ\text{C}$ to 125°C unless otherwise noted)

Characteristic	Symbol	Limits			Unit
		Min	Typ	Max	
Output Voltage, $I_{Load} \leq 10.0 \mu\text{A}$	V_{OL} V_{OH}	-- $V_{DD} - 0.1$	-- -	0.1	V V
Output High Voltage ($I_{Load} = 0.2 \text{ mA}$) PA0-PA7, PB0-PB7, PC0-PC7, TCMP ($I_{Load} = 0.4 \text{ mA}$) PD1-PD4	V_{OH} V_{OH}	$V_{DD} - 0.3$ $V_{DD} - 0.3$	-- -	-- -	V V
Output Low Voltage ($I_{Load} = 0.4 \text{ mA}$) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	V_{OL}	--	--	0.3	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IH}	$0.7 \times V_{DD}$	--	V_{DD}	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IL}	V_{SS}	--	$0.2 \times V_{DD}$	V
Total Supply Current ($C_L = 50 \text{ pF}$ on Ports, no dc Loads, $t_{CYC} = 1000 \text{ ns}$, ($V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$) RUN WAIT (See Note) STOP (See Note)	I_{DD} I_{DD} I_{DD}	-- -- --	1.5 400 1	TBD TBD TBD	mA μA μA
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	I_{IL}	--	--	± 10	μA
Input Current \overline{RESET} , \overline{IRQ} , TCAP, OSC1, PD0, PD5, PD7	I_{in}	--	--	± 1	μA
Capacitance Ports (as input or output) \overline{RESET} , \overline{IRQ} , TCAP, OSC1, PD0-PD5, PD7	C_{out} C_{in}	-- -	-- -	12 8	pF pF

NOTE: Measured under the following conditions:


- All ports are configured as input, $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$
- No load on TCMP, $C_L = 20 \text{ pF}$ on OSC2.
- OSC1 is a square wave with $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
- $TE = RE = SPE = 0$.

CDP68HC05C4

9.7 CONTROL TIMING ($V_{DD}=5.0\text{ Vdc} \pm 10\%$, $V_{SS}=0\text{ Vdc}$, $T_A = -55\text{ to } +125^\circ\text{C}$)

Characteristic	Symbol	Limits		Unit
		Min	Max	
Frequency of Operation Crystal Option	f_{osc}	—	4.2	MHz
External Clock Option	f_{osc}	dc	4.2	MHz
Internal Operating Frequency Crystal ($f_{osc} \pm 2$)	f_{op}	—	2.1	MHz
External Clock ($f_{osc} \pm 2$)	f_{op}	dc	2.1	MHz
Cycle Time (See Figure 3-1)	t_{cyc}	480	—	ns
Crystal Oscillator Startup Time (See Figure 3-1)	t_{OXOV}	—	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (See Figure 9-3)	t_{LCH}	—	100	ms
RESET Pulse Width (See Figure 3-2)	t_{RL}	1.5	—	t_{cyc}
Timer Resolution**	t_{RESL}	4.0	—	t_{cyc}
Input Capture Pulse Width (See Figure 9-4)	t_{TH}, t_{TL}	125	—	ns
Input Capture Pulse Period (See Figure 9-4)	t_{TLTL}	***	—	t_{cyc}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4)	t_{LIH}	125	—	ns
Interrupt Pulse Period (See Figure 3-4)	t_{LIL}	*	—	t_{cyc}
OSC1 Pulse Width	t_{OH}, t_{OL}	90	—	ns

- * The minimum period t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 t_{cyc}$.
- ** Since a 2-bit prescaler in the timer must count four internal cycles (t_{cyc}), this is the limiting minimum factor in determining the timer resolution.
- *** The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{cyc}$.



NOTES:

1. Represents the internal gating of the OSC1 pin.
2. \overline{IRQ} pin edge-sensitive mask option.
3. \overline{IRQ} pin level and edge-sensitive mask option.
4. RESET vector address shown for timing example.

Figure 9-3. Stop Recovery Timing Diagram

CDP68HC05C4

9.8 CONTROL TIMING ($V_{DD}=3.0\text{ Vdc} \pm 10\%$, $V_{SS}=0\text{ Vdc}$, $T_A = -55\text{ to }+125^\circ\text{C}$)

Characteristic	Symbol	Limits		Unit
		Min	Max	
Frequency of Operation				
Crystal Option	f_{osc}	—	2.0	MHz
External Clock Option	f_{osc}	dc	2.0	MHz
Internal Operating Frequency				
Crystal ($f_{osc} \pm 2$)	f_{op}	—	1.0	MHz
External Clock ($f_{osc} \pm 2$)	f_{op}	dc	1.0	MHz
Cycle Time (See Figure 3-1)	t_{cyc}	1000	—	ns
Crystal Oscillator Startup Time (See Figure 3-1)	t_{OXOV}	—	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (See Figure 9-3)	t_{LCH}	—	100	ms
RESET Pulse Width—Excluding Power-Up (See Figure 3-1)	t_{RL}	1.5	—	t_{cyc}
Timer				
Resolution **	t_{RESL}	4.0	—	t_{cyc}
Input Capture Pulse Width (See Figure 9-4)	t_{TH}, t_{TL}	250	—	ns
Input Capture Pulse Period (See Figure 9-4)	t_{TLTL}	***	—	t_{cyc}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4)	t_{LIH}	250	—	ns
Interrupt Pulse Period (See Figure 3-4)	t_{LIL}	*	—	t_{cyc}
OSC1 Pulse Width	t_{OH}, t_{OL}	200	—	ns

* The minimum period t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t_{cyc} .

** Since a 2-bit prescaler in the timer must count four internal cycles (t_{cyc}), this is the limiting minimum factor in determining the timer resolution.

*** The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{cyc} .




Figure 9-4. Timer Relationships

CDP68HCO5C4

9.9 SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-5)

(V_{DD} = 5.0 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = -55 to +125°)

Num.	Characteristic	Symbol	Limits		Unit
			Min	Max	
	Operating Frequency Master Slave	f _{op(m)} f _{op(s)}	dc dc	1.05 2.1	MHz MHz
1	Enable Lead Time Master Slave (CPHA = 0) Slave (CPHA = 1)	t _{lead(m)} t _{lead(S0)} t _{lead(S1)}	* 240 100	— — —	ns ns ns
2	Enable Lag Time Master Slave (CPHA = 0) Slave (CPHA = 1)	t _{lag(m)} t _{lag(S0)} t _{lag(S1)}	* 0.0 125	— — —	ns ns ns
3	Clock (SCK) High Time Master Slave	t _{w(SCKH)m} t _{w(SCKH)s}	TBD TBD	— —	ns ns
4	Clock (SCK) Low Time Master Slave	t _{w(SCKL)m} t _{w(SCKL)s}	TBD TBD	— —	ns ns
5	Data Setup Time (Inputs) Master Slave	t _{su(m)} t _{su(s)}	100 100	— —	ns ns
6	Data Hold Time (Inputs) Master Slave	t _{h(m)} t _{h(s)}	100 100	— —	ns ns
7	Access Time Slave	t _a	—	TBD	ns
8	Disable Time (Hold Time to High-Impedance State) Slave	t _{dis}	—	TBD	ns
9	Data Valid Master (Before Capture Edge) Slave (After Enable Edge) **	t _{v(B)m} t _{v(B)s}	TBD —	— 200	ns ns
10	Data Valid Master (After Capture Edge)	t _{v(A)}	TBD	—	ns
11	Rise Time (20% V _{DD} to 70% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, \overline{SS})	t _{rm} t _{rs}	— —	100 2.0	ns μs
12	Fall Time (70% V _{DD} to 20% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, \overline{SS})	t _{fm} t _{fs}	— —	100 2.0	ns μs
13	Output Data Hold (After Enable Edge) Master Slave	t _{ho(m)} t _{ho(s)}	0 0	— —	ns ns

* Signal production depends on software.

** Assumes 200 pF load on all SPI pins.

CDP68HC05C4

9.10 SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-5)



(V_{DD} = 3.3 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = -55 to +125°C)

Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f _{op(m)} f _{op(s)}	dc dc	0.5 1.0	MHz MHz
1	Enable Lead Time Master Slave (CPHA = 0) Slave (CPHA = 1)	t _{lead(m)} t _{lead(S0)} t _{lead(S1)}	* 500 200	— — —	ns ns ns
2	Enable Lag Time Master Slave (CPHA = 0) Slave (CPHA = 1)	t _{lag(m)} t _{lag(S0)} t _{lag(S1)}	* 0.0 250	— — —	ns ns ns
3	Clock (SCK) High Time Master Slave	t _{w(SCKH)m} t _{w(SCKH)s}	TBD TBD	— —	μs ns
4	Clock (SCK) Low Time Master Slave	t _{w(SCKL)m} t _{w(SCKL)s}	TBD TBD	— —	μs ns
5	Data Setup Time (Inputs) Master Slave	t _{su(m)} t _{su(s)}	200 200	— —	ns ns
6	Data Hold Time (Inputs) Master Slave	t _{h(m)} t _{h(s)}	200 200	— —	ns ns
7	Access Time Slave	t _a	—	TBD	ns
8	Disable Time (Hold Time to High-Impedance State) Slave	t _{dis}	—	TBD	ns
9	Data Valid Master (Before Capture Edge) Slave (After Enable Edge) **	t _{v(B)m} t _{v(B)s}	TBD —	— 400	ns ns
10	Data Valid Master (After Capture Edge)	t _{v(A)}	TBD	—	ns
11	Rise Time (20% V _{DD} to 70% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, \overline{SS})	t _{rm} t _{rs}	— —	200 2.0	ns μs
12	Fall Time (70% V _{DD} to 20% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, \overline{SS})	t _{fm} t _{fs}	— —	200 2.0	ns μs
13	Output Data Hold (After Enable Edge) Master Slave	t _{h0(m)} t _{h0(s)}	0 0	— —	ns ns

* Signal production depends on software.

** Assumes 200 pF load on all SPI pins.



CDP68HC05C4



NOTE: Measurement points are V_{OL} , V_{OH} , V_{IL} , and V_{IH} .

Figure 9-5. Timing Diagrams



CDP68HC05C4



NOTE: Measurement points are V_{OL} , V_{OH} , V_{IL} , and V_{IH}

Figure 9-5. Timing Diagrams (Continued)


CDP68HC05C4




NOTE: Measurement points are V_{OL} , V_{OH} , V_{IL} , and V_{IH} .

Figure 9-5. Timing Diagrams (Continued)

CDP68HC05C4



(g) SPI Slave Timing CPOL = 0, CPHA = 0



(h) SPI Slave Timing CPOL = 1, CPHA = 0

NOTE: Measurement points are VOL, VOH, VIL, and VIH.

Figure 9-5. Timing Diagrams (Continued)

CDP68HC05C4**SECTION 10
ORDERING INFORMATION****10.1 INTRODUCTION**

The following information is required when ordering a custom MCU. The information may be transmitted to RCA in the following media:


EPROM(s), 2716 or 2732

To initiate a ROM pattern for the MCU, it is necessary to first contact your local field service office, local salesperson, or your local RCA representative.

10.1.1 EPROMs

The 2716 or 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROMs must be clearly marked to indicate which EPROM corresponds to which address space. Figure 10-1 illustrates the markings for the three 2716 EPROMs required to emulate the CDP68HC05C4 MCU.

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.



XXX = Customer ID

Figure 10-1. EPROM Marking Example

10.2 VERIFICATION MEDIA

All original pattern media (EPROMS) are filed for contractual purposes and are not returned. RCA will program a blank 2716 or 2732 EPROM (**supplied by the customer**) from the data file used to create the custom mask to aid in the verification process.

10.3 ROM VERIFICATION UNITS

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature (25°) and five volts. These RVUs are included in the mask charge and are not production parts. These RVUs are not backed or guaranteed by RCA Quality Assurance.

10.4 CUSTOMER ORDERING INFORMATION

RCA CMOS MicroComputers are supplied in dual-in-line ceramic (DIC) packages, dual-in-line plastic (DIP) packages, or in chip form (no package). A suffix letter is appended to the basic type part number to identify the package style (D for DIC packages, E for DIP packages, and H for chips). The RCA microcomputer CDP68HC05C4 is sold in minimum-order quantity, minimum release quantity, and a mask charge is made for each pattern. The minimum-order quantity is 1000 devices for any package or chip supplied, and the minimum-release quantity is also 1000 devices.

10.5 CUSTOMER ORDERING PROCEDURE:

10.5.1. Obtain a formal quotation from RCA Distributor or RCA Sales Representative detailing the following:

- Custom Part Number (XXXXX)
- Unit Price
- Masking Charge (one time only)
- Delivery Information

10.5.2. Issue Purchase Order and include the following:

- Custom Part Number/RCA Commercial Family Part Number including all suffix letters.
 - Complete MicroComputer information sheet in this data sheet and attach to the Purchase Order.
 - Include all option data. See Figure 10-1 Ordering Form.
 - Supply special branding instructions.
 - Supply copy of customer specification, if applicable.
 - List MicroComputer prototypes (if required — up to 10 ceramic devices).
 - Waiver on Microcomputer (ROM) pattern data (if desired).
-

CDP68HCO5C4

10.5.3. On receipt of items outlined in 10.5.2. above, the following will be sent to the customer for approval:

- Data printout or verification EPROM(s) if requested.
- ROM Verification Form

The MicroComputer (ROM Pattern) verification form must be completed, signed and returned to RCA within 30 days. Production of the custom MicroComputer will commence following the receipt by RCA of the completed MicroComputer (ROM Pattern) Verification Form. If the customer had requested MicroComputer prototypes on the original Purchase Order, they will be supplied prior to starting wafers for production quantities. If the customer wishes RCA to proceed directly to production and waive either the MicroComputer (ROM Pattern) verification data cycle or the prototype submission, or have the items occur in parallel with starting production, this must be indicated on the original Purchase Order. The customer's liability, in the event a pattern change or a reduction in quantity ordered is necessary, the customer liability is outlined in the section on Customer Liability.

10.5.4. Customer Liability:

When a MicroComputer order is placed, the customer assumes the financial responsibility for the total order. If the customer changes MicroComputer (ROM Pattern) or reduces the quantity ordered, a cancellation charge will apply to all work-in-process. The following typical cancellation charges, dependent upon how far into the manufacturing cycle the order has progressed when cancelled.

Manufacturing Step	Cancellation Charges
Mask Generation	Mask Charge
Wafer Fabrication	Mask Charge plus 70% of the unit price per die (wafers).
Assembly-Production Final Test	Mask Charge plus 70% of the unit price per die (wafers), 90% of the unit price per assembled devices plus 95% of the unit price per net tested devices.

10.6 OPTION LIST

Select the options for the MCU from the following list. A manufacturing mask will be generated from this information. Select one in each section.

Internal Oscillator Input

- Crystal
- Resistor

Interrupt Trigger

- Edge-Sensitive
- Level- and Edge-Sensitive

Customer Name _____

Address _____

City _____ State _____ Zip _____

Phone (____) _____ Extension _____

Contact Ms/Mr _____

Customer Part Number _____

RCA Custom Number _____

Pattern Media

- 2732 EPROM
- 2716 EPROM

(Note) _____

Note: Other Media require prior factory approval.

Signature _____


Title _____

Figure 10-2. Ordering Form

CDP68HC05C4

10.7 BRANDING:

The packages (DIC or DIP) in which RCA custom MicroComputers are supplied are branded with both the basic type number and an RCA custom part number. Please refer to both numbers when discussing a custom MicroComputer order with RCA representatives. RCA can accommodate special requirements of customers. The standard format is as follows:




*Customer Special Brand (up to 10 characters for DIC, 13 characters for DIP).

SECTION 11 MECHANICAL DATA

This section contains the pin assignment and package dimension diagrams for the CDP68HC05C4 microcomputer.

11.1 TERMINAL ASSIGNMENT




CDP68HC05D2

Advance Information/
Preliminary Data

CMOS High-Performance Silicon-Gate 8-Bit Microcomputer

TERMINAL ASSIGNMENT



TOP VIEW

Features:

- **Typical power:**
Operating, 25 mW
WAIT, 17.5 mW
STOP, 5 μW
- Fully static operation
- 96 bytes of on-chip RAM
- 2176 bytes of on-chip ROM
- 28 bidirectional I/O lines
- 2.1 MHz internal operating frequency

- Internal 16-bit timer
- Serial Peripheral Interface (SPI)
- External (IRQ), timer, Port B, and Serial Interrupts
- Self check mode
- Single 2.5 to 6 volt supply
- RC or crystal on-chip oscillator
- 8 x 8 multiply instruction
- True bit manipulation
- Indexed addressing for tables
- Memory mapped I/O

The CDP68HC05D2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8-bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-power consumption. It is a low-power processor designed for low-end to mid-range applications in the

telecommunications, consumer, automotive, and industrial markets where very low power consumption constitutes an important factor.

The CDP68HC05D2 is supplied in a 40-lead hermetic dual-in-line side brazed ceramic package (D suffix), and in a 40-lead dual-in-line plastic package (E suffix).




Fig. 1 - CDP68HC05D2 CMOS microcomputer block diagram.

CDP68HC05D2




Fig. 2 - Address map.

92CS-38118

ORGANIZATION DESCRIPTION

The CDP68HC05D2 microcomputer contains 2176 bytes of ROM, 96 bytes of RAM (64 of which can be used for stack), a 240-byte self check ROM, 16 bytes of interrupt vectors and 32 bytes of memory mapped I/O functions. These functions include a Serial Peripheral Interface (SPI) system, which is used for interdevice data transfer, and a 16-bit multifunction free-running timer. Since data in the SPI System is transferred serially over 2 data lines with a clock line for synchronization, both pin count and circuit board area are minimized. Available SPI compatible devices include data storage RAM's a Real Time Clock, and an A/D Converter. The clock source for the timer is selectable under software control to be either the CPU clock or the external timer oscillator. Each of the


three timer functions (compare, input capture, and overflow detection) can generate interrupts which are individually maskable. Besides the timer itself, there are a control register, a status register, and two 16-bit registers, a compare register and a capture register, used for storing timer values. The D2 has 4 I/O ports having a total of 28 I/O lines and 3 input lines. Each I/O line is individually software programmable as either an input or an output and can be set, reset, or tested on a bit basis. The output drivers in Port A can be programmed to be open drain, and a maskable interrupt can be generated by a low signal level on any input line of Port B.

Figures 3, 4, and 5 show examples which illustrate the use of the CDP68HC05D2 in systems.

CDP68HC05D2

CDP6805 FAMILY

	CDP68HC05C4	CDP68HC05D2	CDP6805E2	CDP6805E3	CDP6805F2	CDP6805G2
Technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Number of Pins	40	40	40	40	28	40
On Chip RAM (Bytes)	176	96	112	112	64	112
On-Chip User ROM (Bytes)	4K	2K	None	None	1K	2K
External Bus	None	None	Yes	Yes	None	None
Bidirectional I/O Lines	28	28	16	13	16	32
Unidirectional I/O Lines	3	3	None	None	4 Inputs	None
Other I/O Features	Timer, SPI, SCI	Timer, SPI	Timer	Timer	Timer	Timer
External Interrupt Inputs	1	1	1	1	1	1
STOP and WAIT	Yes	Yes	Yes	Yes	Yes	Yes



92CS-37515

Fig. 3 - Serial peripheral interface (SPI) bus system.





Fig. 4 - Keyboard interface.



92CS-37511

Fig. 5 - Block diagram of a telephone system.

RESET	1	40	V _{DD}
TRQ	2	39	OSC1
LT	3	38	OSC2
DS	4	37	TIMER
R/W	5	36	PB0
AS	6	35	PB1
PA7	7	34	PB2
PA6	8	33	PB3
PA5	9	32	PB4
PA4	10	31	PB5
PA3	11	30	PB6
PA2	12	29	PB7
PA1	13	28	B0
PA0	14	27	B1
A12	15	26	B2
A11	16	25	B3
A10	17	24	B4
A9	18	23	B5
A8	19	22	B6
VSS	20	21	B7

TOP VIEW 92CS-3516

TERMINAL ASSIGNMENT

CMOS 8-Bit Microprocessor

Hardware Features

- Typical full speed operating power of 35 mW @ 5 V
- Typical WAIT mode power of 5 mW
- Typical STOP mode power of 5 μW
- 112 bytes of on-chip RAM
- 16 bidirectional I/O lines
- Internal 8-bit timer with software programmable 7-bit prescaler

- External timer input
- Full external and timer interrupts
- Multiplexed address/data bus
- Master reset and power-on reset
- Capable of addressing up to 8K bytes of external memory
- Single 3- to 6-volt supply
- On-chip oscillator
- 40-pin dual-in-line package

The CDP6805E2 Microprocessor Unit (MPU) belongs to the CDP6805 Family of CMOS Microcomputers. This 8-bit fully static and expandable microprocessor contains a CPU, on-chip RAM, I/O, and Timer. It is a low-power, low-cost processor designed for mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor. The following are the major features of the CDP6805E2 MPU.

Software Features

- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory mapped I/O
- Two power saving standby modes




Fig. 1 - Block diagram.

CDP6805E2

MAXIMUM RATINGS (voltages referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V_{DD}	-0.3 to +8.0	V
All Input Voltages Except OSC1	V_{in}	$V_{SS} - 0.5$ to $V_{DD} + 0.5$	V
Current Drain Per Pin Excluding V_{DD} and V_{SS}	I	10	mA
Operating Temperature Range CDP6805E2 CDP6805E2C	T_A	T_L to T_H 0 to 70 -40 to 85	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C

DC ELECTRICAL CHARACTERISTICS 3.0 V ($V_{DD} = 3.0$ Vdc, $V_{SS} = 0$, $T_A = 0^\circ$ to 70° C, unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{LOAD} \leq 10.0 \mu A$	V_{OL} V_{OH}	- $V_{DD} - 0.1$	0.1 -	V
Total Supply Current ($C_L = 50$ pF - no DC loads) $t_{cyc} = 5 \mu s$				
Run ($V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V)	I_{DD}	-	1.3	mA
Wait (Test Conditions - See Note Below)	I_{DD}	-	200	μA
Stop (Test Conditions - See Note Below)	I_{DD}	-	100	μA
Output High Voltage				
($I_{LOAD} = 0.25$ mA) A8-A12, B0-B7	V_{OH}	2.7	-	V
($I_{LOAD} = 0.1$ mA) PA0-PA7, PB0-PB7	V_{OH}	2.7	-	V
($I_{LOAD} = 0.25$ mA) DS, AS, R/ \bar{W}	V_{OH}	2.7	-	V
Output Low Voltage				
($I_{LOAD} = 0.25$ mA) A8-A12, B0-B7	V_{OL}	-	0.3	V
($I_{LOAD} = 0.25$ mA) PA0-PA7, PB0-PB7	V_{OL}	-	0.3	V
($I_{LOAD} = 0.25$ mA) DS, AS, R/ \bar{W}	V_{OL}	-	0.3	V
Input High Voltage				
PA0-PA7, PB0-PB7, B0-B7	V_{IH}	2.1	-	V
TIMER, \bar{IRQ} , RESET	V_{IH}	2.5	-	V
OSC1	V_{IH}	2.1	-	V
Input Low Voltage (All inputs)	V_{IL}	-	0.5	V
Frequency of Operation				
Crystal	f_{OSC}	0.032	1.0	MHz
External Clock	f_{OSC}	DC	1.0	MHz
Input Current				
RESET, \bar{IRQ} , Timer, OSC1	I_{in}	-	± 1	μA
Three-State Output Leakage				
PA0-OA7, PB0-PB7, B0-B7	I_{TSL}	-	± 10	μA
Capacitance				
RESET, \bar{IRQ} , Timer	C_{in}	-	8.0	pF
Capacitance				
DS, AS, R/ \bar{W} , A8-A12, PA0-PA7, PB0-PB7, B0-B7	C_{out}	-	12.0	pF

NOTE: Test conditions for Quiescent Current Values are:

Port A and B programmed as inputs.

 $V_{IL} = 0.2$ V for PA0-PA7, PB0-PB7, and B0-B7. $V_{IH} = V_{DD} - 0.2$ V for RESET, \bar{IRQ} , and Timer.OSC1 input is a squarewave from $V_{SS} + 0.2$ V to $V_{DD} - 0.2$ V.

OSC2 output load (including tester) is 35 pF maximum.

Wait mode I_{DD} is affected linearly by this capacitance.

CDP6805E2

DC ELECTRICAL CHARACTERISTICS 5.0 V ($V_{DD}=5.0\text{ Vdc} \pm 10\%$, $V_{SS}=0$, $T_A=0^\circ$ to 70° , unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{LOAD} \leq 10.0\ \mu\text{A}$	V_{OL} V_{OH}	— $V_{DD}-0.1$	0.1 —	V V
Total Supply Current ($C_L = 130\ \text{pF}$ — On Bus, $C_L = 50\ \text{pF}$ — On Ports, No DC Loads, $t_{CYC} = 1.0\ \mu\text{s}$	I_{DD}	—	10	mA
Run ($V_{IL} = 0.2\ \text{V}$, $V_{IH} = V_{DD} - 0.2\ \text{V}$)	I_{DD}	—	1.5	mA
Wait (Test Conditions — See Note Below)	I_{DD}	—	200	μA
Output High Voltage	V_{OH}	4.1	—	V
($I_{LOAD} = 1.6\ \text{mA}$) A8-A12, B0-B7	V_{OH}	4.1	—	V
($I_{LOAD} = 0.36\ \text{mA}$) PA0-PA7, PB0-PB7	V_{OH}	4.1	—	V
($I_{LOAD} = 1.6\ \text{mA}$) DS, AS, R/ \overline{W}	V_{OH}	4.1	—	V
Output Low Voltage	V_{OL}	—	0.4	V
($I_{LOAD} = 1.6\ \text{mA}$) A8-A12, B0-B7	V_{OL}	—	0.4	V
($I_{LOAD} = 1.6\ \text{mA}$) PA0-PA7, PB0-PB7	V_{OL}	—	0.4	V
($I_{LOAD} = 1.6\ \text{mA}$) DS, AS, R/ \overline{W}	V_{OL}	—	0.4	V
Input High Voltage	V_{IH}	$V_{DD}-2.0$	—	V
PA0-PA7, PB0-PB7	V_{IH}	$V_{DD}-0.8$	—	V
TIMER, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$	V_{IH}	$V_{DD}-1.5$	—	V
OSC1	V_{IH}	—	0.8	V
Input Low Voltage (All Inputs)	V_{IL}	—	0.8	V
Frequency of Operation	f_{OSC}	0.032	5.0	MHz
Crystal	f_{OSC}	DC	5.0	MHz
External Clock	f_{OSC}	—	± 1	μA
Input Current	I_{in}	—	± 10	μA
$\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, Timer, OSC1	I_{TSI}	—	± 10	μA
Three-State Output Leakage	I_{TSI}	—	± 10	μA
PA0-PA7, PB0-PB7, B0-B7	C_{in}	—	8.0	pF
Capacitance	C_{in}	—	8.0	pF
$\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, Timer	C_{out}	—	12.0	pF
Capacitance	C_{out}	—	12.0	pF
DS, AS, R/ \overline{W} , A8-A12, PA0-PA7, PB0-PB7, B0-B7				

NOTE: Test conditions for Quiescent Current Values are:

Port A and B programmed as inputs.

$V_{IL} = 0.2\ \text{V}$ for PA0-PA7, PB0-PB7, and B0-B7.

$V_{IH} = V_{DD} - 0.2\ \text{V}$ for $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, and Timer.

OSC1 input is a squarewave from $V_{SS} + 0.2\ \text{V}$ to $V_{DD} - 0.2\ \text{V}$.

OSC2 output load (including tester) is 35 pF maximum.



Wait mode (I_{DD}) is affected linearly by this capacitance.

CDP6805E2

TABLE 1 — CONTROL TIMING ($V_{SS}=0$, $T_A=0^\circ$ to 70°C)

Characteristics	Symbol	$V_{DD}=3\text{ V}$ $f_{OSC}=1\text{ MHz}$			$V_{DD}=5\text{ V} \pm 10\%$ $f_{OSC}=5\text{ MHz}$			Unit
		Min	Typ	Max	Min	Typ	Max	
I/O Port Timing — Input Setup Time (Figure 3)	t_{pVASL}	500	—	—	250	—	—	ns
Input Hold Time (Figure 3)	t_{ASLPX}	100	—	—	100	—	—	ns
Output Delay Time (Figure 3)	t_{ASLPV}	—	—	0	—	—	0	ns
Interrupt Setup Time (Figure 6)	t_{ILASL}	2	—	—	0.4	—	—	μs
Crystal Oscillator Startup Time (Figure 5)	t_{OXOV}	—	30	300	—	15	100	ms
Wait Recovery Startup Time (Figure 7)	t_{VASH}	—	—	10	—	—	2	μs
Stop Recovery Startup Time (Crystal Oscillator) (Figure 8)	t_{LASH}	—	30	300	—	15	100	ms
Required Interrupt Release (Figure 6)	t_{DSLH}	—	—	5	—	—	1.0	μs
Timer Pulse Width (Figure 7)	t_{TH}, t_{TL}	0.5	—	—	0.5	—	—	t_{cyc}
Reset Pulse Width (Figure 5)	t_{RL}	5.2	—	—	1.05	—	—	μs
Timer Period (Figure 7)	t_{TLTL}	1.0	—	—	1.0	—	—	t_{cyc}
Interrupt Pulse Width Low (Figure 16)	t_{LIL}	1.0	—	—	1.0	—	—	t_{cyc}
Interrupt Pulse Period (Figure 16)	t_{LIL}	*	—	—	*	—	—	t_{cyc}
Oscillator Cycle Period (1/5 of t_{cyc})	t_{OLOL}	1000	—	—	200	—	—	ms
OSC1 Pulse Width High	t_{QH}	350	—	—	75	—	—	ns
OSC1 Pulse Width Low	t_{QL}	350	—	—	75	—	—	ns


* The minimum period t_{LIL} should not be less than the number of t_{cyc} cycles it takes to execute the interrupt service routine plus 20 t_{cyc} cycles.



92CS-38016

Fig. 2 — Equivalent test-load circuits.

($V_{LOW} = 0.8 \text{ V}$, $V_{HIGH} = V_{DD} - 2 \text{ V}$, $|V_{DD} = 5 \pm 10\%$
 Temp = 0° to 70°C , C_L on Port = 50 pF , $f_{OSC} = 5 \text{ MHz}$)




*The address strobe of the first cycle of the next instruction as shown in Table 11.

Fig. 3 - I/O port timing waveforms.

TABLE 2 — BUS TIMING ($T_A = 0^\circ$ to 70°C , $V_{SS} = 0 \text{ V}$) See Figure 4



Num	Characteristics	Symbol	$f_{OSC} = 1 \text{ MHz}$, $V_{DD} = 3 \text{ V}$ 50 pF Load		$f_{OSC} = 5 \text{ MHz}$, $V_{DD} = 5 \text{ V} \pm 10\%$, 1 TTL and 130 pF Load		Unit
			Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	5000	DC	1000	DC	ns
2	Pulse Width, DS Low	PW_{EL}	2800	—	560	—	ns
3	Pulse Width, DS High or \overline{RD} , \overline{WR} , Low	PW_{EH}	1800	—	375	—	ns
4	Clock Transition	t_r, t_f	—	100	—	30	ns
8	R/W Hold	t_{RWH}	10	—	10	—	ns
9	Non-Muxed Address Hold	t_{AH}	800	—	100	—	ns
11	R/W Delay from DS Fall	t_{AD}	—	500	—	300	ns
16	Non-Muxed Address Delay from AS Rise	t_{ADH}	0	200	0	100	ns
17	MPU Read Data Setup	t_{DSR}	200	—	115	—	ns
18	Read Data Hold	t_{DHR}	0	1000	0	160	ns
19	MPU Data Delay, Write	t_{DDW}	—	0	—	120	ns
21	Write Data Hold	t_{DHW}	800	—	55	—	ns
23	Muxed Address Delay from AS Rise	t_{BHD}	0	250	0	120	ns
24	Muxed Address Valid to AS Fall	t_{ASL}	600	—	55	—	ns
25	Muxed Address Hold	t_{AHL}	250	750	60	180	ns
26	Delay DS Fall to AS Rise	t_{ASD}	800	—	160	—	ns
27	Pulse Width, AS High	PW_{ASH}	850	—	175	—	ns
28	Delay, AS Fall to DS Rise	t_{ASED}	800	—	160	—	ns




* V_{HIGH} = 2 V, V_{LOW} = 0.5 V for V_{DD} = 3 V _
 V_{HIGH} = V_{DD} - 2 V, V_{LOW} = 0.8 V for V_{DD} = 5 V + 10%

92CS-38018

Fig. 4 - Bus timing waveforms.




Crystal Oscillator Connections




Crystal Parameters Representative Frequencies

	5 MHz	4 MHz	1 MHz
RS max	50Ω	75Ω	400Ω
C0	8 pF	7 pF	5 pF
C1	0.02 pF	0.012 pF	0.008 pF
Q	50 k	40 k	30 k
C_{OSC1}	15-30 pF	15-30 pF	15-40 pF
C_{OSC2}	15-25 pF	15-25 pF	15-30 pF



92CS-38019


Fig. 5 - Power-on reset and reset timing waveforms.



92CS-38020


*tDSLIIH – The interrupting device must release the IRQ line within this time to prevent subsequent recognition of the same interrupt

Fig. 6 - \overline{IRQ} and \overline{TCR}_7 interrupt timing waveforms.



92CS-38021

Fig. 7 - Timer interrupt after WAIT instruction timing waveforms.



92CS-38022

* Represents the internal gating of the OSC1 input pin.
 ** t_{cyc} is one instruction cycle (for $f_{OSC} = 5 \text{ MHz}$, $t_{cyc} = 1 \mu\text{s}$)

Fig. 8 - Interrupt recovery from STOP instruction timing waveforms.



CDP6805E2

FUNCTIONAL PIN DESCRIPTION

V_{DD} and V_{SS} — V_{DD} and V_{SS} provide power to the chip. V_{DD} provides power and V_{SS} is ground.

$\overline{\text{IRQ}}$ (Maskable Interrupt Request) — $\overline{\text{IRQ}}$ is a level-sensitive and edge sensitive input which can be used to request an interrupt sequence. The MPU completes the current instruction before it responds to the request. If $\overline{\text{IRQ}}$ is low and the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MPU begins an interrupt sequence at the end of the current instruction. The interrupt circuit recognizes both a "Wire ORed" level as well as pulses on the $\overline{\text{IRQ}}$ line (see Interrupt Section for more details). $\overline{\text{IRQ}}$ requires an external resistor to V_{DD} for "Wire OR" operation.

RESET — The RESET input is not required for start-up but can be used to reset the MPU's internal state and provide an orderly software start-up procedure. Refer to the RESET section for a detailed description.

TIMER — The TIMER input is used for clocking the on-chip timer. Refer to TIMER section for a detailed description.

AS (Address Strobe) — Address Strobe (AS) is an output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. A latch controlled by Address Strobe should capture addresses on the negative edge. This output is capable of driving one standard TTL load and 130 pF and is available at f_{OSC} + 5 when the MPU is not in the WAIT or STOP states.

DS (Data Strobe) — This output is used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write. DS also occurs when the MPU does a data transfer to or from the MPU's internal memory. Refer to Table 2 and Figure 4 for timing characteristics. This output is capable of driving one standard TTL load and


130 pF. DS is a continuous signal at f_{OSC} + 5 when the MPU is not in WAIT or STOP state. Some bus cycles are redundant reads of op code bytes.

R/ $\overline{\text{W}}$ (Read/Write) — The R/ $\overline{\text{W}}$ output is used to indicate the direction of data transfer for both internal memory and I/O registers, and external peripheral devices and memories. This output is used to indicate to a selected peripheral whether the MPU is going to read or write data on the next Data Strobe (R/ $\overline{\text{W}}$ low = processor write; R/ $\overline{\text{W}}$ high = processor read). The R/ $\overline{\text{W}}$ output is capable of driving one standard TTL load and 130 pF. The normal standby state is Read (high).

A8-A12 (High Order Address Lines) — The A8-A12 output lines constitute the higher order non-multiplexed addresses. Each output line is capable of driving one standard TTL load and 130 pF.

B0-B7 (Address/Data Bus) — The B0-B7 bidirectional lines constitute the lower order addresses and data. These lines are multiplexed, with address present at Address Strobe time and data present at Data Strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the R/ $\overline{\text{W}}$ pin. As outputs in either the data or address modes, these lines are capable of driving one standard TTL load and 130 pF.

OSC1, OSC2 — The CDP6805E2 provides for two types of oscillator inputs — crystal circuit or external clock. The two oscillator pins are used to interface to a crystal circuit, as shown in Figure 5. If an external clock is used, it must be connected to OSC1. The input at these pins is divided by five to form the cycle rate seen on the AS and DS pins. The frequency range is specified by f_{OSC}. The OSC1 to bus transitions relationships are provided in Figure 9 for system designs using oscillators slower than 5 MHz.



* Read data "latched" on DS fall.

Fig. 9 — OSC1 to bus transitions timing waveforms.

92CS-38023

Crystal — The circuit shown in Figure 5 is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{OSC} in the electrical characteristics table. An external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time.

External Clock — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 10.

FIGURE 10 — EXTERNAL CLOCK CONNECTION






Fig. 10 - External clock connection.

LI (Load Instruction) — This output is used to indicate that a fetch of the next opcode is in progress. LI remains low during an External or Timer interrupt. The LI output is only used for certain debugging and test systems. For normal operations this pin is not connected. The LI output is capable of driving one standard TTL load and 50 pF. This signal overlaps Data Strobe.

PA0-PA7 — These eight pins constitute Input/Output Port A. Each line is individually programmed to be either an input or output under software control via its Data Direction Register as shown below. An I/O pin is programmed as an output when the corresponding DDR bit is set to a "1," and as an input when it is set to a "0". In the output mode the bits are latched and appear on the corresponding output pins. An MPU read of the port bits programmed as outputs reflect the last value written to that location. When programmed as an input, the input data bit(s) are not latched. An MPU read of the port bits programmed as inputs reflects the current status of the corresponding input pins. The Read/Write port timing is shown in Figure 3. See typical I/O Port Circuitry in Figure 11. During a Power-On Reset or external RESET all lines are configured as inputs (zero in Data Direction Register). The output port register is not initialized by reset. The TTL compatible three-state output buffers are capable of driving one standard TTL load and 50 pF. The DDR is a read/write register.

PB0-PB7 — These eight pins interface to Input/Output Port B. Refer to PA0-PA7 description for details of operation.



92CS-38025

CDP6805E2




Fig. 11 - Typical I/O port circuitry.

92CS-38026

TABLE 3 - I/O PIN FUNCTIONS

R/W	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

MEMORY ADDRESSING

The CDP6805E2 is capable of addressing 8192 bytes of memory and I/O registers. The address space is divided into internal memory space and external memory space, as shown in Figure 12.

The internal memory space is located within the first 128 bytes of memory (first half of page zero) and is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. A program write to on-chip locations is repeated on the external bus to permit off-chip memory to duplicate the content of on-chip memory. Program reads to on-chip locations also appear on the external bus, but the MPU accepts data only from the addressed on-chip location. Any read data appearing on the input bus is ignored.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power up, the stack pointer is set to \$7F and it is decremented as data is pushed onto the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allotted stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

All memory locations above location \$007F are part of the external memory map. In addition, ten locations in the I/O portion of the lower 128 bytes of memory space, as shown

in Figure 12, are part of the external memory map. All of the external memory space is user definable except the highest 10 locations. Locations \$1FF6 to \$1FFF of the external address space are reserved for interrupt and reset vectors (see Figure 12).

REGISTERS

The CDP6805E2 contains five registers as shown in the programming model in Figure 13. The interrupt stacking order is shown in Figure 14.

ACCUMULATOR (A) — This Accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

INDEX REGISTER (X) — The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the Read/Modify/Write type of instructions and as a temporary storage register when not performing addressing operations.

PROGRAM COUNTER (PC) — The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

CDP6805E2





Fig. 12 - Address map.


92CS-38027

CDP6805E2



92CS-38028

Fig. 13 - Programming model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

92CS-38029

Fig. 14 - Stacking order.

STACK POINTER (SP) — The stack pointer is a 13-bit register containing the address of the next free location on the stack. When accessing memory, the seven most-significant bits are permanently set to 0000001. They are appended to the six least-significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

CONDITION CODE REGISTER (CC) — The condition code register is a 5-bit register in which each bit is used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action

taken as a result of their state. Each of the five bits is explained below.

Half Carry Bit (H) — The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in Binary Coded Decimal addition subroutines.

Interrupt Mask Bit (I) — When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and will be processed when the I-bit is next cleared.

Negative Bit (N) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical one).

Zero Bit (Z) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry Bit (C) — The C-bit is set when a carry or a borrow out of the ALU occurs during an arithmetic instruction. The C-bit is also modified during bit test, shift, rotate, and branch types of instruction.

RESETS

The CDP6805E2 has two reset modes: an active low external reset pin ($\overline{\text{RESET}}$) and a Power-On Reset function; refer to Figure 5.

RESET (Pin #1) — The $\overline{\text{RESET}}$ input pin is used to reset the MPU and provide an orderly software start-up procedure. When using the external reset mode, the $\overline{\text{RESET}}$ pin must stay low for a minimum of one t_{CYC} . The $\overline{\text{RESET}}$ pin is provided with a Schmitt Trigger to improve its noise immunity capability.

Power-On Reset — The Power-on Reset occurs when a positive transition is detected on V_{DD} . The Power-on Reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a 1920 t_{CYC} delay from the time of the first oscillator operation. If the external reset pin is low at the end of the 1920 t_{CYC} time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (bit 7) is cleared to a "0".
- Timer control register interrupt mask bit (bit 6) is set to a "1".
- All data direction register bits are cleared to a "0" (inputs).
- Stack pointer is set to \$007F.
- The address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to a "1".
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports) the timer, etc., are not cleared by the reset conditions.

INTERRUPTS

The CDP6805E2 is capable of operation with three different interrupts, two hardware (timer interrupt and external interrupt) and one software (SWI). When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. All of the program registers (the machine state) are pushed onto the stack; refer to Figure 14 for stacking order. The appropriate vector pointing to the starting address of the interrupt service routine is then fetched; refer to Figure 15 for the interrupt sequence.

The priority of the various interrupts from highest to lowest is as follows:

RESET → * → External Interrupt → Timer Interrupt

TIMER INTERRUPT — If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt

mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I-bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9. The contents of \$1FF6 and \$1FF7 specify the service routine. Also, software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.



EXTERNAL INTERRUPT — If the interrupt mask bit of the condition code register is cleared and the external interrupt pin $\overline{\text{IRQ}}$ is "low," then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. The interrupt logic recognizes both a "wire ORed" level and pulses on the external interrupt line. Figure 16 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line ($\overline{\text{IRQ}}$) to the processor. The first configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the $\overline{\text{IRQ}}$ remains low, then the next interrupt is recognized. The second method is single pulses on the interrupt line spaced far enough apart to be service. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (t_{LIL}) is obtained by adding 20 instruction cycles (one cycle $t_{\text{CYC}} = 5/f_{\text{OSC}}$) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 6.

SOFTWARE INTERRUPT (SWI) — The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 15 for Interrupt and Instruction Processing Flowchart.

The following three functions are not strictly interrupts; however, they are tied very closely to the interrupts. These functions are $\overline{\text{RESET}}$, STOP, WAIT.

$\overline{\text{RESET}}$ — The $\overline{\text{RESET}}$ input pin and the internal Power-on Reset function each cause the program to vector to an initialization program. This vector is specified by the contents of memory locations \$1FFE and \$1FFF. The interrupt mask of the condition code register is also set. Refer to RESET section for details.

*Any current instruction including SWI.



92CS-38031

Fig. 16 - External interrupt.

CDP6805E2

STOP — The STOP instruction places the CDP6805E2 in a low power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 17. The DS and AS lines go to a low state and the R/W line goes to a high state. The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. The MPU remains in the STOP mode until an external interrupt or reset occurs; refer to Figure 8 and 17.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.




Fig. 17 — Stop function flowchart.

WAIT — The WAIT instruction places the CDP6805E2 in a low power consumption mode, but the WAIT mode con-

sumes somewhat more power than the STOP mode; refer to Table 1. In the WAIT function, the internal clock is disabled from all internal circuitry except the Timer circuit; refer to Figure 18. Thus, all internal processing is halted except the Timer which is allowed to count in a normal sequence. The R/W line goes to a high state, the multiplexed address/data bus goes to the data input state, and the DS and AS lines go to the low state. The high order address lines remain at the address of the next instruction. The MPU remains in this state until an external interrupt, timer interrupt, or a reset occurs; refer to Figures 7 and 18.

During the WAIT mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memc.y, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

TIMER

The MPU timer contains a single 8-bit software programmable counter with 7-bit software selectable prescaler. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the Timer Control Register (TCR) is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the I-bit in the Condition Code Register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 in order to begin servicing the interrupt, unless it was in locations \$1FF6 and \$1FF7 the WAIT mode.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If this happens before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all '0's' by the write operation into TCR when bit 3 of the written data equals 1, which allows for truncation-free counting.

The Timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the TIMER CONTROL REGISTER section.

Timer Input Mode 1 — If TCR4 and TCR5 are both programmed to a '0', the input to the Timer is from an internal clock and the Timer input is disabled. The internal clock mode can be used for periodic interrupt generation, as well




Fig. 18 – Wait function flowchart.

as a reference in frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during a WAIT instruction. During a WAIT instruction the AS pin goes to a low state but the internal clock to the Timer continues to run at its normal rate.


Timer Input Mode 2 – With TCR4=1 and TCR5=0, the internal clock and the TIMER input pin are ANDed together to form the Timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is ± 1 clock and therefore accuracy improves with longer input pulse widths.

Timer Input Mode 3 – If TCR4=0 and TCR5=1, then all inputs to the Timer are disabled.

Timer Input Mode 4 – If TCR4=1 and TCR5=1, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The external Timer pin can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts.

Figure 19 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to \$F0.

CDP6805E2




NOTES:

1. Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or external input.
2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CS-38034

Fig. 19 - Timer block diagram.



All bits in this register except bit 3 are Read/Write bits.

TCR7 – Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic “1”.

- 1 – Set whenever the counter decrements to zero, or under program control.
- 0 – Cleared on external reset, power-on reset, STOP instruction, or program control.

TCR6 – Timer interrupt mask bit: when this bit is a logic “1” it inhibits the timer interrupt to the processor.

- 1 – Set on external reset, power-on reset, STOP instruction, or program control.
- 0 – Cleared under program control.

TCR5 – External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 – Select external clock source.
- 0 – Select internal clock source (AS).

TCR4 – External enable bit: control bit used to enable the external timer pin. (Unaffected by RESET.)

- 1 – Enable external timer pin.
- 0 – Disable external timer pin.

TCR5 TCR4

0	0	Internal clock (AS) to Timer
0	1	
1	0	Inputs to Timer disabled
1	1	TIMER pin to Timer

Refer to Figure 19 for Logic Representation.

TCR3 – Timer Prescaler Reset bit: writing a “1” to this bit resets the prescaler to zero. A read of this location always indicates a “0.” (Unaffected by RESET.)

TCR2, TCR1, TCR0 – Prescaler address bits: decoded to select one of eight taps on the prescaler. (Unaffected by RESET.)

Prescaler			
TCR2	TCR1	TCR0	Result
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	0	+16
1	0	1	+32
1	1	0	+64
1	1	1	+128

INSTRUCTION SET

The MPU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 4.

READ/MODIFY/WRITE INSTRUCTIONS — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table 5.

BRANCH INSTRUCTIONS — This set of instructions branches if a particular condition is met, otherwise no operation is performed. Branch instructions are two byte instructions. Refer to Table 6.

BIT MANIPULATION INSTRUCTIONS — The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 7 for instruction cycle timing.

CONTROL INSTRUCTIONS — These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8 for instruction cycle timing.

ALPHABETICAL LISTING — The complete instruction set is given in alphabetical order in Table 9.

OPCODE MAP SUMMARY — Table 10 is an opcode map for the instructions used on the MCU.

ADDRESSING MODES

The MPU uses ten different addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Two byte

direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 9 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 10.

The term "Effective Address" or EA is used in describing the various addressing modes, which is defined as the address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes.

Inherent — In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

Immediate — In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC - PC + 2$$

Direct — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers and up to 128 bytes of off-chip ROM. Direct addressing is efficient in both memory and speed.

$$EA = (PC + 1); PC - PC + 2$$

$$\text{Address Bus High} - 0; \text{Address Bus Low} - (PC + 1)$$

Extended — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three byte instruction.

$$EA = (PC + 1); (PC + 2); PC - PC + 3$$

$$\text{Address Bus High} - (PC + 1); \text{Address Bus Low} - (PC + 2)$$

Indexed, No-Offset — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$EA = X; PC - PC + 1$$

$$\text{Address Bus High} - 0; \text{Address Bus Low} - X$$

TABLE 4 — REGISTER/MEMORY INSTRUCTIONS

Function		Mnemonic		Addressing Modes																	
				Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
				Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5		
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5		
Store A in Memory	STA	—	—	—	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6		
Store X in Memory	STX	—	—	—	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6		
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5		
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5		
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5		
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5		
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5		
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5		
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5		
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5		
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5		
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5		
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4		
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7		

TABLE 5 — READ/MODIFY/WRITE INSTRUCTIONS

Function		Mnemonic		Addressing Modes														
				Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
				Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6		
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6		
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6		
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6		
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6		
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6		
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6		
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6		
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6		
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6		
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5		

TABLE 6 — BRANCH INSTRUCTIONS

Function	Mnemonic	Relative Addressing Mode		
		Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	3
Branch IFF Higher	BHI	22	2	3
Branch IFF Lower or Same	BLS	23	2	3
Branch IFF Carry Clear	BCC	24	2	3
(Branch IFF Higher or Same)	(BHS)	24	2	3
Branch IFF Carry Set	BCS	25	2	3
(Branch IFF Lower)	(BLO)	25	2	3
Branch IFF Not Equal	BNE	26	2	3
Branch IFF Equal	BEQ	27	2	3
Branch IFF Half Carry Clear	BHCC	28	2	3
Branch IFF Half Carry Set	BHCS	29	2	3
Branch IFF Plus	BPL	2A	2	3
Branch IFF Minus	BMI	2B	2	3
Branch IFF Interrupt Mask Bit is Clear	BMC	2C	2	3
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3
Branch IFF Interrupt Line is Low	BIL	2E	2	3
Branch IFF Interrupt Line is High	BIH	2F	2	3
Branch to Subroutine	BSR	AD	2	6

TABLE 7 — BIT MANIPULATION INSTRUCTIONS

Function	Mnemonic	Addressing Modes					
		Bit Set/Clear			Bit Test and Branch		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is Set	BRSET n (n=0...7)	—	—	—	2*n	3	5
Branch IFF Bit n is Clear	BRCLR n (n=0...7)	—	—	—	01 + 2*n	3	5
Set Bit n	BSET n (n=0...7)	10 + 2*n	2	5	—	—	—
Clear Bit n	BCLR n (n=0...7)	11 + 2*n	2	5	—	—	—

TABLE 8 — CONTROL INSTRUCTIONS

Function	Mnemonic	Inherent		
		Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2

CDP6805E2

TABLE 9 — INSTRUCTION SET

Mnemonic	Addressing Modes									Condition Codes					
	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/Clear	Bit Test & Branch	H	I	N	Z	C
ADC		X	X	X		X	X	X			Δ	●	Δ	Δ	Δ
ADD		X	X	X		X	X	X			Δ	●	Δ	Δ	Δ
AND		X	X	X		X	X	X			●	●	Δ	Δ	●
ASL	X		X			X	X				●	●	Δ	Δ	Δ
ASR	X		X			X	X				●	●	Δ	Δ	Δ
BCC					X						●	●	●	●	●
BCLR									X		●	●	●	●	●
BCS					X						●	●	●	●	●
BEQ					X						●	●	●	●	●
BHCC					X						●	●	●	●	●
BHCS					X						●	●	●	●	●
BHI					X						●	●	●	●	●
BHS					X						●	●	●	●	●
BIH					X						●	●	●	●	●
BIL					X						●	●	●	●	●
BIT		X	X	X		X	X	X			●	●	Δ	Δ	●
BLO					X						●	●	●	●	●
BLS					X						●	●	●	●	●
BMC					X						●	●	●	●	●
BMI					X						●	●	●	●	●
BMS					X						●	●	●	●	●
BNE					X						●	●	●	●	●
BPL					X						●	●	●	●	●
BRA					X						●	●	●	●	●
BRN					X						●	●	●	●	●
BRCLR										X	●	●	●	●	Δ
BRSET										X	●	●	●	●	Δ
BSET									X		●	●	●	●	●
BSR					X						●	●	●	●	●
CLC	X										●	●	●	●	0
CLI	X										●	0	●	●	●
CLR	X		X			X	X				●	0	1	●	●
CMP		X	X	X		X	X	X			●	●	Δ	Δ	Δ
COM	X		X			X	X				●	●	Δ	Δ	1
CPX		X	X	X		X	X	X			●	●	Δ	Δ	Δ
DEC	X		X			X	X				●	●	Δ	Δ	●
EOR		X	X	X		X	X	X			●	●	Δ	Δ	●
INC	X		X			X	X				●	●	Δ	Δ	●
JMP			X	X		X	X	X			●	●	●	●	●
JSR			X	X		X	X	X			●	●	●	●	●
LDA		X	X	X		X	X	X			●	●	Δ	Δ	●
LDX		X	X	X		X	X	X			●	●	Δ	Δ	●
LSL	X		X			X	X				●	●	Δ	Δ	Δ
LSR	X		X			X	X				●	●	0	Δ	Δ
NEG	X		X			X	X				●	●	Δ	Δ	Δ
NOP	X										●	●	●	●	●
ORA		X	X	X		X	X	X			●	●	Δ	Δ	●
ROL	X		X			X	X				●	●	Δ	Δ	Δ
ROR	X		X			X	X				●	●	Δ	Δ	Δ
RSP	X										●	●	●	●	●
RTI	X										?	?	?	?	?
RTS	X										●	●	●	●	●
SBC		X	X	X		X	X	X			●	●	Δ	Δ	Δ
SEC	X										●	●	●	●	1
SEI	X										●	1	●	●	●
STA			X	X		X	X	X			●	●	Δ	Δ	●
STOP	X										●	0	●	●	●
STX			X	X		X	X	X			●	●	Δ	Δ	●
SUB		X	X	X		X	X	X			●	●	Δ	Δ	Δ
SWI	X										●	1	●	●	●
TAX	X										●	●	●	●	●
TST	X		X			X	X				●	●	Δ	Δ	●
TXA	X										●	●	●	●	●
WAIT	X										●	0	●	●	●

Condition Code Symbols

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero
- C Carry/Borrow
- Δ Test and Set if True. Cleared Otherwise.
- Not Affected
- ? Load CC Register From Stack
- 0 Cleared
- 1 Set


TABLE 10 — CDP6805E2 INSTRUCTION SET OPCODE MAP

Low	Hi	Bit Manipulation		Branch	Read/Modify/Write					Control		Register/Memory					Hi	Low	
		BTB 0 0000	BSC 1 0001	REL 2 0010	DIR 3 0011	INH(A) 4 0100	INH(X) 5 0101	IX1 6 0110	IX 7 0111	INH 8 1000	INH 9 1001	IMM A 1010	DIR B 1011	EXT C 1100	IX2 D 1101	IX1 E 1110			IX F 1111
0	0000	BRSET0 BTB	BSET0 BSC	BRA REL	NEG DIR	NEGA INH	NEGX INH	NEG IX1	NEG IX	RTI INH		SUB IMM	SUB DIR	SUB EXT	SUB IX2	SUB IX1	SUB IX	0 0000	
1	0001	BRCLR0 BTB	BCLR0 BSC	BRN REL						RTS INH		CMP IMM	CMP DIR	CMP EXT	CMP IX2	CMP IX1	CMP IX	1 0001	
2	0010	BRSET1 BTB	BSET1 BSC	BHI REL								SBC IMM	SBC DIR	SBC EXT	SBC IX2	SBC IX1	SBC IX	2 0010	
3	0011	BRCLR1 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA INH	COMX INH	COM IX1	COM IX	SWI INH		CPX IMM	CPX DIR	CPX EXT	CPX IX2	CPX IX1	CPX IX	3 0011	
4	0100	BRSET2 BTB	BSET2 BSC	BCC REL	LSR DIR	LSRA INH	LSRX INH	LSR IX1	LSR IX			AND IMM	AND DIR	AND EXT	AND IX2	AND IX1	AND IX	4 0100	
5	0101	BRCLR2 BTB	BCLR2 BSC	BCS REL								BIT IMM	BIT DIR	BIT EXT	BIT IX2	BIT IX1	BIT IX	5 0101	
6	0110	BRSET3 BTB	BSET3 BSC	BNE REL	ROR DIR	RORA INH	RORX INH	ROR IX1	ROR IX			LDA IMM	LDA DIR	LDA EXT	LDA IX2	LDA IX1	LDA IX	6 0110	
7	0111	BRCLR3 BTB	BCLR3 BSC	BEQ REL	ASR DIR	ASRA INH	ASRX INH	ASR IX1	ASR IX		TAX INH		STA DIR	STA EXT	STA IX2	STA IX1	STA IX	7 0111	
8	1000	BRSET4 BTB	BSET4 BSC	BHCC REL	LSL DIR	LSLA INH	LSLX INH	LSL IX1	LSL IX			CLC IMM	EOR DIR	EOR EXT	EOR IX2	EOR IX1	EOR IX	8 1000	
9	1001	BRCLR4 BTB	BCLR4 BSC	BHCS REL	ROL DIR	ROLA INH	ROLX INH	ROL IX1	ROL IX			SEC IMM	ADC DIR	ADC EXT	ADC IX2	ADC IX1	ADC IX	9 1001	
A	1010	BRSET5 BTB	BSET5 BSC	BPL REL	DEC DIR	DECA INH	DECX INH	DEC IX1	DEC IX			CLI INH	ORA IMM	ORA DIR	ORA EXT	ORA IX2	ORA IX1	ORA IX	A 1010
B	1011	BRCLR5 BTB	BCLR5 BSC	BMI REL								SEI INH	ADD IMM	ADD DIR	ADD EXT	ADD IX2	ADD IX1	ADD IX	B 1011
C	1100	BRSET6 BTB	BSET6 BSC	BMC REL	INC DIR	INCA INH	INCX INH	INC IX1	INC IX			RSP INH	JMP DIR	JMP EXT	JMP IX2	JMP IX1	JMP IX	C 1100	
D	1101	BRCLR6 BTB	BCLR6 BSC	BMS REL	TST DIR	TSTA INH	TSTX INH	TST IX1	TST IX			NOP INH	BSR REL	JSR DIR	JSR EXT	JSR IX2	JSR IX1	JSR IX	D 1101
E	1110	BRSET7 BTB	BSET7 BSC	BIL REL							STOP INH		LDX IMM	LDX DIR	LDX EXT	LDX IX2	LDX IX1	LDX IX	E 1110
F	1111	BRCLR7 BTB	BCLR7 BSC	BIH REL	CLR DIR	CLRA INH	CLRX INH	CLR IX1	CLR IX		WAIT INH	TXA INH		STX DIR	STX EXT	STX IX2	STX IX1	STX IX	F 1111

Abbreviations for Address Modes

- INH Inherent
- IMM Immediate
- DIR Direct
- EXT Extended
- REL Relative
- BSC Bit Set/Clear
- BTB Bit Test and Branch
- IX Indexed (No Offset)
- IX1 Indexed, 1 Byte (8-Bit) Offset
- IX2 Indexed, 2 Byte (16-Bit) Offset
- * CMOS Versions Only

LEGEND



CDP6805E2

Indexed, 8-bit Offset — Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register. The operand is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the m-th element in an n element table. All instructions are two bytes. The contents of the index register (X) is not changed. The contents of (PC + 1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = X + (PC + 1); PC - PC + 2$$

Address Bus High—K; Address Bus Low—X + (PC + 1)

Where: K = The carry from the addition of X + (PC + 1)

Indexed, 16-Bit Offset — In the indexed, 16-bit offset addressing mode the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). The content of the index register is not changed.

$$EA = X + [(PC + 1); (PC + 2)]; PC - PC + 3$$

Address Bus High—(PC + 1) + K;

Address Bus Low—X + (PC + 2)

Where: K = The carry from the addition of X + (PC + 2)

Relative — Relative addressing is only used in branch instructions. In relative addressing the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

$$EA = PC + 2 + (PC + 1); PC - EA \text{ if branch taken;}$$

$$\text{otherwise } PC - PC + 2$$

Bit Set/Clear — Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the second to address the byte which contains the bit of interest.

$$EA = (PC + 1); PC - PC + 2$$

Address Bus High—0; Address Bus Low—(PC + 1)

Bit Test and Branch — Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$EA1 = (PC + 1)$$


Address Bus High—0; Address Bus Low—(PC + 1)

EA2 = PC + 3 + (PC + 2); PC - EA2 if branch taken;

otherwise PC - PC + 3

SYSTEM CONFIGURATION


Figures 20 through 25 show in general terms how the CDP6805E2 bus structure may be utilized. Specified interface details vary with the various peripheral and memory devices employed.



92CS-38035


Fig. 20 - Connection to CMOS peripherals.

CDP6805E2



92CS-38036

Fig. 21 - Connection to CMOS multiplexed memories.




92CS-38037

NOTE: In some cases, pullup resistors or other level-shifting techniques may be required on signals going from NMOS to CMOS parts.


Fig. 22 - Connection to peripherals.

CDP6805E2



92CS-38038


Fig. 23 - Connection to latch non-multiplexed CMOS ROM or EPROM.



92CS-38039

Fig. 24 - Connection to static CMOS RAMs.

CDP6805E2



92CS-38040

Fig. 25 - Connection to latched non-multiplexed CMOS RAM.

CDP6805E2

Table 11 provides a detailed description of the information present on the Bus, the Read/Write (R/W) pin and the Load Instruction (LI) pin during each cycle for each instruction.

This information is useful in comparing actual with ex-

pected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction.

TABLE 11 — SUMMARY OF CYCLE BY CYCLE OPERATION

Address Mode Instructions	Cycles	Cycle #	Address Bus	R/W Pin	LI Pin	Data Bus
Inherent						
LSR LSL ASR NEG CLR ROL COM ROR DEC INC TST	3	1 2 3	Op Code Address Op Code Address + 1 Op Code Address + 1	1 1 1	1 0 0	Op Code Op Code Next Instruction Op Code Next Instruction
TAX CLC SEC STOP CLI SEI RSP WAIT NOP TXA	2	1 2	Op Code Address Op Code Address + 1	1 1	1 0	Op Code Op Code Next Instruction
RTS	6	1 2 3 4 5 6	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2 New Op Code Address	1 1 1 1 1 1	1 0 0 0 0 0	Op Code Op Code Next Instruction Irrelevant Data Irrelevant Data Irrelevant Data New Op Code
SWI	10	1 2 3 4 5 6 7 8 9 10	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Stack Pointer - 3 Stack Pointer - 4 Vector Address 1FFC (Hex) Vector Address 1FFD (Hex) Interrupt Routine Starting Address	1 1 0 0 0 0 0 1 1 ?	1 0 0 0 0 0 0 0 0 0	Op Code Op Code Next Instruction Return Address (LO Byte) Return Address (HI Byte) Contents of Index Register Contents of Accumulator Contents of CC Register Address of Int. Routine (HI Byte) Address of Int. Routine (LO Byte) Interrupt Routine First Opcode
RTI	9	1 2 3 4 5 6 7 8 9	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2 Stack Pointer + 3 Stack Pointer + 4 Stack Pointer + 5 New Op Code Address	1 1 1 1 1 1 1 1 1	1 0 0 0 0 0 0 0 0	Op Code Op Code Next Instruction Irrelevant Data Irrelevant Data Irrelevant Data Irrelevant Data Irrelevant Data Irrelevant Data New Op Code
Immediate						
ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMB SUB	2	1 2	Op Code Address Op Code Address + 1	1 1	1 0	Op Code Operand Data
Bit Set/Clear						
BSET n BCLR n	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Address of Operand Address of Operand Address of Operand	1 1 1 1 0	1 0 0 0 0	Op Code Address of Operand Operand Data Operand Data Manipulated Data
Bit Test and Branch						
BRSET n BRCLR n	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Address of Operand Op Code Address + 2 Op Code Address + 2	1 1 1 1 1	1 0 0 0 0	Op Code Address of Operand Operand Data Branch Offset Branch Offset
Relative						
BCC BHI BNE BEQ BCS BPL BHCC BLS BIL BMC BRN BHCS BIH BMI BMS BRA	3	1 2 3	Op Code Address Op Code Address + 1 Op Code Address + 1	1 1 1	1 0 0	Op Code Branch Offset Branch Offset
BSR	6	1 2 3 4 5 6	Op Code Address Op Code Address + 1 Op Code Address + 1 Subroutine Starting Address Stack Pointer Stack Pointer - 1	1 1 1 1 0 0	1 0 0 0 0 0	Op Code Branch Offset Branch Offset First Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte)

TABLE 11 — SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode	Cycles	Cycles #	Address Bus	R/W Pin	LI Pin	Data Bus
Instructions						
Direct						
JMP	2	1 2	Op Code Address Op Code Address + 1	1 1	1 0	Op Code Jump Address
ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMP SUB	3	1 2 3	Op Code Address Op Code Address + 1 Address of Operand	1 1 1	1 0 0	Op Code Address of Operand Operand Data
TST	4	1 2 3 4	Op Code Address Op Code Address + 1 Address of Operand Op Code Address + 2	1 1 1 1	1 0 0 0	Op Code Address of Operand Operand Data Op Code Next Instruction
STA STX	4	1 2 3 4	Op Code Address Op Code Address + 1 Op Code Address + 1 Address of Operand	1 1 1 0	1 0 0 0	Op Code Address of Operand Address of Operand Operand Data
LSL LSR DEC ASR NEG INC CLR ROL COM ROR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Operand Address Operand Address Operand Address	1 1 1 1 0	1 0 0 0 0	Op Code Address of Operand Current Operand Data Current Operand Data New Operand Data
JSR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Subroutine Starting Address Stack Pointer Stack Pointer - 1	1 1 1 0 0	1 0 0 0 0	Op Code Subroutine Address (LO Byte) 1st Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte)
Extended						
JMP	3	1 2 3	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	1 0 0	Op Code Jump Address (HI Byte) Jump Address (LO Byte)
ADC BIT ORA ADD CMP LDX AND EOR SBC CPX LDA SUB	4	1 2 3 4	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand	1 1 1 1	1 0 0 0	Op Code Address Operand (HI Byte) Address Operand (LO Byte) Operand Data
STA STX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Op Code Address + 2 Op Code Address + 2 Address of Operand	1 1 1 1 0	1 0 0 0 0	Op Code Address of Operand (HI Byte) Address of Operand (LO Byte) Address of Operand (LO Byte) Operand Data
JSR	6	1 2 3 4 5 6	Op Code Address Op Code Address + 1 Op Code Address + 2 Subroutine Starting Address Stack Pointer Stack Pointer - 1	1 1 1 1 0 0	1 0 0 0 0 0	Op Code Address of Subroutine (HI Byte) Address of Subroutine (LO Byte) 1st Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte)
Indexed, No-Offset						
JMP	2	1 2	Op Code Address Op Code Address + 1	1 1	1 0	Op Code Op Code Next Instruction
ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMP SUB	3	1 2 3	Op Code Address Op Code Address + 1 Index Register	1 1 1	1 0 0	Op Code Op Code Next Instruction Operand Data
TST	4	1 2 3 4	Op Code Address Op Code Address + 1 Index Register Op Code Address + 1	1 1 1 1	1 0 0 0	Op Code Op Code Next Instruction Operand Data Op Code Next Instruction
STA STX	4	1 2 3 4	Op Code Address Op Code Address + 1 Op Code Address + 1 Index Register	1 1 1 0	1 0 0 0	Op Code Op Code Next Instruction Op Code Next Instruction Operand Data
LSL LSR DEC ASR NEG INC CLR ROL COM ROR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Index Register Index Register Index Register	1 1 1 1 0	1 0 0 0 0	Op Code Op Code Next Instruction Current Operand Data Current Operand Data New Operand Data
JSR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Index Register Stack Pointer Stack Pointer - 1	1 1 1 0 0	1 0 0 0 0	Op Code Op Code Next Instruction 1st Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte)

CDP6805E2

TABLE 11 — SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode Instructions	Cycles	Cycles #	Address Bus	R/W Pin	LI Pin	Data Bus
Indexed 8-Bit Offset						
JMP	3	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
ADC EOR CPX ADD LDA LDX AND ORA CMP SUB BIT SBC	4	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	Operand Data
STA STX	5	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Op Code Address + 1	1	0	Offset
TST	5	5	Index Register + Offset	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Op Code Address + 1	1	0	Offset
LSL LSR ASR NEG CLR ROL COM ROR DEC INC	6	5	Index Register + Offset	1	0	Operand Data
		6	Index Register + Offset	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	Current Operand Data
JSR	6	5	Index Register + Offset	1	0	Current Operand Data
		6	Index Register + Offset	0	0	New Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	1st Subroutine Op Code
Indexed, 16-Bit Offset	6	5	Stack Pointer	0	0	Return Address LO Byte
		6	Stack Pointer - 1	0	0	Return Address HI Byte
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
ADC CMP SUB ADD EOR SBC AND ORA CPX LDA BIT LDX	5	4	Op Code Address + 2	1	0	Offset (LO Byte)
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
STA STX	6	5	Op Code Address + 2	1	0	Offset (LO Byte)
		6	Index Register + Offset	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
JSR	7	5	Op Code Address + 2	1	0	Offset (LO Byte)
		6	Index Register + Offset	1	0	1st Subroutine Op Code
		7	Stack Pointer	0	0	Return Address (LO Byte)
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
5	Index Register + Offset	1	0	1st Subroutine Op Code		
6	Stack Pointer	0	0	Return Address (LO Byte)		
7	Stack Pointer - 1	0	0	Return Address (HO Byte)		

CDP6805E2

TABLE 11 — SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Instructions	Cycles	Cycles #	Address Bus	RESET Pin	R/W Pin	LI Pin	Data Bus
Other Functions							
Hardware RESET	5		\$1FFE	0	1	0	Irrelevant Data
		1	\$1FFE	0	1	0	Irrelevant Data
		2	\$1FFE	1	1	0	Irrelevant Data
		3	\$1FFE	1	1	0	Irrelevant Data
		4	\$1FFE	1	1	0	Vector High
		5	Reset Vector	1	1	0	Op Code
Power on Reset	1922		\$1FFE	1	1	0	Irrelevant Data
		•	•	•	•	•	•
		•	•	•	•	•	•
		•	•	•	•	•	•
		•	•	•	•	•	•
		1919	\$1FFE	1	1	0	Irrelevant Data
		1920	\$1FFE	1	1	0	Vector High
		1921	\$1FFF	1	1	0	Vector Low
		1922	Reset Vector	1	1	0	Op Code
Instruction	Cycles	Cycles #	Address Bus	IRQ Pin	R/W Pin	LI Pin	Data Bus
IRQ Interrupt (Timer Vector \$1FF8, \$1FF9)	10		Last Cycle of Previous Instruction	0	X	0	X
		1	Next Op Code Address	0	1	0	Irrelevant Data
		2	Next Op Code Address	X	1	0	Irrelevant Data
		3	SP	X	0	0	Return Address (LO Byte)
		4	SP - 1	X	0	0	Return Address (HI Byte)
		5	SP - 2	X	0	0	Contents Index Reg
		6	SP - 3	X	0	0	Contents Accumulator
		7	SP - 4	X	0	0	Contents CC Register
		8	\$1FFA	X	1	0	Vector High
		9	\$1FFB	X	1	0	Vector Low
10	IRQ Vector	X	1	0	Int Routine First		


CDP6805 FAMILY

	CDP6805E2	CDP6805F2	CDP6805G2
Technology	CMOS	CMOS	CMOS
Number of Pins	40	28	40
On-Chip RAM (Bytes)	112	64	112
On-Chip User ROM (Bytes)	None	1K	2K
External Bus	Yes	None	None
Bidirectional I/O Lines	16	16	32
Unidirectional I/O Lines	None	4 Inputs	None
Other I/O Features	Timer	Timer	Timer
External Interrupt Inputs	1	1	1
EPROM Version	None	None	None
STOP and WAIT	Yes	Yes	Yes

CDP6805E3

Advance Information/
Preliminary Data

CMOS 8-Bit Microprocessor




Hardware Features:

- 64K address space version of CMOS 6805E2
- Typical full speed operating power of 35 mW @ 5 V
- Typical WAIT mode power of 5 mW
- Typical STOP mode power of 25 μW
- 112 bytes of on-chip RAM
- 13 bidirectional I/O lines
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- Full external and timer interrupts
- Multiplexed address/data bus
- Master reset and power-on reset
- Capable of addressing up to 64K bytes of external memory
- Single 3- to 6- volt supply
- On-chip oscillator
- 40-pin dual-in-line package

Software Features:

- Similar to the CDP6805E2, F2, G2.
- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory mapped I/O
- Two power savings standby modes

The CDP6805E3 Microprocessor Unit (MPU) belongs to the CDP6805 Family of Microcomputers. This 8-bit fully static and expandable microprocessor contains a CPU, on-chip RAM, I/O, and TIMER. It is a low-power, low-cost processor designed for mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor. The major features of the CDP6805E3 are listed under "Hardware Features" and "Software Features".



92CS-37185

CDP6805E3




Fig. 2 - Address map.

The CDP6805E3 is identical to the CDP6805E2 (refer to CD6805E2 data sheet, File No. 1363, for technical details) except that the directly addressable address space has been increased from 8K on the E2 to 64K on the E3. To maintain the 40-pin package of the E2, the three additional required address lines were taken from the three most significant bits of PORT A. When reading PORT A Data the upper three bits will read as zeros. This allows read-modify-write instructions such as INC & DEC to function properly

on the lower five bits. When read, the upper three bits of the PORT A Data Direction Register will be ones, indicating that they are indeed outputs (A13, A14, and A15).


Another change resulting from the increased address space of the E3 is that the five interrupt and reset vectors have been moved to locations FFF6 through FFFF. This keeps the vectors at the end of memory space. The sequence of the vectors remains the same (see Figure 2).

CDP6805 FAMILY

	CDP6805E2	CDP6805E3	CDP6805F2	CDP6805G2
Technology	CMOS	CMOS	CMOS	CMOS
Number of Pins	40	40	28	40
On Chip RAM (Bytes)	112	112	64	112
On-Chip User ROM (Bytes)	None	None	1K	2K
External Bus	Yes	Yes	None	None
Bidirectional I/O Lines	16	13	16	32
Unidirectional I/O Lines	None	None	4 Inputs	None
Other I/O Features	Timer	Timer	Timer	Timer
External Interrupt Inputs	1	1	1	1
STOP and WAIT	Yes	Yes	Yes	Yes

CDP6805F2

Advanced Information/
Preliminary Data



CMOS High-Performance Silicon-Gate 8-Bit Microcomputer

Hardware Features:

- Typical full speed operating power of 10 mW at 5 V
- Typical WAIT mode power of 3 mW
- Typical STOP mode power of 5 μW
- 64 bytes of on-chip RAM
- 1089 bytes of on-chip ROM
- 16 bidirectional I/O lines
- 4 input-only lines
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- External and timer interrupts
- Master reset and power-on reset
- Single 3 to 6 volt supply
- On-chip oscillator
- 1 μs cycle time

The CDP6805F2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of CMOS Microcomputers. This 8-bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. Fully static design allows operation at frequencies down to DC, further reducing its already low-power consumption. It is a low-power processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.

Software Features:

- Versatile interrupt handling
- True bit manipulation
- 10 addressing modes
- Efficient instruction set
- Memory-mapped I/O
- User-callable self-check routines
- Two power-saving standby modes




Fig. 1 - CDP6805F2 CMOS microcomputer block diagram.

CDP6805F2

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V_{DD}	- 0.3 to +8	V
All Input Voltages Except OSC1	V_{in}	$V_{SS} - 0.5$ to $V_{DD} + 0.5$	V
Current Drain per Pin Excluding V_{DD} and V_{SS}	I	10	mA
Operating Temperature Range CDP6805F2 CDP6805F2C	T_A	T_L to T_H 0 to 70 -40 to +85	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C




Fig. 2 - Equivalent test load.




Fig. 3 - Typical operating current vs. internal frequency.

CDP6805F2

DC ELECTRICAL CHARACTERISTICS ($V_{DD}=5$ Vdc $\pm 10\%$, $V_{SS}=0$ Vdc, $T_A=T_L$ to T_H , unless otherwise noted) (See Note 1)

Characteristics	Symbol	Min	Max	Unit
Output Voltage, $I_{Load} \leq 10.0 \mu A$	V_{OL} V_{OH}	— $V_{DD}-0.1$	0.1 —	V
Output High Voltage ($I_{Load} = -200 \mu A$) PA0-PA7, PB0-PB7	V_{OH}	4.1	—	V
Output Low Voltage, ($I_{Load} = 800 \mu A$) PA0-PA7, PB0-PB7	V_{OL}	—	0.4	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC3 TIMER, \overline{IRQ} , RESET OSC1	V_{IH}	$V_{DD}-2$ $V_{DD}-0.8$ $V_{DD}-1.5$	V_{DD} V_{DD} V_{DD}	V
Input Low Voltage, All Inputs	V_{IL}	V_{SS}	0.8	V
Total Supply Current ($C_L = 50$ pF on Ports, No dc Loads, $t_{cyc} = 1 \mu s$) RUN (Measured During Self-Check, $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V) WAIT (See Note 2) STOP (See Note 2)	I_{DD}	— — —	5 2 200	mA mA μA
I/O Ports Input Leakage — PA0-PA7, PB0-PB7	I_{IL}	—	± 10	μA
Input Current — RESET, \overline{IRQ} , TIMER, OSC1, PC0-PC3	I_{in}	—	± 1	μA
Output Capacitance — Ports A and B	C_{out}	—	12	pF
Input Capacitance — RESET, \overline{IRQ} , TIMER, OSC1, PC0-PC3	C_{in}	—	8	pF

NOTES:

- Electrical Characteristics for $V_{DD}=3$ V available soon.
- Test Conditions for I_{DD} are as follows:
All ports programmed as inputs
 $V_{IL}=0.2$ V (PA0-PA7, PB0-PB7, PC0-PC3)
 $V_{IH}=V_{DD}-0.2$ V for RESET, \overline{IRQ} , TIMER
OSC1 input is a square wave from 0.2 V to $V_{DD}-0.2$ V
OSC2 output load = 20 pF (WAIT I_{DD} is affected linearly by the OSC2 capacitance)

TABLE 1 — CONTROL TIMING CHARACTERISTICS ($V_{DD}=5$ Vdc $\pm 10\%$, $V_{SS}=0$, $T_A=T_L$ to T_H , $f_{osc}=4$ MHz, $t_{cyc}=1 \mu s$)

Characteristics	Symbol	Min	Max	Unit
Crystal Oscillator Startup Time (See Figure 5)	t_{OXOV}	—	100	ms
Stop Recovery Startup Time — Crystal Oscillator (See Figure 6)	t_{LCH}	—	100	ms
Timer Pulse Width (See Figure 4)	t_{TH}, t_{TL}	0.5	—	t_{cyc}
Reset Pulse Width (See Figure 5)	t_{RL}	1.5	—	t_{cyc}
Timer Period (See Figure 4)	t_{TTL}	1	—	t_{cyc}
Interrupt Pulse Width (See Figure 15)	t_{ILIH}	1	—	t_{cyc}
Interrupt Pulse Period (See Figure 15)	t_{ILIL}	*	—	t_{cyc}
OSC1 Pulse Width (See Figure 7)	t_{OH}, t_{OL}	100	—	ns
Cycle Time	t_{cyc}	1000	—	ns
Frequency of Operation Crystal External Clock	f_{osc}	— dc	4 4	MHz

*The minimum period, t_{ILIL} , should not be less than the number of t_{cyc} cycles it takes to execute the interrupt service routines plus 20 t_{cyc} cycles.





Fig. 4 - Timer relationships.




* Internal timing signal not available externally.

Fig. 5 - Power-on $\overline{\text{RESET}}$ and $\overline{\text{RESET}}$.



CDP6805F2



* Internal timing signals not available externally.

92CS-37999

** Represents the internal gating of the OSC1 input pin.

Fig. 6 - Stop recovery.

FUNCTIONAL PIN DESCRIPTION

V_{DD} and V_{SS}

Power is supplied to the MCU using these two pins. V_{DD} is power and V_{SS} is ground.

IRQ (MASKABLE INTERRUPT REQUEST)

IRQ is photomask option selectable with the choice of interrupt sensitivity being both level and negative edge or negative edge only. The MCU completes the current instruction before it responds to the request. If IRQ is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the photomask option is selected to include level sensitivity, then the IRQ input requires an external resistor to V_{DD} for "wire-OR" operation. See the Interrupt section for more detail.

RESET

The RESET input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Resets section for a detailed description.

TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to the Timer section for a detailed description.

NUM (NON-USER MODE)

This pin is intended for use in self-check only. User applications should leave this pin connected to ground through a 10 kilohm resistor.

OSC1, OSC2

The CDP6805F2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived from either a divide-by-two or divide-by-four of the external frequency (f_{OSC}). Both of these options are photomask selectable.

RC — If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and f_{OSC} is shown in Figure 8.

CRYSTAL — The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{OSC} in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by V_{DD}. Refer to Table 1, Control Timing Characteristics, for limits.

EXTERNAL CLOCK — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. t_{OXQV} or t_{ILCH} do not apply when using an external clock input.

PA0-PA7


These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

CDP6805F2



Crystal Parameters

	1 MHz	4 MHz	Units
R _S MAX	400	75	Ω
C ₀	.5	7	pF
C ₁	0.008	0.012	μF
C _{OSC1}	15-40	15-30	pF
C _{OSC2}	15-30	15-25	pF
R _P	10	10	MΩ
Q	30 k	40 k	-


Oscillator Waveform



(a) Crystal Oscillator Connections and Equivalent Crystal Circuit



(b) RC Oscillator Connection



(c) External Clock Source Connections




Fig. 7 - Oscillator connections.

92CS-38000

CDP6805F2




Fig. 8 - Frequency vs. resistance for RC oscillator option only.

PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

PC0-PC3

These four lines comprise Port C, a fixed input port. When Port C is read, the four most-significant bits on the data bus are "1s". There is no data direction register associated with Port C.

INPUT/OUTPUT PROGRAMMING

Any Port A or B pin may be software programmed as an input or output by the state of the corresponding bit in the port data direction register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic "1". A pin is configured as an input if its corresponding DDR bit is cleared to a logic "0". At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.




Fig. 9 - Typical I/O port circuitry.

92CS-38001

TABLE 2 - I/O PIN FUNCTIONS

R/ \bar{W}	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

CDP6805F2

SELF-CHECK

The CDP6805F2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic "1" then executing a reset. After reset, the following five tests are executed automatically:

- I/O — Functionally Exercise Ports A, B, C
- RAM — Walking Bit Test
- ROM — Exclusive OR with ODD "1s" Parity Result
- Timer — Functionally Exercise Timer
- Interrupts — Functionally Exercise External and Timer Interrupts

Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

TABLE 3 — SELF-CHECK RESULTS

PB3	PB2	PB1	PB0	Remarks
1	0	1	1	Bad Timer
1	1	0	0	Bad RAM
1	1	0	1	Bad ROM
1	1	1	0	Bad Interrupt or Request Flag
All Cycling				Good Part
All Others				Bad Part

RAM SELF-CHECK SUBROUTINE

Returns with the Z bit clear if any error is detected; otherwise, the Z bit is set.

The RAM test must be called with the stack pointer at \$7F and the accumulator zeroed. When run, the test checks every RAM cell except for \$7F and \$7E which are assumed to contain the return address.

A and X are modified. All RAM locations except the top 2 are modified. (Enter at location \$78B.)

ROM CHECKSUM SUBROUTINE

Returns with Z bit cleared if any error was found; otherwise Z = 1, X = 0 on return, and A is zero if the test passed. RAM locations \$40-\$43 are overwritten. (Enter at location \$7A4.)

TIMER TEST SUBROUTINE

Return with Z bit cleared if any error was found; otherwise Z = 1.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask will not be set, so the caller must protect himself from interrupts if necessary.

A and X register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$7BE.)




Fig. 10 - Self-check pinout configuration.


CDP6805F2

MEMORY

The CDP6805F2 has a total address space of 2048 bytes of memory and I/O registers. The address space is shown in Figure 11.

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 64 bytes of RAM. The next 1079 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$7F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 32 bytes of RAM are available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are available for program data storage.



* Reads of unused locations undefined

Fig. 11 - Address map.

REGISTERS

The CDP6805F2 contains five registers as shown in the programming model (Figure 12). The interrupt stacking order is shown in Figure 13.

ACCUMULATOR (A)

This accumulator is an 8-bit general purpose register used to hold operands and results of the arithmetic calculations and data manipulations.

INDEX REGISTER (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides the 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed by the processor.

STACK POINTER (SP)

The stack pointer is an 11-bit register containing the address of the next free location on the stack. When accessing memory, the six most-significant bits are appended to the five least-significant register bits to produce an address within the range of \$7F to \$60. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$7F). Nested interrupts and/or subroutines may use up to 32 (decimal) locations beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.





Fig. 12 - Programming model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.

CDP6805F2

CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BIT (H) — The H bit is set to a "1" when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) — When the I bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I bit is set, the interrupt is latched and is processed when the I bit is next cleared.

NEGATIVE (N) — Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical "1").

ZERO (Z) — Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C) — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

RESETS

The **CDP6805F2** has two reset modes: an active low external reset pin ($\overline{\text{RESET}}$) and a power-on reset function; refer to Figure 5.

$\overline{\text{RESET}}$

The $\overline{\text{RESET}}$ input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the $\overline{\text{RESET}}$ pin must stay low for a minimum of one t_{PL} . The $\overline{\text{RESET}}$ pin is provided with a Schmitt Trigger input to improve its noise immunity.

POWER-ON RESET

The power-on reset occurs when a positive transition is detected on V_{DD} . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision

for a power-down reset. The power-on circuitry provides for a $1920 t_{CYC}$ delay from the time of the first oscillator operation. If the external $\overline{\text{RESET}}$ pin is low at the end of the 1920 time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (TCR7) is cleared to a "0".
- Timer control register interrupt mask bit (TCR6) is set to a "1".
- All data direction register bits are cleared to a "0". All ports are defined as inputs.
- Stack pointer is set to \$7F.
- The internal address bus is forced to the reset vector (\$7FE, \$7FF).
- Condition code register interrupt mask bit (I) is set to a "1".
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The **CDP6805F2** may be interrupted by one of three different methods, either one of two maskable interrupts (external input or timer) or a non-maskable software interrupt (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and return to normal processing. The stacking order is shown in Figure 13.

Unlike $\overline{\text{RESET}}$, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction. Refer to Figure 14 for the interrupt and instruction processing sequence.

CDP6805F2

TIMER INTERRUPT

Each time the timer decrements to zero (transitions from \$01 to \$00), the timer interrupt request bit (TCR7) is set. The processor is interrupted only if the timer mask bit (TCR6) and interrupt mask bit (I bit) are both cleared. When the interrupt is recognized, the current state of the machine is pushed on to the stack and the interrupt mask bit in the condition code register is set. This mask prevents further interrupts until the present one is serviced. The processor now vectors to the

timer interrupt service routine. The address for this service routine is specified by the contents of \$7F8 and \$7F9 unless the processor is in a WAIT mode, in which case the contents of \$7F6 and \$7F7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.




Fig. 14 - RESET and INTERRUPT processing flowchart.

92CS-38006

CDP6805F2

EXTERNAL INTERRUPT

Either level- and edge-sensitive or edge-sensitive only inputs are available as mask options. If the interrupt mask bit of the condition code register is cleared and the external interrupt pin (\overline{IRQ}) is "low" or a negative edge has set the internal interrupt flip-flop, then the external interrupt occurs. The action of the external interrupt is identical to the timer except that the service routine address is specified by the contents of \$7FA and \$7FB. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (\overline{IRQ}) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (t_{LIL}) is obtained by adding 20 instruction cycles (t_{cyc}) to the total number of cycles it takes to complete the service routine including the RTI in-

struction; refer to Figure 15. The second configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the \overline{IRQ} remains low, then the next interrupt is recognized.

SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$7FC and \$7FD.

The following three functions are not strictly interrupts, however, they are tied very closely to the interrupts. These functions are RESET, STOP, and WAIT.

RESET — The \overline{RESET} input pin and the internal power-on reset function each cause the program to vector to an initialization program. This vector is specified by the contents





Fig. 15 - External interrupt.

CDP6805F2

of memory locations \$7FE and \$7FF. The interrupt mask of the condition code register is also set. See preceding section on Reset for details.

STOP — The STOP instruction places the CDP6805F2 in its lowest power consumption mode. In the STOP function, the internal oscillator is turned off causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timing interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged. The processor can only be brought out of the STOP mode by an external $\overline{\text{IRQ}}$ or $\overline{\text{RESET}}$.



92CS-38008

Fig. 16 — Stop function flowchart.

WAIT — The WAIT instruction places the CDP6805F2 in a low-power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry except the timer circuit; refer to Figure 17. Thus, all internal processing is halted, however, the timer continues to count normally.

During the WAIT mode, the I bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled by software prior to entering the WAIT mode to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

TIMER

The MCU timer contains an 8-bit software programmable counter with a 7-bit software selectable prescaler. Figure 18 contains a block diagram of the timer. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit (i.e., bit 7 of the timer control register (TCR)) is set. Then, if the timer interrupt is not masked (i.e., bit 6 of the TCR and the I bit in the condition code register are both cleared) the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack and then fetches the timer vector address from locations \$7F8 and \$7F9 (or \$7F6 and \$7F7 if in the WAIT mode) in order to begin servicing.

The counter continues to count after it reaches zero allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable, prior to the read portion of a cycle, and do not change during the read. The timer interrupt request bit remains set until cleared by the software. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6=1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output within the range of +1 to +128 which is used as the counter input. The processor cannot write into or read from the prescaler, however, its contents are cleared to all "0s" by the write operation into TCR when bit 3 of the written data equals one. This allows for truncation-free counting.

The timer input can be configured for three different operating modes plus a disable mode depending on the value written to the TCR4 and TCR5 control bits. Refer to the Timer Control Register section.

TIMER INPUT MODE 1

If TCR5 and TCR4 are both programmed to a "0", the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for




Fig. 17 - WAIT function flowchart.

periodic interrupt generation as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.

TIMER INPUT MODE 2

With $TCR5=0$ and $TCR4=1$, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is \pm one internal clock and therefore, accuracy improves with longer input pulse widths.

TIMER INPUT MODE 3

If $TCR5=1$ and $TCR4=0$, all inputs to the timer are disabled.

TIMER INPUT MODE 4

If $TCR5=1$ and $TCR4=1$, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the timer subsystem. Power-on reset and the STOP instruction invalidate the contents of the counter.




Fig. 18 - Programmable timer/counter block diagram.

TIMER CONTROL REGISTER (TCR)

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

All bits in this register except bit 3 are read/write bits.

TCR7 — Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".

- 1 — Set whenever the counter decrements to zero or under program control.
- 0 — Cleared on external RESET, power-on reset, STOP instruction, or program control.

TCR6 — Timer interrupt mask bit: when this bit is a logic "1", it inhibits the timer interrupt to the processor.

- 1 — Set on external RESET, power-on reset, STOP instruction, or program control.
- 0 — Cleared under program control.

TCR5 — External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 — Select external clock source.
- 0 — Select internal clock source.

TCR4 — External enable bit: control bit used to enable the external TIMER pin. (Unaffected by RESET.)

- 1 — Enable external TIMER pin.
- 0 — Disable external TIMER pin.

TCR5	TCR4	
0	0	Internal Clock to Timer
0	1	AND of Internal Clock and TIMER Pin to Timer
1	0	Inputs to Timer Disabled
1	1	TIMER Pin to Timer

TCR3 — Timer Prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates "0". (Unaffected by RESET.)

TCR2, TCR1, TCR0 — Prescaler select bits: decoded to select one of eight outputs on the prescaler. (Unaffected by RESET.)

Prescaler

TCR2	TCR1	TCR0	Result
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	0	+16
1	0	1	+32
1	1	0	+64
1	1	1	+128

INSTRUCTION SET

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 4.

CDP6805F2

READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to Table 5.

BRANCH INSTRUCTIONS

Most branch instructions test the state of the condition code register and, if certain criteria are met, a branch is executed. This adds an offset between -127 and $+128$ to the current program counter. Refer to Table 6.

BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 128 bytes of the memory space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to Table 7.

CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8.

OPCODE MAP

Table 9 is an opcode map for the instructions used on the MCU.

ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 10.

ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 10 shows the addressing modes for each instruction with the effects each instruction has on the condition code register. An opcode map is shown in Table 9.

The term "Effective Address" (EA) is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate

"contents of," an arrow indicates "is replaced by," and a colon indicates "concatenation of two bytes."

INHERENT

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index registers or accumulator and no other arguments are included in this mode.

IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC \leftarrow PC + 2$$

DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction.

$$EA = (PC + 1):(PC + 2); PC \leftarrow PC + 3$$

$$\text{Address Bus High} \leftarrow (PC + 1); \text{Address Bus Low} \leftarrow (PC + 2)$$

INDEXED, NO-OFFSET

In the indexed, no-offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$EA = X; PC \leftarrow PC + 1$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow X$$

INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register, therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the m th element in an n element table. All instructions are two bytes. The content of the index register

(X) is not changed. The content of (PC + 1) is an unsigned 8-bit integer. One-byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = X + (PC + 1); PC \leftarrow PC + 2$$

Address Bus High \leftarrow K; Address Bus Low \leftarrow X + (PC + 1)
where K = The carry from the addition of X + (PC + 1)

INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three-byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). The content of the index register is not changed.

$$EA = X + [(PC + 1):(PC + 2)]; PC \leftarrow PC + 3$$

$$\text{Address Bus High} \leftarrow (PC + 1) + K;$$

$$\text{Address Bus Low} \leftarrow X + (PC + 2)$$

where K = The carry from the addition of X + (PC + 2)

RELATIVE

Relative addressing is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

$$EA = PC + 2 + \{PC + 1\}; PC \leftarrow EA \text{ if branch taken;} \\ \text{otherwise, } PC \leftarrow PC + 2$$

BIT SET/CLEAR

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 128 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes: one for the opcode (including the bit number) and the second for addressing the byte which contains the bit of interest.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

BIT TEST AND BRANCH

Bit test and branch is a combination of direct addressing, bit addressing, and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$EA1 = (PC + 1)$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

$$EA2 = PC + 3 + (PC + 2); PC \leftarrow EA2 \text{ if branch taken;} \\ \text{otherwise, } PC \leftarrow PC + 3$$

TABLE 4 — REGISTER/MEMORY INSTRUCTIONS

		Addressing Modes																	
		Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	—	—	—	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	—	—	—	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

TABLE 5 — READ-MODIFY-WRITE INSTRUCTIONS

		Addressing Modes														
		Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5

TABLE 6 — BRANCH INSTRUCTIONS

Function	Mnemonic	Relative Addressing Mode		
		Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	3
Branch IFF Higher	BHI	22	2	3
Branch IFF Lower or Same	BLS	23	2	3
Branch IFF Carry Clear	BCC	24	2	3
(Branch IFF Higher or Same)	(BHS)	24	2	3
Branch IFF Carry Set	BCS	25	2	3
(Branch IFF Lower)	(BLO)	25	2	3
Branch IFF Not Equal	BNE	26	2	3
Branch IFF Equal	BEQ	27	2	3
Branch IFF Half Carry Clear	BHCC	28	2	3
Branch IFF Half Carry Set	BHCS	29	2	3
Branch IFF Plus	BPL	2A	2	3
Branch IFF Minus	BMI	2B	2	3
Branch IFF Interrupt Mask Bit is Clear	BMC	2C	2	3
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3
Branch IFF Interrupt Line is Low	BIL	2E	2	3
Branch IFF Interrupt Line is High	BIH	2F	2	3
Branch to Subroutine	BSR	AD	2	6

TABLE 7 — BIT MANIPULATION INSTRUCTIONS

Function	Mnemonic	Addressing Modes					
		Bit Set/Clear			Bit Test and Branch		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is Set	BRSET n (n=0...7)	—	—	—	2*n	3	5
Branch IFF Bit n is Clear	BRCLR n (n=0...7)	—	—	—	01+2*n	3	5
Set Bit n	BSET n (n=0...7)	10+2*n	2	5	—	—	—
Clear Bit n	BCLR n (n=0...7)	11+2*n	2	5	—	—	—

TABLE 8 — CONTROL INSTRUCTIONS

Function	Mnemonic	Inherent		
		Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2


TABLE 9— INSTRUCTION SET OPCODE MAP

Low	Bit Manipulation		Branch		Read-Modify-Write				Control		Register/Memory						Hi
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
	0	0001	0010	0011	0100	0101	0110	0111	1000	1001	A	B	C	D	E	F	
	BTB	BSC	REL	DIR	REL	REL	REL	REL	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
0	BRSET0	BSET0	BRA	NEG	NEG	NEG	NEG	NEG	RTI		SUB	SUB	SUB	SUB	SUB	SUB	
1	BRCLR0	BCLR0	BRN						RTS		CMP	CMP	CMP	CMP	CMP	CMP	
2	BRSET1	BSET1	BHI								SBC	SBC	SBC	SBC	SBC	SBC	
3	BRCLR1	BCLR1	BLS	COM	COMA	COMX	COM	COM	SWI		CPX	CPX	CPX	CPX	CPX	CPX	
4	BRSET2	BSET2	BCC	LSR	LSRA	LSRX	LSR	LSR			AND	AND	AND	AND	AND	AND	
5	BRCLR2	BCLR2	BCS								BIT	BIT	BIT	BIT	BIT	BIT	
6	BRSET3	BSET3	BNE	ROR	RORA	RORX	ROR	ROR			LDA	LDA	LDA	LDA	LDA	LDA	
7	BRCLR3	BCLR3	BEQ	ASR	ASRA	ASRX	ASR	ASR	TAX		STA	STA	STA	STA	STA	STA	
8	BRSET4	BSET4	BHCC	LSL	LSLA	LSLX	LSL	LSL	CLC	EOR	EOR	EOR	EOR	EOR	EOR	EOR	
9	BRCLR4	BCLR4	BHCS	ROL	ROLA	ROLX	ROL	ROL	SEC	ADC	ADC	ADC	ADC	ADC	ADC	ADC	
A	BRSET5	BSET5	BPL	DEC	DECA	DECX	DEC	DEC	CLI	ORA	ORA	ORA	ORA	ORA	ORA	ORA	
B	BRCLR5	BCLR5	BMI						SEI	ADD	ADD	ADD	ADD	ADD	ADD	ADD	
C	BRSET6	BSET6	BMC	INC	INCA	INCX	INC	INC	RSP	JMP	JMP	JMP	JMP	JMP	JMP	JMP	
D	BRCLR6	BCLR6	BMS	TST	TSTA	TSTX	TST	TST	NOP	BSR	JSR	JSR	JSR	JSR	JSR	JSR	
E	BRSET7	BSET7	BIL						STOP	LDX	LDX	LDX	LDX	LDX	LDX	LDX	
F	BRCLR7	BCLR7	BIH	CLR	CLRA	CLR3	CLR	CLR	WAIT	TXA	STX	STX	STX	STX	STX	STX	

Abbreviations for Address Modes

- INH Inherent
- IMM Immediate
- DIR Direct
- EXT Extended
- REL Relative
- BSC Bit Set/Clear
- BTB Bit Test and Branch
- IX Indexed (No Offset)
- IX1 Indexed, 1 Byte (8-Bit) Offset
- IX2 Indexed, 2 Byte (16-Bit) Offset

LEGEND



92CS-38011

CDP6805F2

TABLE 10 — INSTRUCTION SET

Mnemonic	Addressing Modes									Condition Codes					
	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/Clear	Bit Test & Branch	H	I	N	Z	C
ADC		X	X	X		X	X	X			Λ	●	Λ	Λ	Λ
ADD		X	X	X		X	X	X			Λ	●	Λ	Λ	Λ
AND		X	X	X		X	X	X			●	●	Λ	Λ	●
ASL	X		X			X	X				●	●	Λ	Λ	Λ
ASR	X		X			X	X				●	●	Λ	Λ	Λ
BCC											●	●	●	●	●
BCLR					X				X		●	●	●	●	●
BCS					X						●	●	●	●	●
BEQ					X						●	●	●	●	●
BHCC					X						●	●	●	●	●
BHCS					X						●	●	●	●	●
BHI					X						●	●	●	●	●
BHS					X						●	●	●	●	●
BIH					X						●	●	●	●	●
BIL					X						●	●	●	●	●
BIT		X	X	X		X	X	X			●	●	Λ	Λ	●
BLO					X						●	●	●	●	●
BLS					X						●	●	●	●	●
BMC					X						●	●	●	●	●
BMI					X						●	●	●	●	●
BMS					X						●	●	●	●	●
BNE					X						●	●	●	●	●
BPL					X						●	●	●	●	●
BRA					X						●	●	●	●	●
BRN					X						●	●	●	●	●
BRCLR										X	●	●	●	●	Λ
BRSET										X	●	●	●	●	Λ
BSET									X		●	●	●	●	●
BSR					X						●	●	●	●	●
CLC	X										●	●	●	●	0
CLI	X										●	0	●	●	●
CLR	X		X			X	X				●	●	0	1	●
CMP		X	X	X		X	X	X			●	●	Λ	Λ	Λ
COM	X		X			X	X				●	●	Λ	Λ	1
CPX		X	X	X		X	X	X			●	●	Λ	Λ	Λ
DEC	X		X			X	X				●	●	Λ	Λ	●
EOR		X	X	X		X	X	X			●	●	Λ	Λ	●
INC	X		X			X	X				●	●	Λ	Λ	●
JMP			X	X		X	X	X			●	●	●	●	●
JSR			X	X		X	X	X			●	●	●	●	●
LDA		X	X	X		X	X	X			●	●	Λ	Λ	●
LDX		X	X	X		X	X	X			●	●	Λ	Λ	●
LSL	X		X			X	X				●	●	Λ	Λ	Λ
LSR	X		X			X	X				●	●	0	Λ	Λ
NEG	X		X			X	X				●	●	Λ	Λ	Λ
NOP	X										●	●	●	●	●
ORA		X	X	X		X	X	X			●	●	Λ	Λ	●
ROL	X		X			X	X				●	●	Λ	Λ	Λ
ROR	X		X			X	X				●	●	Λ	Λ	Λ
RSP	X										●	●	●	●	●
RTI	X										?	?	?	?	?
RTS	X										●	●	●	●	●
SBC		X	X	X		X	X	X			●	●	Λ	Λ	Λ
SEC	X										●	●	●	●	1
SEI	X										●	1	●	●	●
STA			X	X		X	X	X			●	●	Λ	Λ	●
STOP	X										●	0	●	●	●
STX			X	X		X	X	X			●	●	Λ	Λ	●
SUB		X	X	X		X	X	X			●	●	Λ	Λ	Λ
SWI	X										●	1	●	●	●
TAX	X										●	●	●	●	●
TST	X		X			X	X				●	●	Λ	Λ	●
TXA	X										●	●	●	●	●
WAIT	X										●	0	●	●	●

Condition Code Symbols

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero
- C Carry/Borrow
- Λ Test and Set if True. Cleared Otherwise.
- Not Affected
- ? Load CC Register From Stack
- 0 Cleared
- 1 Set


CDP6805F2

To minimize power consumption, all unused ROM locations should contain zeros.

MASTER-DEVICE METHOD

EPROM—A 2716 EPROM, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Fill out Customer Information of ROM Information Sheet. Note that the first 128

(0000-007F) bytes of the EPROM correspond to the CDP6805F2 internal RAM and I/O ports and will be ignored when generating ROM masks. The 831 unused and self-check bytes (04B7-07F5) will also be ignored when generating ROM masks. The EPROM should be placed in a conductive IC carrier and securely packed. Do not use styrofoam.



XXX=Customer ID

Fig. 1a - EPROM marking.

OPTION LIST

ROM INFORMATION SHEET

Select the options for your MCU from the following list. A manufacturing mask will be generated from this information. Select one in each section.

Internal Oscillator Input

- Crystal
- Resistor

Column 28 of Option Card

- 0 or N
- 1 or P

Internal Divide

- ÷ 4
- ÷ 2

Column 29 of Option Card

- 0 or N
- 1 or P

Interrupt

- Edge-Sensitive
- Level- and Edge-Sensitive

Column 30 of Option Card

- 0 or N
- 1 or P

VECTOR LIST

Timer Interrupt from Wait State Only _____

Timer Interrupt _____

External Interrupt _____

SWI _____

RESET _____

CUSTOMER INFORMATION

Customer Name _____

Address _____

City _____ State _____ Zip _____

Phone () _____ Extension _____

Contact Ms./Mr. _____

Customer Part No. _____

PATTERN MEDIA

- 6805F2
- EPROM
- Card Deck
- Other*

*Other media require factory approval.

Signature _____

Title _____

CDP6805F2

DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROMs, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Computer-Card Deck**—use standard 80-column computer punch cards.
2. **Floppy Diskette**—diskette information must be generated on an RCA CDP1800-series microprocessor development system.

3. **Master Device**—a ROM, PROM, EPROM, or CDP6805F2 that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

COMPUTER-CARD METHOD

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

TITLE CARD

Column No.	Data
1	Punch T
2-5	leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	leave blank
59-63	RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	leave blank
65-71	RCA device type, without CDP68 prefix, e.g. 05F2
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis)
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number; the first deck should be numbered 01

OPTION CARD

Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type.

Column No.	Data
1-6	Punch the word OPTION
7	leave blank
8-17	RCA device type, including CDP68 prefix, e.g. CDP6805F2
18-27	leave blank
28-30	Punch P or N per ROM Information Sheet
31-78	leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

DATA-FORMAT CARD

The data-format card specifies the form in which the data is to be entered into ROM.

Column No.	Data
1-11	Punch the words DATA FORMAT
12	leave blank
13-15	Punch the letters HEX
16	leave blank
17-19	Punch POS
20-78	leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)


CDP6805F2**CDP6805 FAMILY**

	Available Now	
	CDP6805E2	CDP6805G2
Technology	CMOS	CMOS
Number of Pins	40	40
On-Chip RAM (Bytes)	112	112
On-Chip User ROM (Bytes)	None	2K
External Bus	Yes	None
Bidirectional I/O Lines	16	32
Unidirectional I/O Lines	None	None
Other I/O Features	Timer	Timer
EPROM Version	None	None
STOP and WAIT	Yes	Yes

	CDP6805F2
Technology	CMOS
Number of Pins	28
On-Chip RAM (Bytes)	64
On-Chip User ROM (Bytes)	1K
External Bus	None
Bidirectional I/O Lines	20
Unidirectional I/O Lines	None
Other I/O Lines	Timer
EPROM Version	None
STOP and WAIT	Yes

CDP6805G2

TERMINAL ASSIGNMENT



TOP VIEW

CMOS High-Performance Silicon-Gate 8-Bit Microcomputer

Features:

- Typical full speed operating power of 15 mW at 5 V
- Typical WAIT mode power of 4 mW
- Typical STOP mode power of 5 μW
- Fully static operation
- 112 bytes of on-chip RAM
- 2106 bytes of on-chip ROM
- 32 bidirectional I/O lines
- High current drive
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- External and timer interrupts
- Self-check mode
- Master reset and power-on reset
- Single 3 to 6 volt supply
- On-chip oscillator with RC or crystal mask options
- True bit manipulation
- Addressing modes with indexed addressing for tables

The CDP6805G2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8-bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-

power consumption. It is a low-power processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.




Fig. 1 - CDP6805G2 CMOS microcomputer block diagram.

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V_{DD}	-0.3 to +8.0	V
All Input Voltages Except OSC1	V_{in}	$V_{SS}-0.5$ to $V_{DD}+0.5$	V
Current Drain Per Pin Excluding V_{DD} and V_{SS}	I	10	mA
Operating Temperature Range	T_A	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C
Current Drain Total (PD4-PD7 only)	I_{OH}	40	mA

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance Plastic	—	100	—
Ceramic	θ_{JA}	50	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Reliability of operation is enhanced if unused inputs except OSC2 and NUM are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

Port	R_1	R_2
B and C	24.3 k Ω	4.32 k Ω
A, PD0-PD3	1.21 k Ω	3.1 k Ω
PD4-PD7	300 Ω	1.64 k Ω




Fig. 2 - Equivalent test load.




Fig. 3 - Typical operating current vs. internal frequency.

CDP6805G2

DC ELECTRICAL CHARACTERISTICS ($V_{DD}=3$ Vdc, $V_{SS}=0$ Vdc, $T_A=0^\circ$ to 70° C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{Load} \leq 1 \mu A$	V_{OL} V_{OH}	— $V_{DD}-0.1$	0.1 —	V V
Output High Voltage ($I_{Load} = -50 \mu A$) PB0-PB7, PC0-PC7	V_{OH}	1.4	—	V
($I_{Load} = -0.5$ mA) PA0-PA7, PD0-PD3	V_{OH}	1.4	—	V
($I_{Load} = -2$ mA) PD4-PD7	V_{OH}	1.4	—	V
Output Low Voltage ($I_{Load} = 300 \mu A$) All Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V_{OL}	—	0.3	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V_{IH}	2.7	V_{DD}	V
TIMER, \overline{IRQ} , RESET	V_{IH}	—	V_{DD}	V
OSC1	V_{IH}	—	V_{DD}	V
Input Low Voltage All Inputs	V_{IL}	V_{SS}	0.3	V
Total Supply Current (no dc Loads, $t_{CYC}=5 \mu s$)				
RUN (measured during self-check, $V_{IL}=0.1$ V, $V_{IH}=V_{DD}-0.1$ V)	I_{DD}	—	1	mA
WAIT (See Note)	I_{DD}	—	0.5	mA
STOP (See Note)	I_{DD}	—	150	μA
I/O Ports Input Leakage PA0-PA7, PB0- PB7, PC0-PC7, PD0-PD7	I_{IL}	—	± 10	μA
Input Current RESET, \overline{IRQ} , TIMER, OSC1	I_{in}	—	± 1	μA
Capacitance Ports	C_{out}	—	12	pF
RESET, \overline{IRQ} , TIMER, OSC1	C_{in}	—	8	pF

DC ELECTRICAL CHARACTERISTICS ($V_{DD}=5$ Vdc $\pm 10\%$, $V_{SS}=0$ Vdc, $T_A=0^\circ$ to 70° C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{Load} \leq 10 \mu A$	V_{OL} V_{OH}	— $V_{DD}-0.1$	0.1 —	V V
Output High Voltage ($I_{Load} = -100 \mu A$) PB0-PB7, PC0-PC7	V_{OH}	2.4	—	V
($I_{Load} = -2$ mA) PA0-PA7, PD0-PD3	V_{OH}	2.4	—	V
($I_{Load} = -8$ mA) PD4-PD7	V_{OH}	2.4	—	V
Output Low Voltage ($I_{Load} = 800 \mu A$) All Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V_{OL}	—	0.4	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V_{IH}	$V_{DD}-2$	V_{DD}	V
TIMER, \overline{IRQ} , RESET, OSC1	V_{IH}	$V_{DD}-0.8$	V_{DD}	V
Input Low Voltage All Inputs	V_{IL}	V_{SS}	0.8	V
Total Supply Current ($C_L = 50$ pF on Ports, no dc Loads, $t_{CYC} = 1 \mu s$)				
RUN (measured during self-check, $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V)	I_{DD}	—	6	mA
WAIT (See Note)	I_{DD}	—	3	mA
STOP (See Note)	I_{DD}	—	250	μA
I/O Ports Input Leakage PA0-PA7, PB0- PB7, PC0-PC7, PD0-PD7	I_{IL}	—	± 10	μA
Input Current RESET, \overline{IRQ} , TIMER, OSC1	I_{in}	—	± 1	μA
Capacitance Ports	C_{out}	—	12	pF
RESET, \overline{IRQ} , TIMER, OSC1	C_{in}	—	8	pF

NOTE: Test conditions for I_{DD} are as follows:
All ports programmed as inputs
 $V_{IL} = 0.2$ V (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

$V_{IH} = V_{DD} - 0.2$ V for \overline{RESET} , \overline{IRQ} , TIMER
OSC1 input is a squarewave from 0.2 V to $V_{DD} - 0.2$ V
OSC2 output load = 20 pF (wait I_{DD} is affected linearly by the
OSC2 capacitance).

CDP6805G2

TABLE 1 — CONTROL TIMING

(V_{DD} = 5 Vdc ± 10%, V_{SS} = 0, T_A = 0° to 70°C, f_{osc} = 4 MHz)

Characteristics	Symbol	Min	Max	Unit
Crystal Oscillator Startup Time (Figure 5)	t _{OXOV}	—	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (Figure 6)	t _{ILCH}	—	100	ms
Timer Pulse Width (Figure 4)	t _{TH} , t _{TL}	0.5	—	t _{cyc}
Reset Pulse Width (Figure 5)	t _{RL}	1.5	—	t _{cyc}
Timer Period (Figure 4)	t _{TLTL}	1	—	t _{cyc}
Interrupt Pulse Width Low (Figure 15)	t _{ILIH}	1	—	t _{cyc}
Interrupt Pulse Period (Figure 15)	t _{ILIL}	*	—	t _{cyc}
OSC1 Pulse Width	t _{OH} , t _{OL}	100	—	ns
Cycle Time	t _{cyc}	1000	—	ns
Frequency of Operation	f _{osc}	—	4	MHz
Crystal	f _{osc}	DC	—	MHz
External Clock	f _{osc}	DC	—	MHz

*The minimum period t_{ILIL} should not be less than the number of t_{cyc} cycles it takes to execute the interrupt service routines plus 20 t_{cyc} cycles.





Fig. 4 - Timer relationships.



* INTERNAL TIMING SIGNAL AND BUS INFORMATION NOT AVAILABLE EXTERNALLY
 ** OSC1 LINE IS NOT MEANT TO REPRESENT FREQUENCY. IT IS ONLY USED TO REPRESENT TIME.

92CM-38103

Fig. 5 - Power-on RESET and RESET.

CDP6805G2




Fig. 6 - Stop recovery and power-on RESET.

FUNCTIONAL PIN DESCRIPTION

V_{DD} and V_{SS}

Power is supplied to the MCU using these two pins. V_{DD} is power and V_{SS} is ground.

IRQ (MASKABLE INTERRUPT REQUEST)

IRQ is mask option selectable with the choice of interrupt sensitivity being both level- and negative-edge or negative-edge only. The MCU completes the current instruction before it responds to the request. If IRQ is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the mask option is selected to include level sensitivity, then the IRQ input requires an external resistor to V_{DD} for "wire-OR" operation. See the Interrupt section for more detail.

RESET

The RESET input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Reset section for a detailed description.

TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to Timer section for a detailed description.

NUM - NON-USER MODE

This pin is intended for use in self-check only. User applications should connect this pin to ground through a 10 kΩ resistor.

OSC1, OSC2

The CDP6805G2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived by either a divide-by-two or divide-by-four of the external frequency (f_{OSC}). Both of these options are mask selectable.

RC - If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and f_{OSC} is shown in Figure 8.


CRYSTAL - The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{OSC} in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by V_{DD}. Refer to Control Timing Characteristics for limits. See Table 1.

EXTERNAL CLOCK - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. t_{QXOY} or t_{LCH} do not apply when using an external clock input.


CDP6805G2

	1 MHz	4 MHz	Units
R _S MAX	400	75	Ω
C ₀	5	7	pF
C ₁	0.008	0.012	μF
C _{OSC1}	15-40	15-30	pF
C _{OSC2}	15-30	15-25	pF
R _P	10	10	MΩ
Q	30	40	—

Crystal Parameters




Crystal Oscillator Connections




Equivalent Crystal Circuit

(a)



(b) RC Oscillator Connection



(c) External Clock Source Connections

Fig. 7 - Oscillator connections.




Fig. 8 - Frequency vs. resistance for RC oscillator option only.

CDP6805G2

PA0-PA7

These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

PC0-PC7

These eight lines comprise Port C. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

PD0-PD7

These eight lines comprise Port D. PD4-PD7 also are capable of driving LED's directly. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

INPUT/OUTPUT PROGRAMMING

Any port pin may be software programmed as an input or output by the state of the corresponding bit in the port Data Direction Register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic '1.' A pin is configured as an input if its corresponding DDR bit is cleared to a logic '0.' At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.




Fig. 9 - Typical port I/O circuitry.

TABLE 2 - I/O PIN FUNCTIONS

R/W	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

CDP6805G2

SELF-CHECK

The CDP6805G2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic 1 then executing a reset. After reset, five subroutines are called that execute the following tests:

- I/O—Functionally exercise port A, B, C, D
- RAM—Walking bit test
- ROM—Exclusive OR with odd 1's parity result
- Timer—Functionally exercise timer
- Interrupts—Functionally exercise external and timer interrupts

Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

RAM SELF-CHECK SUBROUTINE

Returns with the Z-bit clear if any error is detected; otherwise the Z-bit is set.

The RAM test must be called with the stack pointer at \$07F. When run, the test checks every RAM cell except for \$07F and \$07E which are assumed to contain the return address.

A and X are modified. All RAM locations except the top 2 are modified. (Enter at location \$1F80.)

ROM CHECKSUM SUBROUTINE

Returns with Z-bit cleared if any error was found, otherwise Z = 1. X = 0 on return, and A is zero if the test passed. RAM locations \$040-\$043 are overwritten. (Enter at location \$1F9B.)

TIMER TEST SUBROUTINE

Return with Z-bit cleared if any error was found; otherwise Z = 1.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask not set so the caller must protect himself from interrupts if necessary.

A and X register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$1FB5.)

MEMORY

The CDP6805G2 has a total address space of 8192 bytes of memory and I/O registers. The address space is shown in Figure 11.





Fig. 10 - Self-check circuit.

CDP6805G2

TABLE 3 — SELF-CHECK RESULTS

PD3	PD2	PD1	PD0	Remarks
1	0	1	0	Bad I/O
1	0	1	1	Bad Timer
1	1	0	0	Bad RAM
1	1	0	1	Bad ROM
1	1	1	0	Bad Interrupt or Request Flag
All Cycling				Good Part
All Others				Bad Part



*Reads of unused locations undefined.

Fig. 11 - Address map.

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The next 2096 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$007F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

REGISTERS

The CDP6805G2 contains five registers as shown in the programming model in Figure 12. The interrupt stacking order is shown in Figure 13.

ACCUMULATOR (A)

This accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

INDEX REGISTER (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the read/modify/write type of instructions and as a temporary storage register when not performing addressing operations.

PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

STACK POINTER (SP)

The stack pointer is a 13-bit register containing the address of the next free location on the stack. When accessing memory, the seven most-significant bits are permanently set to 0000001. These seven bits are appended to the six least-significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the





Fig. 12 - Programming Model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.

CDP6805G2

machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BITS (H) — The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) — When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and is processed when the I-bit is next cleared.

NEGATIVE (N) — Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical one).

ZERO (Z) — Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C) — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

RESETS

The CDP6805G2 has two reset modes: an active low external reset pin ($\overline{\text{RESET}}$) and a power-on reset function; refer to Figure 5.

RESET

The $\overline{\text{RESET}}$ input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the $\overline{\text{RESET}}$ pin must stay low for a minimum of one t_{CYC} . The $\overline{\text{RESET}}$ pin is provided with a Schmitt Trigger input to improve its noise immunity.

POWER-ON RESET

The power-on reset occurs when a positive transition is detected on V_{DD} . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a $1920 t_{\text{CYC}}$ delay from the time of the first oscillator operation. If the external $\overline{\text{RESET}}$ pin is low at the end of the $1920 t_{\text{CYC}}$ time out, the processor remains in the reset condition.

*Any current instruction including SWI.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit TCR7 is cleared to a "0."
- Timer control register interrupt mask bit TCR6 is set to a "1."
- All data direction register bits are cleared to a "0." All ports are defined as inputs.
- Stack pointer is set to \$007F.
- The internal address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to a "1."
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

INTERRUPTS

The CDP6805G2 may be interrupted by one of three different methods: either one of two maskable hardware interrupts (external input or timer) or a nonmaskable software interrupt (SWI). Systems often require that normal processing be interrupted so that some external event may be serviced.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 13.

Unlike $\overline{\text{RESET}}$, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

Note

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction and as such takes precedence over hardware interrupts only if the I bit is set (hardware interrupts masked). Refer to Figure 14 for the interrupt and instruction processing sequence.

Table 4 shows the execution priority of the $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$ and timer interrupts, and instructions (including the software interrupts, SWI). Two conditions are shown, one with the I bit set and the other with I bit clear; however, in either case $\overline{\text{RESET}}$ has the highest priority of execution. If the I bit is set as per Table 4(a), the second highest priority is assigned to any instruction including SWI. This is illustrated in Figure 14 which shows that the $\overline{\text{IRQ}}$ or Timer interrupts are not executed when the I bit is set. If the I bit is cleared as per Table 4(b), the priorities change in that the next instruction (SWI or other instruction) is not fetched until after the $\overline{\text{IRQ}}$ and Timer interrupts have been recognized (and serviced). Also, when the I bit is clear, if both $\overline{\text{IRQ}}$ and Timer interrupts are pending, the $\overline{\text{IRQ}}$ interrupt is always serviced before the Timer interrupt.




Fig. 14 - RESET and INTERRUPT processing flowchart.

TABLE 4 - INTERRUPT/INSTRUCTION EXECUTION PRIORITY AND VECTOR ADDRESS

(a) I Bit Set

Interrupt/Instruction	Priority	Vector Address
RESET	1	\$1FFE-\$1FFF
SWI (or Other Instruction)	2	\$1FC-\$1FD

NOTE: \overline{IRQ} and Timer Interrupts are not executed when the I bit is set; therefore, they are not shown.

(b) I Bit Clear

Interrupt/Instruction	Priority	Vector Address
RESET	1	\$1FFE-\$1FFF
\overline{IRQ}	2	\$1FA-\$1FB
Timer	3	\$1F8-\$1F9
		\$1F6-\$1F7*
SWI (or other Instruction)	4	\$1FC-\$1FD

* The Timer vector address from the WAIT mode is \$1F6-\$1F7.

CDP6805G2

Note

Processing is such that at the end of the current instruction execution, the I bit is tested and if set the next instruction (including SWI) is fetched. If the I bit is cleared, the hardware interrupt latches are tested, and if no hardware interrupt is pending, the program falls through and the next instruction is fetched.

TIMER INTERRUPT

If the timer interrupt mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 unless the processor is in a WAIT mode in which case the contents of \$1FF6 and \$1FF7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

EXTERNAL INTERRUPT

If the interrupt mask bit of the condition code register is cleared and the external interrupt pin (\overline{IRQ}) is low,

then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. Either a level- and edge-sensitive trigger (or edge-sensitive only) are available as mask options. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (\overline{IRQ}) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (t_{LIL}) is obtained by adding 20 instruction cycles (t_{cyc}) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 15. The second configuration shows many interrupt lines "wire-ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the \overline{IRQ} remains low, then the next interrupt is recognized.

SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 14 for interrupt and instruction processing flowchart.




Fig. 15 - External interrupt.

STOP

The STOP instruction places the CDP6805G2 in its lowest power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The timer prescaler is cleared. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.




Fig. 16 - Stop function flowchart.

WAIT

The WAIT instruction places the CDP6805G2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry

except the timer circuit; refer to Figure 17. Thus, all internal processing is halted; however, the timer continues to count normally.

During the Wait mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the Wait mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer Wait interrupt) is serviced since the MCU is no longer in the WAIT mode.

TIMER

The MCU timer contains a 8-bit software programmable counter with 7-bit software selectable prescaler. The counter may be present under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the timer control register (TRC), is set. Then, if the timer interrupt is not masked, i.e., bit 6 of the TCR and the I-bit in the condition code register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (or \$1FF6 and \$1FF7 if in the WAIT mode) in order to begin servicing.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If a read occurs before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6=1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all "0's" by the write operation into TCR when bit 3 of the written data equals 1. This allows for truncation-free counting.

The timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the Timer Control Register section.

TIMER INPUT MODE 1

If TCR4 and TCR5 are both programmed to a "0," the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.

CDP6805G2




Fig. 17 - Wait function flowchart.

TIMER INPUT MODE 2

With $TCR4=1$ and $TCR5=0$, the internal clock and the TIMER input pin are ANDed together to form the timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is ± 1 clock and, therefore, accuracy improves with longer input pulse widths.


TIMER INPUT MODE 3

If $TCR4=0$ and $TCR5=1$, then all inputs to the Timer are disabled.

TIMER INPUT MODE 4

If $TCR4=1$ and $TCR5=1$, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to $\$F0$.



NOTES:

1. Prescaler and 8-bit counter are clocked on the falling edge of the internal clock or external input.
2. Counter counts down continuously.

Fig. 18 - Timer block diagram.

Timer Control Register (TCR)

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

All bits in this register except bit 3 are Read/Write bits.

TCR7 — Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".

- 1 — Set whenever the counter decrements to zero, or under program control.
- 0 — Cleared on external reset, power-on reset, STOP instruction, or program control.

TCR6 — Timer interrupt mask bit: when this bit is a logic "1" it inhibits the timer interrupt to the processor.

- 1 — Set on external reset, power-on reset, STOP instruction, or program control.
- 0 — Cleared under program control.

TCR5 — External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 — Select external clock source.
- 0 — Select internal clock source (AS).

TCR4 — External enable bit: control bit used to enable the external timer pin. (Unaffected by RESET.)

- 1 — Enable external timer pin.
- 0 — Disable external timer pin.

TCR5 TCR4

0	0	Internal clock to Timer AND of internal clock and TIMER pin to Timer Inputs to Timer disabled TIMER pin to Timer
0	1	
1	0	
1	1	

Refer to Figure 18 for Logic Representation.

TCR3 — Timer Prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a "0". (Unaffected by RESET.)

TCR2, TCR1, TCR0 — Prescaler select bits: decoded to select one of eight taps on the prescaler. (Unaffected by RESET.)

Prescaler

TCR2	TCR1	TCR0	Result
0	0	0	+ 1
0	0	1	+ 2
0	1	0	+ 4
0	1	1	+ 8
1	0	0	+ 16
1	0	1	+ 32
1	1	0	+ 64
1	1	1	+ 128

CDP6805G2

INSTRUCTION SET

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 5.

READ/MODIFY/WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table 6.

BRANCH INSTRUCTIONS

Most branch instructions test the state of the Condition Code Register and if certain criteria are met, a branch is executed. This adds an offset between +128 and -127 to the current program counter. Refer to Table 7.

BIT MANIPULATION INSTRUCTIONS

The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDR's, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 8 for instruction cycle timing.

CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 9 for instruction cycle timing.

ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 11.

OPCODE MAP

Table 10 is an opcode map for the instructions used on the MCU.

ADDRESSING MODES

The MCU uses ten different addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short

and long absolute addressing is also included. One and two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 11 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 10.

The term "Effective Address" (EA) is used in describing the various addressing modes, which is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes.

INHERENT

In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC - PC + 2$$

DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC - PC + 2$$

$$\text{Address Bus High} - 0; \text{Address Bus Low} - (PC + 1)$$

EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three byte instruction.

$$EA = (PC + 1); (PC + 2); PC - PC + 3$$

$$\text{Address Bus High} - (PC + 1); \text{Address Bus Low} - (PC + 2)$$

INDEXED, NO-OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long and therefore are more efficient. This mode is used to move a pointer through a table or to address a frequency referenced RAM or I/O location.

$$EA = X; PC - PC + 1$$

$$\text{Address Bus High} - 0; \text{Address Bus Low} - X$$

CDP6805G2

INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register. The operand is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the m-th element in an n element table. All instructions are two bytes. The contents of the index register (X) is not changed. The contents of (PC + 1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = X + (PC + 1); PC - PC + 2$$

Address Bus High ← K; Address Bus Low ← X + (PC + 1)
Where: K = The carry from the addition of X + (PC + 1)

INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM).

$$EA = X + [(PC + 1):(PC + 2)]; PC - PC + 3$$

Address Bus High ← (PC + 1) + K;

Address Bus Low ← X + (PC + 2)

Where: K = The carry from the addition of X + (PC + 2)

RELATIVE

Relative addressing is only used in branch instructions. In relative addressing the contents of the 8-bit signed byte following the opcode (the offset) is

added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

BIT SET/CLEAR

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the second to address the byte which contains the bit of interest.

$$EA = (PC + 1); PC - PC + 2$$

Address Bus High ← 0; Address Bus Low ← (PC + 1)

BIT TEST AND BRANCH

Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$EA1 = (PC + 1)$$

Address Bus High ← 0; Address Bus Low ← (PC + 1)

EA2 = PC + 3 + (PC + 2); PC ← EA2 if branch taken;
otherwise PC ← PC + 3

TABLE 5 -
REGISTER/MEMORY INSTRUCTIONS

		Addressing Modes																	
		Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	—	—	—	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	—	—	—	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

TABLE 6 -
READ/MODIFY/WRITE INSTRUCTIONS

		Addressing Modes														
		Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5

TABLE 7 - BRANCH INSTRUCTIONS

Function	Mnemonic	Relative Addressing Mode		
		Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	3
Branch IFF Higher	BHI	22	2	3
Branch IFF Lower or Same	BLS	23	2	3
Branch IFF Carry Clear	BCC	24	2	3
(Branch IFF Higher or Same)	(BHS)	24	2	3
Branch IFF Carry Set	BCS	25	2	3
(Branch IFF Lower)	(BLO)	25	2	3
Branch IFF Not Equal	BNE	26	2	3
Branch IFF Equal	BEQ	27	2	3
Branch IFF Half Carry Clear	BHCC	28	2	3
Branch IFF Half Carry Set	BHCS	29	2	3
Branch IFF Plus	BPL	2A	2	3
Branch IFF Minus	BMI	2B	2	3
Branch IFF Interrupt Mask Bit is Clear	BMC	2C	2	3
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3
Branch IFF Interrupt Line is Low	BIL	2E	2	3
Branch IFF Interrupt Line is High	BIH	2F	2	3
Branch to Subroutine	BSR	AD	2	6

TABLE 8 - BIT MANIPULATION INSTRUCTIONS

Function	Mnemonic	Addressing Modes					
		Bit Set/Clear			Bit Test and Branch		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is Set	BRSET n (n=0...7)	—	—	—	2•n	3	5
Branch IFF Bit n is Clear	BRCLR n (n=0...7)	—	—	—	01 + 2•n	3	5
Set Bit n	BSET n (n=0...7)	10 + 2•n	2	5	—	—	—
Clear Bit n	BCLR n (n=0...7)	11 + 2•n	2	5	—	—	—

TABLE 9 - CONTROL INSTRUCTIONS

Function	Mnemonic	Inherent		
		Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2

TABLE 10 - INSTRUCTION SET OPCODE MAP

		Bit Manipulation		Branch	Read/Modify/Write					Control		Register/Memory							
		BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	IX	Hi
Low	Hi	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1111	Low
0	0000	BRSET0 BTB	BSET0 BSC	BRA REL	NEG DIR	NEG INH	NEG INH	NEG IX1	NEG IX	RTI INH		SUB IMM	SUB DIR	SUB EXT	SUB IX2	SUB IX1	SUB IX	SUB IX	0 0000
1	0001	BRCLR0 BTB	BCLR0 BSC	BRN REL						RTS INH		CMP IMM	CMP DIR	CMP EXT	CMP IX2	CMP IX1	CMP IX	CMP IX	1 0001
2	0010	BRSET1 BTB	BSET1 BSC	BHI REL								SBC IMM	SBC DIR	SBC EXT	SBC IX2	SBC IX1	SBC IX	SBC IX	2 0010
3	0011	BRCLR1 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA INH	COMX INH	COM IX1	COM IX	SWI INH		CPX IMM	CPX DIR	CPX EXT	CPX IX2	CPX IX1	CPX IX	CPX IX	3 0011
4	0100	BRSET2 BTB	BSET2 BSC	BCC REL	LSR DIR	LSRA INH	LSRX INH	LSR IX1	LSR IX			AND IMM	AND DIR	AND EXT	AND IX2	AND IX1	AND IX	AND IX	4 0100
5	0101	BRCLR2 BTB	BCLR2 BSC	BCS REL								BIT IMM	BIT DIR	BIT EXT	BIT IX2	BIT IX1	BIT IX	BIT IX	5 0101
6	0110	BRSET3 BTB	BSET3 BSC	BNE REL	ROR DIR	RORA INH	RORX INH	ROR IX1	ROR IX			LDA IMM	LDA DIR	LDA EXT	LDA IX2	LDA IX1	LDA IX	LDA IX	6 0110
7	0111	BRCLR3 BTB	BCLR3 BSC	BEQ REL	ASR DIR	ASRA INH	ASRX INH	ASR IX1	ASR IX	TAX INH		STA DIR	STA EXT	STA IX2	STA IX1	STA IX	STA IX	STA IX	7 0111
8	1000	BRSET4 BTB	BSET4 BSC	BHCC REL	LSL DIR	LSLA INH	LSLX INH	LSL IX1	LSL IX	CLC INH		EOR IMM	EOR DIR	EOR EXT	EOR IX2	EOR IX1	EOR IX	EOR IX	8 1000
9	1001	BRCLR4 BTB	BCLR4 BSC	BHCS REL	ROL DIR	ROLA INH	ROLX INH	ROL IX1	ROL IX	SEC INH		ADC IMM	ADC DIR	ADC EXT	ADC IX2	ADC IX1	ADC IX	ADC IX	9 1001
A	1010	BRSET5 BTB	BSET5 BSC	BPL REL	DEC DIR	DECA INH	DECX INH	DEC IX1	DEC IX	CLI INH		ORA IMM	ORA DIR	ORA EXT	ORA IX2	ORA IX1	ORA IX	ORA IX	A 1010
B	1011	BRCLR5 BTB	BCLR5 BSC	BMI REL						SEI INH		ADD IMM	ADD DIR	ADD EXT	ADD IX2	ADD IX1	ADD IX	ADD IX	B 1011
C	1100	BRSET6 BTB	BSET6 BSC	BMC REL	INC DIR	INCA INH	INCX INH	INC IX1	INC IX	RSP INH		JMP DIR	JMP EXT	JMP IX2	JMP IX1	JMP IX	JMP IX	JMP IX	C 1100
D	1101	BRCLR6 BTB	BCLR6 BSC	BMS REL	TST DIR	TSTA INH	TSTX INH	TST IX1	TST IX	NOP INH		BSR REL	JSR DIR	JSR EXT	JSR IX2	JSR IX1	JSR IX	JSR IX	D 1101
E	1110	BRSET7 BTB	BSET7 BSC	BIL REL						STOP INH		LDX IMM	LDX DIR	LDX EXT	LDX IX2	LDX IX1	LDX IX	LDX IX	E 1110
F	1111	BRCLR7 BTB	BCLR7 BSC	BIH REL	CLR DIR	CLRA INH	CLR INH	CLR IX1	CLR IX	WAIT INH	TXA INH		STX DIR	STX EXT	STX IX2	STX IX1	STX IX	STX IX	F 1111

Abbreviations for Address Modes

- INH Inherent
- IMM Immediate
- DIR Direct
- EXT Extended
- REL Relative
- BSC Bit Set/Clear
- BTB Bit Test and Branch
- IX Indexed (No Offset)
- IX1 Indexed, 1 Byte (8-Bit) Offset
- IX2 Indexed, 2 Byte (16-Bit) Offset

LEGEND




TABLE 11 - INSTRUCTION SET

Mnemonic	Addressing Modes									Condition Codes					
	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/Clear	Bit Test & Branch	H	I	N	Z	C
ADC		X	X	X		X	X	X			Λ	●	Λ	Λ	Λ
ADD		X	X	X		X	X	X			Λ	●	Λ	Λ	Λ
AND		X	X	X		X	X	X			●	●	Λ	Λ	●
ASL	X		X			X	X				●	●	Λ	Λ	Λ
ASR	X		X			X	X				●	●	Λ	Λ	Λ
BCC					X						●	●	●	●	●
BCLR									X		●	●	●	●	●
BCS					X						●	●	●	●	●
BEQ					X						●	●	●	●	●
BHCC					X						●	●	●	●	●
BHCS					X						●	●	●	●	●
BHI					X						●	●	●	●	●
BHS					X						●	●	●	●	●
BIH					X						●	●	●	●	●
BIL					X						●	●	●	●	●
BIT		X	X	X		X	X	X			●	●	Λ	Λ	●
BLO					X						●	●	●	●	●
BLS					X						●	●	●	●	●
BMC					X						●	●	●	●	●
BMI					X						●	●	●	●	●
BMS					X						●	●	●	●	●
BNE					X						●	●	●	●	●
BPL					X						●	●	●	●	●
BRA					X						●	●	●	●	●
BRN					X						●	●	●	●	●
BRCLR										X	●	●	●	●	Λ
BRSET										X	●	●	●	●	Λ
BSET									X		●	●	●	●	●
BSR					X						●	●	●	●	●
CLC	X										●	●	●	●	0
CLI	X										●	0	●	●	●
CLR	X		X			X	X				●	●	0	1	●
CMP		X	X	X		X	X	X			●	●	Λ	Λ	Λ
COM	X		X			X	X				●	●	Λ	Λ	1
CPX		X	X	X		X	X	X			●	●	Λ	Λ	Λ
DEC	X		X			X	X				●	●	Λ	Λ	●
EOR		X	X	X		X	X	X			●	●	Λ	Λ	●
INC	X		X			X	X				●	●	Λ	Λ	●
JMP			X	X		X	X	X			●	●	●	●	●
JSR			X	X		X	X	X			●	●	●	●	●
LDA		X	X	X		X	X	X			●	●	Λ	Λ	●
LDX		X	X	X		X	X	X			●	●	Λ	Λ	●
LSL	X		X			X	X				●	●	Λ	Λ	Λ
LSR	X		X			X	X				●	●	0	Λ	Λ
NEG	X		X			X	X				●	●	Λ	Λ	Λ
NOP	X										●	●	●	●	●
ORA		X	X	X		X	X	X			●	●	Λ	Λ	●
ROL	X		X			X	X				●	●	Λ	Λ	Λ
ROR	X		X			X	X				●	●	Λ	Λ	Λ
RSP	X										●	●	●	●	●
RTI	X										?	?	?	?	?
RTS	X										●	●	●	●	●
SBC		X	X	X		X	X	X			●	●	Λ	Λ	Λ
SEC	X										●	●	●	●	1
SEI	X										●	1	●	●	●
STA			X	X		X	X	X			●	●	Λ	Λ	●
STOP	X										●	0	●	●	●
STX			X	X		X	X	X			●	●	Λ	Λ	●
SUB		X	X	X		X	X	X			●	●	Λ	Λ	Λ
SWI	X										●	1	●	●	●
TAX	X										●	●	●	●	●
TST	X		X			X	X				●	●	Λ	Λ	●
TXA	X										●	●	●	●	●
WAIT	X										●	0	●	●	●

Condition Code Symbols

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero
- C Carry/Borrow
- Λ Test and Set if True Cleared Otherwise
- Not Affected
- ? Load CC Register From Stack
- 0 Cleared
- 1 Set

CDP6805G2**CDP6805 FAMILY**

	CDP68HC05C4	CDP68HC05D2	CDP6805E2	CDP6805E3	CDP6805F2	CDP6805G2
Technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Number of Pins	40	40	40	40	28	40
On Chip RAM (Bytes)	176	96	112	112	64	112
On-Chip User ROM (Bytes)	4K	2K	None	None	1K	2K
External Bus	None	None	Yes	Yes	None	None
Bidirectional I/O Lines	28	28	16	13	16	32
Unidirectional I/O Lines	3	3	None	None	4 Inputs	None
Other I/O Features	Timer, SPI, SCI	Timer, SPI	Timer	Timer	Timer	Timer
External Interrupt Inputs	1	1	1	1	1	1
STOP and WAIT	Yes	Yes	Yes	Yes	Yes	Yes

CDP6805G2

DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Computer-Card Deck**—use standard 80-column computer punch cards.
2. **Floppy Diskette**—diskette information must be generated on an RCA CDP1800-series microprocessor development system.

3. **Master Device**—a ROM, PROM, EPROM or CDP6805G2 that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

Computer-Card Method

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

TITLE CARD

Column No.	Data
1	Punch T
2-5	leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	leave blank
59-63	RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	leave blank
65-71	RCA device type, without CDP68 prefix, e.g. 05G2
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis)
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number; the first deck should be numbered 01

OPTION CARD

Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type.

Column No.	Data
1-6	Punch the word OPTION
7	leave blank
8-17	RCA device type, including CDP68 prefix, e.g. CDP6805G2
18-27	leave blank
28-30	Punch P or N per ROM Information Sheet
31-78	leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

DATA-FORMAT CARD

The data-format card specifies the form in which the data is to be entered into ROM.


Column No.	Data
1-11	Punch the words DATA FORMAT
12	leave blank
13-15	Punch the letters HEX
16	leave blank
17-19	Punch POS
20-78	leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

CDP6805G2

Master-Device Method

EPROMs — 2716 EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Fill out Customer Information of ROM Information Sheet. The EPROMs must be clearly marked to indicate which EPROM corresponds to which address mapping. Note that the first 128 (0000-007F) bytes of EPROM 1 correspond to the CDP6805G2 internal RAM and I/O

ports and will be ignored when generating ROM masks. Only the first 176 (0000-00AF) bytes of EPROM 2 represent user ROM in the CDP6805G2 and all other locations are ignored. EPROM 3 may be replaced by filling out vector list on ROM Information Sheet since there are only 10 bytes. After the EPROMs are marked they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.



XXX = Customer ID

Fig. A-1 - EPROM marking.

OPTION LIST	ROM INFORMATION SHEET
<p>Select the options for your MCU from the following list. A manufacturing mask will be generated from this information. Select one in each section.</p>	
<p>Internal Oscillator Input</p> <p><input type="checkbox"/> Crystal</p> <p><input type="checkbox"/> Resistor</p> <p>Internal Divide</p> <p><input type="checkbox"/> ÷ 4</p> <p><input type="checkbox"/> ÷ 2</p> <p>Interrupt</p> <p><input type="checkbox"/> Edge-Sensitive</p> <p><input type="checkbox"/> Level- and Edge-Sensitive</p>	<p>Column 28 of Option Card</p> <p>0 or N</p> <p>1 or P</p> <p>Column 29 of Option Card</p> <p>0 or N</p> <p>1 or P</p> <p>Column 30 of Option Card</p> <p>0 or N</p> <p>1 or P</p>
<p>VECTOR LIST</p> <p>Timer Interrupt from Wait State Only _____</p> <p>Timer Interrupt _____</p> <p>External Interrupt _____</p> <p>SWI _____</p> <p>RESET _____</p>	
<p>CUSTOMER INFORMATION</p> <p>Customer Name _____</p> <p>Address _____</p> <p>City _____ State _____ Zip _____</p> <p>Phone () _____ Extension _____</p> <p>Contact Ms./Mr. _____</p> <p>Customer Part No. _____</p>	
<p>PATTERN MEDIA</p> <p><input type="checkbox"/> 6805G2</p> <p><input type="checkbox"/> EPROM</p> <p><input type="checkbox"/> Card Deck</p> <p><input type="checkbox"/> Other*</p> <p>*Other media require factory approval.</p> <p>Signature _____</p> <p>Title _____</p>	

CMOS Peripherals

Technical Data

4

RCA presently has 35 CMOS peripherals which represent the industry's largest number of CMOS peripherals with the broadest range of functions. Most of these devices can interface with 8-bit CMOS or NMOS micros with either multiplexed or non-multiplexed bus structures. There are many that can be interfaced directly without the need for additional "glue parts". The chart on the following page shows a listing of RCA CMOS peripherals and how they can be mixed and matched to bus structures other than the RCA CDP1800-series Micros.

RCA CMOS peripherals provide significant advantages in the requirements for space, weight, power, cost, and cooling when compared to typical NMOS microcomputer systems.

RCA CMOS Peripherals


Can be used with CMOS and NMOS Processors

RCA I/O TYPE	DESCRIPTION AND FUNCTION	MICROPROCESSOR BUS						INPUT LEVELS	FANOUT ₂ (TTL LOADS)
		RCA	MULTIPLEXED			NON-MULTIPLEXED			
			MOTEL BUS		NSC800	Z80	6500		
			MOTOROLA	INTEL					
1802A 1804A	6805	8048 8051 80C48 80C51 8049 8085 80C49 80C85 8088	NSC800	Z80	6502 65C02				
I/O PORTS									
CDP1851	PROGRAMMABLE I/O PORT	YES	NOTE 1	NOTE 1	NOTE 1	YES	YES	CMOS	1
CDP1852	BYTE-WIDE I/O PORT	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1872	8-BIT INPUT PORT	YES	YES	YES	YES	YES	YES	CMOS	3
CDP1874	8-BIT INPUT PORT	YES	YES	YES	YES	YES	YES	CMOS	3
CDP1875	8-BIT INPUT PORT	YES	YES	YES	YES	YES	YES	CMOS	3
CDP6823	PARALLEL INTERFACE (MOTEL BUS)	NO	YES	YES	YES	NO	NO	CMOS	1
MEMORY I/O DECODERS									
CDP1853	N-BIT 1 OF 8 DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1858	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1859	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1866	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1867	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1868	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1873	1 OF 8 BINARY DECODER	YES	YES	YES	YES	YES	YES	CMOS	3
CDP1881	6-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1882	6-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1883	7-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1
SERIAL I/O									
CDP1854A	UART	YES	YES	YES	YES	YES	YES	CMOS	1
CDP6402	UART	YES	YES	YES	YES	YES	YES	CMOS	1
CDP65C51	UART (WITH BAUD RATE GEN.)	YES	USE 6853	USE 6853	USE 6853	YES	YES	TTL	1
CDP6853	UART (MOTEL BUS), WITH BAUD RATE GEN.	USE 65C51	YES	YES	YES	USE 65C51	USE 65C51	TTL	1
MULTIPLY/ DIVIDE									
CDP1855	8-BIT PROGRAMMABLE MDU	YES	NOTE 1	NOTE 1	NOTE 1	NOTE 1	NOTE 1	CMOS	1
BUFFERS									
CDP1856	4-BIT BUS BUFFER SEPARATOR	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1857	4-BIT BUS BUFFER SEPARATOR	YES	YES	YES	YES	YES	YES	CMOS	1
VIDEO CONTROL									
CDP1869	VIDEO INTERFACE SYSTEM (VIS)	YES	NO	NO	NO	NO	NO	CMOS	
CDP1870	VIDEO INTERFACE SYSTEM (VIS)	YES	NO	NO	NO	NO	NO	CMOS	
CDP1876	VIDEO INTERFACE SYSTEM (VIS)	YES	NO	NO	NO	NO	NO	CMOS	
KEYBOARD INTERFACE									
CDP1871A	KEYBOARD ENCODER	YES	YES	YES	YES	YES	YES	CMOS	
TIMER FUNCTIONS									
CDP1863	8-BIT PROG. FREQ. GEN.	YES	YES	YES	YES	YES	YES	CMOS	1
CDP1878	DUAL COUNTER-TIMER	YES	USE 6848	USE 6848	USE 6848	YES	YES	CMOS	1
CDP1879	REAL TIME CLOCK	YES	USE 6818	USE 6818	USE 6818	YES	YES	CMOS	1
CDP6818	REAL TIME CLOCK/RAM (MOTEL BUS)	NOTE 1	YES	YES	YES	NOTE 1	NOTE 1	CMOS	1
CDP6848	DUAL COUNTER-TIMER	USE 1878	YES	YES	YES	USE 1878	USE 1878	CMOS	1
CDP68HC68T1	SERIAL REAL-TIME CLOCK/RAM	YES	YES	YES	YES	YES	YES	CMOS	1
A/D CONVERTER									
CDP68HC68A1	SERIAL 8-CHANNEL A/D CONVERTER	YES	YES	YES	YES	YES	YES	CMOS	1
INTERRUPT CONTROL									
CDP1877	PROGRAMMABLE INTERRUPT CONTROLLER (PIC)	YES	NO	NO	NO	NO	NO	CMOS	1

NOTES: 1. Yes but requires additional "glue parts". 2. 1 TTL load, I.E. $\leq 0.4V$ at 1.6mA.

CDP1851, CDP1851C

CMOS Programmable I/O Interface



- Features:**
- 20 Programmable I/O Lines
 - Programmable for Operation in Four Modes:
 - Input
 - Output
 - Bidirectional
 - Bit-programmable
 - Operates in Either I/O or Memory Space

The RCA CDP1851 and CDP1851C are CMOS programmable two-port I/Os designed for use as general-purpose I/O devices. They are directly compatible with CDP1800 series microprocessors functioning at maximum clock frequency. Each port can be programmed in either byte-I/O or bit-programmable modes for interfacing with peripheral devices such as printers and keyboards.

Both ports A and B can be separately programmed to be 8 bit input or output ports with handshaking control lines, RDY and STROBE. Only port A can be programmed to be a bidirectional port. This configuration provides a means for communicating with a peripheral device or microprocessor system on a single 8 bit bus for both transmitting and receiving data. Handshaking signals are provided to maintain proper bus access control. Port A handshaking

lines are used for input control and port B handshaking lines are used for output; therefore port B must be in the bit-programmable mode where handshaking is not used.

Ports A and B can be separately bit programmed so that each individual line can be designated as an input or output line. The handshaking lines may also be individually programmed as input or output when port A is not in bidirectional mode.

The CDP1851 has a supply-voltage range of 4 to 10.5 V, and the CDP1851C has a range of 4 to 6.5 V. Both types are supplied in 40-lead dual-in-line plastic (E suffix) or hermetic ceramic (D suffix) packages. The CDP1851C is also available in chip form (H suffix).

CDP1851 Programming Modes

Mode	(8) Port A Data Pins	(2) Port A Handshaking Pins	(8) Port B Data Pins	(2) Port B Handshaking Pins
Input	Accept input data	READY, STROBE	Accept input data	READY, STROBE
Output	Output data	READY, STROBE	Output data	READY, STROBE
Bidirectional (Port A only)	Transfer input/ output data	Input handshaking for Port A	Must be previously set to bit-programmable mode	Output handshaking for Port A
Bit- Programmable	Programmed individually as inputs or outputs	Programmed individually as inputs or outputs	Programmed individually as inputs or outputs	Programmed individually as inputs or outputs

CDP1851, CDP1851C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
(Voltage referenced to V_{SS} Terminal)

CDP1851 -0.5 to +11 V
CDP1851C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5$ V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to 100°C (PACKAGE TYPE D) 500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Type) 40 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D, H -55 to $+125^\circ\text{C}$
PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

OPERATING CONDITIONS at $T_A = \text{Full Package-Temperature Range}$. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1851		CDP1851C		
	MIN.	MAX.	MIN.	MAX.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	




Fig. 1 - Functional diagram for CDP1851 and CDP1851C.

CDP1851, CDP1851C

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1851			CDP1851C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I_{DD}	—	0, 5	5	—	0.01	50	—	0.02	200	μA
	—	0, 10	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current I_{OL}	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0, 10	10	2.6	5.2	—	—	—	—	
Output High Drive (Source) Current I_{OH}	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0, 10	10	-2.6	-5.2	—	—	—	—	
Output Voltage Low-Level $V_{OL}\ddagger$	—	0, 5	5	—	0	0.1	—	0	0.1	V
	—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High Level $V_{OH}\ddagger$	—	0, 5	5	4.9	5	—	4.9	5	—	
	—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage V_{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage V_{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Input Leakage Current I_{IN}	Any Input	0, 5	5	—	—	± 1	—	—	± 1	μA
		0, 10	10	—	—	± 2	—	—	—	
3-State Output, Leakage Current I_{OUT}	0, 5	0, 5	5	—	—	± 1	—	—	± 1	μA
	0, 10	0, 10	10	—	—	± 1	—	—	—	
Operating Current $I_{DD1}\Delta$	—	0, 5	5	—	1.5	3	—	1.5	3	mA
	—	0, 10	10	—	6	12	—	—	—	
Input Capacitance C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C_{OUT}	—	—	—	—	10	15	—	10	15	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

$\ddagger I_{OL} = I_{OH} = 1 \mu\text{A}$.

Δ Operating current is measured at 200 kHz for $V_{DD} = 5\text{V}$ and 400 kHz for $V_{DD} = 10\text{V}$, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

FUNCTIONAL DESCRIPTION

The CDP1851 has four modes of operation: input, output, bidirectional, and bit-programmable. Port A is programmable in all modes; port B is programmable in all but the bidirectional mode. A control byte must be loaded into the control register to program the ports. In the input and output modes, each port has two handshaking signals, STROBE and RDY. In the bidirectional mode, port A has four handshaking signals: A RDY and A STROBE for input, B RDY and B STROBE for output. If port A is programmed in the bidirectional mode, port B must be programmed in the bit-programmable mode. Each terminal of port A or B may be individually programmed for input or output in the bit-programmable mode. Since handshaking is not used in this mode, the RDY and STROBE lines may also be used for bit-programming if port A is not in the bidirectional mode.

Input Mode

When a peripheral device has data to input, it sends a

STROBE pulse to the PIO. The leading edge of this pulse clears the RDY line, inhibiting further transmission from the peripheral. The trailing edge of the STROBE pulse latches the data into the PIO buffer register and also activates the INT line to signal the CPU to read this data. The INT pin can be wired to the INT pin of the CPU or the EF lines for polling. The CPU then executes an input or a load instruction, depending on the mapping technique used. In either case the proper code must be asserted on the RAO, RA1, and CS lines to read the buffer register (see Table VI).

The INT line is deactivated on the leading edge of TPB. The trailing edge of TPB sets the RDY line to signal the peripheral that the port is ready to be loaded with new data. If RDY is low when the input mode is entered (i.e. after a reset), a "dummy" read must be done to set RDY high and signal the peripheral device that the port is ready to be loaded.

CDP1851, CDP1851C

FUNCTIONAL DESCRIPTION (Cont'd)

Output Mode

A peripheral STROBE pulse sent to the PIO generates an interrupt to signal the CPU that the peripheral device is ready for data. The CPU executes the proper output or store instruction. Data are then read from memory and placed on the bus. The data are latched into the port buffer at the end of the window when $RE/\overline{WE} = 0$ and $WR/\overline{RE} = 1$. The RDY line is also set at this time, indicating to the peripheral that there is data in the port buffer. The \overline{INT} line is deactivated at the beginning of the window. After the peripheral reads valid port data, it can send another STROBE pulse, clearing the RDY line and activating the \overline{INT} line as in the input mode.


Bidirectional Mode

This mode programs port A or port B to function as both an input and output port. The bidirectional feature allows the peripheral to control port direction by using both sets of handshake signals. The port A handshaking pins are used to control input data from peripheral to PIO, while the port B handshaking pins are used to control output data from PIO to peripheral. Data are transferred in the same manner as the input and output modes. Since $\overline{A INT}$ is used for both

input and output, the status register must be read to determine what condition caused $\overline{A INT}$ to be activated (see Table V).

Bit—Programmable Mode

This mode allows individual bits of port A or port B to be programmed as inputs or outputs. To output data to bits programmed as outputs, the CPU loads a data byte into the 8 bit port as in the output mode (no handshaking). Only bits programmed for outputs latch this data. Data must be stable when reading from bits programmed as inputs, since the input bits do not latch. When the CDP1851 inputs data to the CPU the CPU also reads the output bits latched during the last output cycle. The RDY and STROBE lines may be used for I/O by using the STROBE/RDY I/O control byte in table II. An additional feature available in the bit-programmable mode is the ability to generate interrupts based on input/output byte combinations. These interrupts can be programmed to occur on logic conditions (AND, OR, NAND, and NOR) generated by the eight I/O lines of each port (The STROBE and RDY lines cannot generate interrupts).



92CM-31924

Fig. 2 - Memory space I/O. This configuration allows up to four CDP1851s to occupy memory space 8XXX with no additional hardware (A4 - A5 and A6 - A7 are used as RA0 and RA1 on the third and fourth PIO's).

CDP1851, CDP1851C

PROGRAMMING

1. Initialization and Controls

The CDP1851 PIO must be cleared by a low on the CLEAR input during power-on to set it for programming. Once programmed, modes can be changed without clearing except when exiting the bit-programmable mode. A low on the CLEAR input sets both ports to the input modes, disables interrupts, unmask all bit-programmed interrupt bits, and resets the status register, A RDY, and B RDY.

2. Mode Setting


The control register must be sequentially loaded with the appropriate mode set control bytes in order as shown in table I (i.e. input mode then output mode, etc.). Port A is set with the SET A bit = 1 and port B is set with the SET B bit = 1. If a port is set to the bit-programmable mode, the bit-programming control byte from table II must be loaded. A bit is programmed for output with the I/O bit = 1 and for input with the I/O bit = 0. The STROBE and RDY lines may be programmed for input or output with the STROBE/RDY control byte of

table II. Input data on the STROBE and RDY lines is detected by reading the status register. When using the STROBE or RDY lines for output, the control byte must be loaded every time output data is to be changed. To program logical conditions that will generate an interrupt, the interrupt control byte of table III must be loaded. An interrupt mask of the eight I/O lines may be loaded next, if bit D4 (mask follows) of the interrupt control byte = 1. The I/O lines are masked if the corresponding bit of the interrupt mask register is 1, otherwise it is monitored. Any combination of masked bits are permissible, except all bits masked (mask = FF).

3. INT Enable/Disable

To enable or disable the INT line in all modes, the interrupt ENABLE/DISABLE byte must be loaded (see Table IV). Interrupts can also be detected by reading the status register see table V. All interrupts should be disabled when programming or false interrupts may occur. The INT outputs are open drain NMOS devices that allow wired ORing (use 10K pull-up registers).

A FLOW CHART GUIDE TO CDP1851 MODE PROGRAMMING



CDP1851, CDP1851C

TABLE I [RA1=0, RA0=1]

MODE SET *	7	6	5	4	3	2	1	0
Input	0	0	X	Set B	Set A	X	1	1
Output	0	1	X	Set B	Set A	X	1	1
Bit-Programmable	1	1	X	Set B	Set A	X	1	1
Bidirectional	1	0	X	X	Set A	X	1	1

* Modes should be set in order as shown in Table I

If either port is set for bit-programmable mode, the two following control bytes should immediately follow:

TABLE II [RA1=0, RA0=1]

Bit-Programming	7	6	5	4	3	2	1	0
	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
STROBE/RDY I/O Control Δ	D7	D6	D5	D4	D3	D2	D1	D0

Δ Output = 1 Δ Input = 0

(D0) = 0

(D1) 0 = Port A, 1 = Port B

(D2) 0 = No change to RDY line function, 1 = Change per bit (D6)

(D3) 0 = No change to STROBE line function, 1 = Change per bit (D7)

(D4) RDY line output data (D6 must equal 1 when outputting data)

(D5) STROBE line output data (D7 must equal 1 when outputting data)

(D6) RDY line used as:

Output = 1

Input = 0

(D7) STROBE line used as:

Output = 1

Input = 0

If interrupts will be used for either bit-programmed port, the following control bytes should be loaded:

TABLE III [RA1=0, RA0=1]

INTERRUPT CONTROL	7	6	5	4	3	2	1	0
Logical Conditions and Mask	0	D6	D5	D4	D3	1	0	1

(D3) 0 = Port A, 1 = Port B

(D4) 0 = No change in mask, 1 = Mask follows (See TABLE IIIa)

(D5) (D6) 0, 0 = NAND; 1, 0 = OR; 0, 1 = NOR; 1, 1 = AND

TABLE IIIa [RA1=0, RA0=1]

INTERRUPT CONTROL	7	6	5	4	3	2	1	0
Mask Register (If D4 = 1)	B7 Mask	B6 Mask	B5 Mask	B4 Mask	B3 Mask	B2 Mask	B1 Mask	B0 Mask

If Bn Mask = 1 then mask Bit (for n = 0 to 7)

CDP1851, CDP1851C

TABLE IV [RA1=0, RA0=1]

	7	6	5	4	3	2	1	0
Interrupt Enable/Disable	$\overline{\text{INT}}$ Enable	X	X	X	A/B	0	0	1

$\overline{\text{INT}}$ Enable = 1, $\overline{\text{INT}}$ Enabled
 = 0, $\overline{\text{INT}}$ Disabled

A/B = 0, Port A
 = 1, Port B

TABLE V [RA1=0, RA0=1]

Status Register	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0

(D0) $\overline{\text{B INT}}$ status (1 means set)	} All Modes	(D4) A RDY input data	} Bit-Programmable Mode
(D1) $\overline{\text{A INT}}$ status (1 means set)		(D5) A STROBE input data	
(D2) 1 = $\overline{\text{A INT}}$ was caused by A STROBE	} Bidirectional Mode Only	(D6) B RDY input data	
(D3) 1 = $\overline{\text{A INT}}$ was caused by B STROBE		(D7) B STROBE input data	

TABLE VI — CPU CONTROLS

CS *	RA1	RA0	RD/ $\overline{\text{WE}}$	WR/ $\overline{\text{RE}}$	Action
0	X	X	X	X	No-op bus 3-stated
X	0	0	X	X	No-op bus 3-stated
X	X	X	0	0	No-op bus 3-stated
X	X	X	1	1	No-op bus 3-stated
X	X	X	1	1	No-op bus 3-stated
1	0	1	1	0	Read * status register
1	0	1	0	1	Load control register
1	1	0	1	0	Read * port A
1	1	0	0	1	Load port A
1	1	1	1	0	Read * port B
1	1	1	0	1	Load port B

* Read = RD/ $\overline{\text{WE}}$ = 1 and WR/ $\overline{\text{RE}}$ = 0 is latched on trailing edge of CLOCK.

TABLE VII — MEMORY I/O USE

I/O Space	RD/ $\overline{\text{WE}}$ Input	WR/ $\overline{\text{RE}}$ Input	TPB Input	} PIO Terminals
	$\overline{\text{MRD}}$	TPB	TPB	
Memory Space	MWR	$\overline{\text{MRD}}$	TPB	} CPU Terminals

FUNCTION PIN DEFINITION

CLOCK (Input):

Positive input pulse that latches READ and CS on its trailing edge.

CS — CHIP SELECT (Input)

A high-level voltage at this input selects the CDP1851 PIO.

RA0 — REGISTER ADDRESS 0 (Input):

This input and RA1 are used to select either the ports or the control/status registers.

RA1 — REGISTER ADDRESS 1 (Input):

See RA0

BUS 0 — BUS 7:

Bidirectional CPU data bus.

$\overline{\text{CLEAR}}$ (Input)

A low-level voltage at this input resets both ports to the input mode, and also resets the status register. A RDY, B RDY, and interrupt enable (disabling interrupts).

$\overline{\text{A INT}}$ — A INTERRUPT (Output):

A low-level voltage at this output indicates the presence of one of the interrupt conditions listed in Table III. This output is an open-drain NMOS device (to allow wired ORing) and must be tied to a pullup resistor, normally 10 k Ω .

CDP1851, CDP1851C

FUNCTION PIN DEFINITION (Cont'd)

B INT — B INTERRUPT (Output):

A low-level voltage at this output indicates the presence of one of the interrupt conditions listed in Table III. This output is also an open-drain NMOS device and must be tied to a pullup resistor.

B RDY — B READY (Output):

This output is a handshaking or data bit I/O line in the bit-programmable mode.

B STROBE (Input):

An input handshaking line for port B in the input and output modes, and for port A when it is in the bidirectional mode. It can be used as a data bit I/O line in the bit-programmable mode except when port A is not programmed as bidirectional.

B 0 — B 7:

Data input or output lines for port B.

V_{SS}:

Ground

A 0 — A 7:

Data input or output lines for port A.

A STROBE (Input):

An input handshaking line for port A in the input, output, and bidirectional modes. It can also be used as a data bit I/O line when port A is in the bit-programmable mode.

A RDY — A READY (Output):

A output handshaking line or data bit I/O line.

TPB (Input):

A positive input pulse used as a data load, set, or reset strobe.

WR/ $\overline{R\!E}$ — WRITE/READ ENABLE (Input):

A positive input used to write data from the CDP1851 to the CPU bus.

RD/ $\overline{W\!E}$ — READ/WRITE ENABLE (Input):

A positive input used to read data from the CPU bus to the CDP1851 bus.

V_{DD}:

Positive supply voltage.




Fig. 3 - I/O space I/O.

CDP1851, CDP1851C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
 $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS
		CDP1851			CDP1851C			
		Min.	Typ.*	Max.+	Min.	Typ.*	Max.+	
Input Mode see Figs. 4 and 5								
Minimum Setup Times:	5	—	50	75	—	50	75	ns
Chip Select to CLOCK	t_{CSCL}	10	—	25	40	—	—	
RD/ \overline{WE} to CLOCK	t_{RWCL}	5	—	75	120	—	75	
		10	—	40	60	—	—	
WR/ \overline{RE} to CLOCK	t_{WRCL}	5	—	75	120	—	75	
		10	—	40	60	—	—	
Data in to STROBE	t_{DIST}	5	—	75	120	—	75	
		10	—	40	60	—	—	
Minimum Hold Times:	5	—	75	120	—	75	120	
Chip Select After CLOCK	t_{HCSC}	10	—	40	60	—	—	
Address After TPB	T_{HATPB}	5	—	-50	0	—	-50	
		10	—	-25	0	—	—	
Data In After STROBE	t_{HSTDI}	5	—	50	75	—	50	
		10	—	25	40	—	—	
Data Bus Out After Address	t_{HADOH}	5	50	325	500	50	325	
		10	25	165	250	—	—	
Propagation Delay Times:	5	—	200	300	—	200	300	
TPB to \overline{INT}	t_{PINT}	10	—	100	150	—	—	
STROBE to \overline{INT}	t_{STINT}	5	—	200	300	—	200	
		10	—	100	150	—	—	
TPB to RDY	t_{TPRDY}	5	—	250	375	—	250	
		10	—	125	200	—	—	
STROBE to RDY	t_{STRDY}	5	—	260	400	—	260	
		10	—	130	200	—	—	
Minimum Pulse Widths:	5	—	75	120	—	75	120	
CLOCK	t_{WCL}	10	—	40	60	—	—	
TPB	t_{WTPB}	5	—	75	120	—	75	
		10	—	40	60	—	—	
STROBE	t_{WST}	5	—	100	150	—	100	
		10	—	50	75	—	—	
Access Time, Address to Data	5	—	325	500	—	325	500	
Bus Out	t_{ADA}	10	—	165	250	—	—	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

+Maximum limits of minimum characteristics are the values above which all devices function.

CDP1851, CDP1851C




Fig. 4 - Interrupt signal propagation delay time test circuit and waveforms.




Fig. 5 - Input mode timing waveforms.

CDP1851, CDP1851C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
 $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC	VDD (V)	Min.	LIMITS						UNITS
			CDP1851		CDP1851C				
			Typ.*	Max.†	Min.	Typ.*	Max.†		
Output Mode see Figs. 4 and 6									
Minimum Setup Times:	5	—	50	75	—	50	75	ns	
Chip Select to CLOCK	t_{CSCL}	10	—	25	40	—	—		
$\overline{RD}/\overline{WE}$ to CLOCK	t_{RWCL}	5	—	75	120	—	75		
		10	—	40	60	—	—		
$\overline{WR}/\overline{RE}$ to CLOCK	t_{WRCL}	5	—	75	120	—	75		
		10	—	40	60	—	—		
Address to WRITE *	t_{AW}	5	—	50	75	—	50		
		10	—	25	40	—	—		
Data Bus to WRITE *	t_{DW}	5	—	80	120	—	80		
		10	—	40	60	—	—		
Minimum Hold Times:	5	—	75	120	—	75	120		
Chip Select After CLOCK	t_{HCSC}	10	—	40	60	—	—		
Address After WRITE *	t_{HAW}	5	—	50	75	—	50		
		10	—	25	40	—	—		
Data Bus After WRITE *	t_{HDW}	5	—	50	75	—	50		
		10	—	25	40	—	—		
Propagation Delay Times:	5	—	225	350	—	225	350		
WRITE * to Data Out	t_{WDO}	10	—	125	200	—	—		
WRITE * to \overline{INT}	t_{WINT}	5	—	300	450	—	300		
		10	—	150	225	—	—		
WRITE * to RDY	t_{WRDY}	5	—	350	525	—	350		
		10	—	175	275	—	—		
STROBE to \overline{INT}	t_{STINT}	5	—	200	300	—	200		
		10	—	100	150	—	—		
STROBE to RDY	t_{STRDY}	5	—	260	400	—	260		
		10	—	130	200	—	—		
Minimum Pulse Widths:	5	—	*75	120	—	75	120		
CLOCK	t_{WCL}	10	—	40	60	—	—		
STROBE	t_{WST}	5	—	100	150	—	100		
		10	—	50	75	—	—		
WRITE *	t_{WW}	5	—	175	275	—	175		
		10	—	90	150	—	—		

* WRITE is the overlap of $\overline{RD}/\overline{WE} = 0$ and $\overline{WR}/\overline{RE} = 1$.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

†Maximum limits of minimum characteristics are the values above which all devices function.

CDP1851, CDP1851C





Fig. 6 - Output mode timing waveforms.



**CDP1852, CDP1852C
TERMINAL ASSIGNMENT**

Byte-Wide Input/Output Port

Features:

- Static silicon-gate CMOS circuitry
- Parallel 8-bit data register and buffer
- Handshaking via service request flip-flop
- Low quiescent and operating power
- Interfaces directly with CDP1800-series microprocessors
- Single voltage supply
- Full military temperature range (-55°C to +125°C)

The RCA-CDP1852 and CDP1852C are parallel, 8-bit, mode-programmable input/output ports. They are compatible and will interface directly with CDP1800 series microprocessors. They are also useful as 8-bit address latches when used with the CDP1800 multiplexed address bus and as I/O ports in general-purpose applications.

The mode control is used to program the device as an input port (mode=0) or as an output port (mode=1). The \overline{SR}/SR output can be used as a signal to indicate when data is ready to be transferred. In the input mode, a peripheral device can strobe data into the CDP1852, and a microprocessor can read that data by device selection. In the output mode, a microprocessor strobbs data into the CDP1852, and handshaking is established with a peripheral device when the CDP1852 is deselected.

In the input mode, data at the data-in terminals (D10-D17) is strobed into the port's 8-bit register by a high (1) level on the

clock line. The negative high-to-low transition of the clock latches the data in the register and sets the service request output low ($\overline{SR}/SR=0$). When $CS1/\overline{CS1}$ and $CS2$ are high ($\overline{CS1}/\overline{CS1}$ and $CS2=1$), the 3-state output drivers are enabled and data in the 8-bit register appear at the data-out terminals (D00-D07). When either $CS1/\overline{CS1}$ or $CS2$ goes low ($CS1/\overline{CS1}$ or $CS2=0$), the data-out terminals are tristated and the service request output returns high ($\overline{SR}/SR=1$).

In the output mode, the output drivers are enabled at all times. Data at the data-in terminals (D10-D17) is strobed into the 8-bit register when $CS1/\overline{CS1}$ is low ($\overline{CS1}/\overline{CS1}=0$) and $CS2$ and the clock are high (1), and are present at the data-out terminals (D00-D07). The negative high-to-low transition of the clock latches the data in the register. The \overline{SR}/SR output goes high ($\overline{SR}/SR=1$) when the device is deselected ($\overline{CS1}/\overline{CS1}=1$ or $CS2=0$) and returns low ($\overline{SR}/SR=0$) on the following trailing edge of the clock.




Fig. 1 - Typical CDP1802 microprocessor system.

CDP1852, CDP1852C

A CLEAR control is provided for resetting the port's register (D00-D07 = 0) and service request flip-flop (input mode: $\overline{SR}/SR=1$ and output mode: $\overline{SR}/SR=0$).

The CDP1852 is functionally identical to the CDP1852C. The CDP1852 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1852C has a recom-

mended operating voltage range of 4 to 6.5 volts.

The CDP1852 and CDP1852C are supplied in 24-lead, hermetic, dual-in-line ceramic packages (D suffix), in 24-lead dual-in-line plastic packages (E suffix). The CDP1852C is also available in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
(Voltage referenced to V_{SS} Terminal)

CDP1852 -0.5 to +11 V
CDP1852C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5$ V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPES D, H -55 to $+125^\circ\text{C}$
PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS at $T_A = \text{Full Package Temperature Range}$.
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1852		CDP1852C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	




Fig. 2 - Block diagram of CDP1852.

CDP1852, CDP1852C

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$ (Cont'd)

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1852			CDP1852C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Input Current, I_{IN}	—	0,5	5	—	—	± 1	—	—	± 1	μA
	—	0,10	10	—	—	± 2	—	—	—	
3-State Output Leakage Current, I_{OUT}	0,5	0,5	5	—	—	± 1	—	—	± 1	
	0,10	0,10	10	—	—	± 2	—	—	—	
Operating Current, $I_{DD1}\ddagger$	—	0,5	5	—	130	300	—	150	300	
	—	0,10	10	—	550	800	—	—	—	
Input Capacitance, C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
	Output Capacitance, C_{OUT}	—	—	—	5	7.5	—	—	—	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} . $\ddagger I_{OL} = I_{OH} = 1 \mu\text{A}$. \ddagger Operating current is measured at 2 MHz in an CDP1802 system with open outputs and a program of 6N55, 6NAA, 6N55, 6NAA, -----.DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = \pm 5\%$, $t_r, t_f = 20 \text{ ns}$, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100 \text{ pF}$, and 1 TTL Load

CHARACTERISTIC	V_{DD} (V)	LIMITS			UNITS
		Min.	Typ.*	Max.	
MODE 0 — Input Port (Fig. 4)					
Minimum Select Pulse Width, t_{SW}	5	—	180	360	ns
	10	—	90	180	
Minimum Write Pulse Width, t_{WW}	5	—	90	180	
	10	—	45	90	
Minimum Clear Pulse Width, t_{CLR}	5	—	80	160	
	10	—	40	80	
Minimum Data Setup Time, t_{DS}	5	—	-10	0	
	10	—	-5	0	
Minimum Data Hold Time, t_{DH}	5	—	75	150	
	10	—	35	75	
Data Out Hold Time, $t_{DOH}\ddagger$	5	30	185	370	
	10	15	100	200	
Propagation Delay Times, t_{PLH}, t_{PHL} : Select to Data Out \ddagger , t_{SDO}	5	30	185	370	
	10	15	100	200	
Clear to SR, T_{RSR}	5	—	170	340	
	10	—	85	170	
Clock to SR, t_{CSR}	5	—	110	220	
	10	—	55	110	
Select to SR, t_{SSR}	5	—	120	240	
	10	—	60	120	

 \ddagger Minimum value is measured from CS2, maximum value is measured from CS1/ $\overline{\text{CS}}1$ *Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .


INPUT PORT MODE 0 — TYPICAL OPERATION

General Operation

When the mode control is tied to VSS, the CDP1852 becomes an input port. In this mode, the peripheral device places data into the CDP1852 with a strobe pulse and the CDP1852 signals the microprocessor that data is ready to be transferred on the

strobe's trailing edge via the $\overline{\text{SR}}$ output line. The CDP1802 then issues an input instruction that enables the CDP1852 to place the information from the peripheral device on the data bus to be entered into a memory location and the accumulator of the microprocessor.

CDP1852, CDP1852C



* CS1-CS2 IS THE OVERLAP OF CS1=1 AND CS2=1

MODE 0 TRUTH TABLE

CLOCK	CS1-CS2	CLEAR	Data Out Equals
X	0	X	High Impedance
0	1	0	0
0	1	1	Data Latch
1	1	X	Data In

SERVICE REQUEST TRUTH TABLE

CLOCK	CS1 or CS2 or CLEAR
SR/SR 0	SR/SR 1

CS1-CS2 CS1 1, CS2 1

92CM-31292R2

Fig. 4 - MODE 0 input port timing waveforms and truth tables.




Fig. 5 - Input port mode 0 functional diagram and waveforms - typical operation.

Detailed Operation (See Fig. 5)

The STROBE from the peripheral device places DATA into the 8-bit register of the CDP1852 when it goes high and latches the DATA on its trailing edge. The SR output is set low on the strobe's trailing edge. This output is connected to a flag line of the CDP1802 microprocessor and software polling will determine that the flag line has gone low and peripheral data is ready to be transferred. The CDP1802 then issues an input instruction that places an NX line high. With the MRD line also high, the CDP1852 is selected and its output drivers place the

DATA from the peripheral device on the DATA BUS. When the CDP1802 selected the CDP1852, it also selected and addressed the memory via one of the 16 internal address registers selected by an internal "X" register. The data from the CDP1852 is therefore entered into the memory [Bus → M(R(X))]. The data is also transferred to the D register (accumulator) in the microprocessor (Bus → D). When the CDP1802's execute cycle is completed, the CDP1852 is deselected by the NX line returning low and its data output pins are tri-stated. The SR output returns high.

92CM-33205

CDP1852, CDP1852C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = \pm 5\%$,
 $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, and 1 TTL Load

CHARACTERISTIC	V_{DD} (V)	LIMITS			UNITS
		Min.	Typ.*	Max.	
MODE 1 — Output Port (Fig. 6)					
Minimum Clock Pulse Width, t_{CLK}	5	—	130	260	ns
	10	—	65	130	
Minimum Write Pulse Width, t_{WW}	5	—	130	260	
	10	—	65	130	
Minimum Clear Pulse Width, t_{CLR}	5	—	60	120	
	10	—	30	60	
Minimum Data Setup Time, t_{DS}	5	—	-10	0	
	10	—	-5	0	
Minimum Data Hold Time, t_{DH}	5	—	75	150	
	10	—	35	75	
Minimum Select-after-Clock Hold Time, t_{SH}	5	—	-10	0	
	10	—	-5	0	
Propagation Delay Times, t_{PLH}, t_{PHL} :	5	—	140	280	
	10	—	70	140	
Clear to Data Out, t_{RDO}	5	—	220	440	
	10	—	110	220	
Data In to Data Out, t_{DDO}	5	—	100	200	
	10	—	50	100	
Clear to SR, t_{RSR}	5	—	120	240	
	10	—	60	120	
Clock to SR, t_{CSR}	5	—	120	240	
	10	—	60	120	
Select to SR, t_{SSR}	5	—	120	240	
	10	—	60	120	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .


OUTPUT PORT MODE 1 — TYPICAL OPERATION

General Operation

Connecting the mode control to V_{DD} configures the CDP1852 as an output port. The output drivers are always on in this mode, so any data in the 8-bit register will be present at the data-out lines when the CDP1852 is selected. The N line and MRD connections between the CDP1852 and CDP1802 remain the same as in the input mode configuration, but now the clock input of the CDP1852 is tied to the TPB output of the

CDP1802 and the SR output of the CDP1852 will be used to signal the peripheral device that valid data is present on its input lines. The microprocessor issues an output instruction, and data from the memory is strobed into the CDP1852 with the TPB pulse. When the CDP1852 is deselected, the SR output goes high to signal the peripheral device.

CDP1852, CDP1852C



92CM-31295R1

Fig. 6 - MODE 1 output port timing waveforms and truth tables.




Fig. 7 - Output port mode 1 functional diagram and waveforms - typical operation.

Detailed Operation (See Fig. 7)

The CDP1802 issues an output instruction. The N_x line goes high and the MRD line goes low. The memory is accessed M(R(X)) → BUS and places data on the DATA BUS. This data are strobed into the 8-bit register of the CDP1852 when TPB goes high and latched on the TPB's trailing edge. The

valid data thus appears on the CDP1852 output lines. When the CDP1802 output instruction cycle is complete, the N_x line goes low and the SR output goes high. SR will remain high until the trailing edge of the next TPB pulse, when it will return low.

CDP1852, CDP1852C




Fig. 8 - Execution of a "65" output instruction showing momentary selection of input port "D".

Application Information

In a CDP1800 series microprocessor-based system where MRD is used to distinguish between INP and OUT instructions, an INP instruction is assumed to occur at the beginning of every I/O cycle because MRD starts high. Therefore, at the start of an OUT instruction, which uses the same 3-bit N code as that used for selection of an input port, the input device is selected for a short time (see Fig. 8). This condition forces SR low and sets the internal SR latch (see Fig. 3). In a small system with unique N codes

for inputs and outputs, this situation does not arise. Using the CDP1853 N-bit decoder or equivalent logic to decode the N lines after TPA prevents dual selection in larger systems (see Fig. 9 and Fig. 10).




Fig. 9 - CDP1853 timing waveforms.





Fig. 10 - CDP1853 functional diagram.

TERMINAL ASSIGNMENT



N-Bit 1 of 8 Decoder

Features:

- Provides direct control of up to 7 input and 7 output devices
- CHIP ENABLE (CE) allows easy expansion for multi-level I/O systems

The RCA-CDP1853 and CDP1853C are 1 of 8 decoders designed for use in general purpose microprocessor systems. These devices, which are functionally identical, are specifically designed for use as gated N-bit decoders and interface directly with the 1800-series microprocessors without additional components. The CDP1853 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1853C has a recommended operating voltage range of 4 to 6.5 volts.

When CHIP ENABLE (CE) is high, the selected output will be true (high) from the trailing edge of CLOCK A (high-to-low transition) to the trailing edge of CLOCK B (high-to-low transition). All outputs will be low when the device is not

selected (CE=0) and during conditions of CLOCK A and CLOCK B as shown in Fig. 2. The CDP1853 inputs N0, N1, N2, CLOCK A, and CLOCK B are connected to an 1800 series microprocessor outputs N0, N1, N2, TPA, and TPB respectively, when used to decode I/O commands as shown in Fig. 5. The CHIP ENABLE (CE) input provides the capability for multiple levels of decoding as shown in Fig. 6.

The CDP1853 can also be used as a general 1 of 8 decoder for I/O and memory system applications as shown in Fig. 4.

The CDP1853 and CDP1853C are supplied in hermetic 16-lead dual-in-line ceramic (D suffix) and plastic (E suffix) packages.

TRUTH TABLE

CE	CL A	CL B	EN
1	0	0	Q _{n-1} *
1	0	1	1
1	1	0	0
1	1	1	1
0	X	X	0

N2	N1	N0	EN	0	1	2	3	4	5	6	7
0	0	0	1	1	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0	0	0	0	0
0	1	0	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	1	0	0
1	1	0	1	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1
X	X	X	0	0	0	0	0	0	0	0	0

1 = High level 0 = Low level X = Don't care
 *Q_{n-1} = Enable remains in previous state.




Fig. 1 - CDP1853 functional diagram.

CDP1853, CDP1853C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})(All voltage values referenced to V_{SS} terminal)

CDP1853	-0.5 to +11 V
CDP1853C	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V_{DD} + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
OPERATING-TEMPERATURE RANGE (T_A):	
CERAMIC PACKAGES (D SUFFIX TYPES)	-55 to +125°C
PLASTIC PACKAGES (E SUFFIX TYPES)	-40 to +85°C
STORAGE TEMPERATURE RANGE (T_{sto})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 s max.	+265°C

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85°C. Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1853			CDP1853C			
				Min.	Typ. †	Max.	Min.	Typ. †	Max.	
Quiescent Device Current, I_L	-	-	5	-	1	10	-	5	50	μ A
	-	-	10	-	10	100	-	-	-	
Output Low Drive (Sink) Current, I_{OL}	0.4	0.5	5	1.6	3.2	-	1.6	3.2	-	mA
	0.5	0,10	10	2.6	5.2	-	-	-	-	
Output High Drive (Source Current) I_{OH}	4.6	0.5	5	-1.15	-2.3	-	-1.15	-2.3	-	mA
	9.5	0,10	10	-2.6	-5.2	-	-	-	-	
Output Voltage Low-Level \blacktriangle V_{OL}	-	0.5	5	-	0	0.1	-	0	0.1	V
	-	0,10	10	-	0	0.1	-	-	-	
Output Voltage High Level V_{OH}	-	0.5	5	4.9	5	-	4.9	5	-	V
	-	0,10	10	9.9	10	-	-	-	-	
Input Low Voltage V_{IL}	0.5,4.5	-	5	-	-	1.5	-	-	1.5	V
	1.9	-	10	-	-	3	-	-	-	
Input High Voltage V_{IH}	0.5,4.5	-	5	3.5	-	-	3.5	-	-	V
	1.9	-	10	7	-	-	-	-	-	
Input Leakage Current I_{IN}	Any Input	0.5	5	-	-	± 1	-	-	± 1	μ A
		0,10	10	-	-	± 1	-	-	-	
Operating Current I_{DD1} *	0.5	0.5	5	-	50	100	-	50	100	μ A
	0,10	0,10	10	-	150	300	-	-	-	
Input Capacitance C_{IN}	-	-	-	-	5	7.5	-	5	7.5	ρ F
Output Capacitance C_{OUT}	-	-	-	-	10	15	-	10	15	ρ F

† Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltage.

* Operating current measured in a CDP1802 system at 2MHz with outputs floating.

 $\blacktriangle I_{OL} = I_{OH} = 1\mu\text{A}$

CDP1853, CDP1853C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1853		CDP1853C		
	Min.	Max.	Min.	Max.	
Supply-Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	VSS	VDD	VSS	VDD	V

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = \pm 5\%$,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $t_r, t_f = 20$ ns, $C_L = 100$ pF

CHARACTERISTIC	V_{DD} (V)	LIMITS				UNITS
		CDP1853		CDP1853C		
		Typ.	Max.	Typ.	Max.	
Propagation Delay Time: CE to Output, t_{EOH} , t_{EOL}	5	175	275	175	275	ns
	10	90	150	—	—	
N to Outputs, t_{NOH} , t_{NOL}	5	225	350	225	350	ns
	10	120	200	—	—	
Clock A to Output, t_{AO}	5	200	300	200	300	ns
	10	100	150	—	—	
Clock B to Output, t_{BO}	5	175	275	175	275	ns
	10	90	150	—	—	
Minimum Pulse Widths: Clock A, t_{CACA}	5	50	75	50	75	ns
	10	25	50	—	—	
Clock B, t_{CBCB}	5	50	75	50	75	
	10	25	50	—	—	

Note 1: Maximum limits of minimum characteristics are the values above which all devices function.

Note 2: Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.






Fig. 2 — Propagation delay time diagrams.



* OUTPUT ENABLED WHEN EN + HIGH
INTERNAL SIGNAL SHOWN FOR REFERENCE ONLY (SEE FIG. 1)

92CS-29024

Fig. 3 — Timing diagram.



92CS-29027

Fig. 4 — N-bit decoder used as a 1 of 8 decoder.

CDP1853, CDP1853C




Fig. 5 - N-bit decoder in a one-level I/O system.





Fig. 6 - Two-level I/O using CDP1853 and CDP1852.

CDP1854A, CDP1854AC



Programmable Universal Asynchronous Receiver/Transmitter (UART)

Features:

- Two operating modes:
 Mode 0—functionally compatible with industry types such as the TR1602A
 Mode 1—interfaces directly with CDP1800-series microprocessors without additional components
- Full- or half-duplex operation
- Parity, framing, and overrun error detection
- Baud rate—DC to 200 K bits/sec @ $V_{DD}=5 V$
 DC to 400 K bits/sec @ $V_{DD}=10 V$
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1½, or 2 stop bits
- False start bit detection


The RCA CDP1854A and CDP1854AC are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data. For example, these UARTs can be used to interface between a peripheral or terminal with serial I/O ports and the 8-bit CDP1800-series microprocessor parallel data bus system. The CDP1854A is capable of full duplex operation, i.e., simultaneous conversion of serial input data to parallel output data and parallel input data to serial output data.

The CDP1854A UART can be programmed to operate in one of two modes by using the mode control input. When the mode input is high (MODE=1), the CDP1854A is


directly compatible with the CDP1800-series microprocessor system without additional interface circuitry. When the mode input is low (MODE=0), the device is functionally compatible with industry standard UART's such as the TR1602A. It is also pin compatible with these types, except that pin 2 is used for the mode control input instead of a $V_{GG}=-12 V$ supply connection.

The CDP1854A and the CDP1854AC are functionally identical. The CDP1854A has a recommended operating-voltage range of 4-10.5 volts, and the CDP1854AC has a recommended operating-voltage range of 4-6.5 volts.

The CDP1854A and CDP1854AC are supplied in hermetic 40-lead dual-in-line ceramic packages (D suffix) and in 40-lead dual-in-line plastic packages (E suffix). The CDP1854AC is also available in chip form (H suffix).



**Mode 1
Terminal Assignment**



**Mode 0
Terminal Assignment**

CDP1854A, CDP1854AC

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} Terminal)

CDP1854A	-0.5 to +11 V
CDP1854AC	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

DC INPUT CURRENT, ANY ONE INPUT

POWER DISSIPATION PER PACKAGE (P_D):

For T_A=-40 to +60°C (PACKAGE TYPE E)

For T_A=+60 to +85°C (PACKAGE TYPE E)

For T_A=-55 to 100°C (PACKAGE TYPE D)

For T_A=+100 to +125°C (PACKAGE TYPE D)

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T_A=FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D

PACKAGE TYPE E

STORAGE TEMPERATURE RANGE (T_{stg})

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.

Mode Input High (Mode = 1)




Fig. 1 - Mode 1 block diagram (CDP1800-series microprocessor compatible).

CDP1854A, CDP1854AC

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, unless otherwise noted.

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1854A			CDP1854AC			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I _{DD}	— —	0, 5 0, 10	5 10	— —	0.01 1	50 200	— —	0.02 —	200 —	μA
Output Low Drive (Sink) Current, I _{OL}	0.4 0.5	0, 5 0, 10	5 10	1 2	2 4	— —	1 —	2 —	— —	mA
Output High Drive (Source) Current, I _{OH} (Except pins 24 and 25)	4.6 9.5	0, 5 0, 10	5 10	-0.55 -1.3	-1.1 -2.6	— —	-0.55 —	-1.1 —	— —	mA
Output High Drive (Source) Current, I _{OH} Pins 24 and 25	4.6 9.5	0, 5 0, 10	5 10	-1.6 -3.2	-3.5 -7	— —	-1.6 —	-3.5 —	— —	mA
Output Voltage Low-Level, V _{OL} *	— —	0, 5 0, 10	5 10	— —	0 0	0.1 0.1	— —	0 —	0.1 —	V
Output Voltage High-Level, V _{OH}	— —	0, 5 0, 10	5 10	4.9 9.9	5 10	— —	4.9 —	5 —	— —	
Input Low Voltage, V _{IL}	0.5, 4.5 0.5, 9.5	— —	5 10	— —	— —	1.5 3	— —	— —	1.5 —	V
Input High Voltage, V _{IH}	0.5, 4.5 0.5, 9.5	— —	5 10	3.5 7	— —	— —	3.5 —	— —	— —	
Input Current, I _{IN}	— —	0, 5 0, 10	5 10	— —	— —	±1 ±2	— —	— —	±1 —	μA
3-State Output Leakage Current, I _{OUT}	0, 5 0, 10	0, 5 0, 10	5 10	— —	— —	±1 ±10	— —	— —	±1 —	μA
Operating Current, I _{DD1} #	— —	0, 5 0, 10	5 10	— —	1.5 6	— —	— —	1.5 —	— —	mA
Input Capacitance, C _{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C _{OUT}	—	—	—	—	10	15	—	10	15	

*Typical values are for $T_A = 25^\circ\text{C}$.

*I_{OL}=I_{OH}=1 μA.

#Operating current is measured at 200 kHz for V_{DD}=5 V and 400 kHz for V_{DD}=10 V in a CDP1800-series microprocessor system, with open outputs.

RECOMMENDED OPERATING CONDITIONS at $T_A = \text{Full Package Temperature Range}$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITIONS V _{DD} V	LIMITS				UNITS
		CDP1854A		CDP1854AC		
		Min.	Max.	Min.	Max.	
DC Operating-Voltage Range	—	4	10.5	4	6.5	V
Input Voltage Range	—	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V
Baud Rate (Receive or Transmit)	5	—	200	—	200	K bits
	10	—	400	—	—	/sec

CDP1854A, CDP1854AC

Functional Definitions for CDP1854A Terminals

Mode 1

CDP1800-Series Microprocessor Compatible

SIGNAL: FUNCTION

VDD:

Positive supply voltage

MODE SELECT (MODE):

A low-level voltage at this input selects CDP1800-series microprocessor Mode operation.

VSS:

Ground

CHIP SELECT 2 ($\overline{CS2}$):

A low-level voltage at this input together with CS1 and CS3 selects the CDP1854A UART.

RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs (may be externally connected to corresponding transmitter bus terminals).

INTERRUPT (\overline{INT}):

A low-level voltage at this output indicates the presence of one or more of the interrupt conditions listed in Table I.

FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register.

PARITY ERROR or OVERRUN ERROR (PE/OE):

A high-level voltage at this output indicates that either the PE or OE bit in the Status Register has been set (see Status Register Bit Assignment, Table II).

REGISTER SELECT (RSEL):

This input is used to choose either the Control/Status Registers (high input) or the transmitter/receiver data registers (low input) according to the truth table in Table III.

RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

TPB:

A positive input pulse used as a data load or reset strobe.

DATA AVAILABLE (\overline{DA}):

A low-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

SERIAL DATA IN (SDI):

Serial data received on this input line enters the Receiver Shift Register at a point determined by the character length. A high-level input voltage must be present when data is not being received.

CLEAR (\overline{CLEAR}):

A low-level voltage at this input resets the Interrupt Flip-Flop, Receiver Holding Register, Control Register, and Status Register, and sets SERIAL DATA OUT (SDO) high.

TRANSMITTER HOLDING REGISTER EMPTY (\overline{THRE}):

A low-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

CHIP SELECT 1 (CS1):

A high-level voltage at this input together with $\overline{CS2}$ and CS3 selects the UART.

REQUEST TO SEND (\overline{RTS}):

This output signal tells the peripheral to get ready to receive data. CLEAR TO SEND (\overline{CTS}) is the response from the peripheral. RTS is set to a low-level voltage when data is latched in the Transmitter Holding Register or TR is set high, and is reset high when both the Transmitter Holding Register and Transmitter Shift Register are empty and TR is low.

SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s)) are serially shifted out on this output. When no character is being transmitted, a high level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data input. These may be externally connected to corresponding Receiver bus terminals.

RD/WR:

A low-level voltage at this input gates data from the transmitter bus to the Transmitter Holding Register or the Control Register as chosen by register select. A high-level voltage gates data from the Receiver Holding Register or the Status Register, as chosen by register select, to the receiver bus.

CHIP SELECT 3 (CS3):

With high-level voltage at this input together with CS1 and $\overline{CS2}$ selects the UART.

PERIPHERAL STATUS INTERRUPT (\overline{PSI}):

A high-to-low transition on this input line sets a bit in the Status Register and causes an INTERRUPT (\overline{INT} =low).

EXTERNAL STATUS (ES):

A low-level voltage at this input sets a bit in the Status Register.

CLEAR TO SEND (\overline{CTS}):

When this input from peripheral is high, transfer of a character to the Transmitter Shift Register and shifting of serial data out is inhibited.

TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

CDP1854A, CDP1854AC

Table I — Interrupt Set and Reset Conditions

SET* (INT = LOW)	RESET (INT = HIGH)	
	CONDITION	TIME
DA (Receipt of data)	Read of data	TPB leading edge
THRE* (Ability to reload)	Read of status or write of character	TPB leading edge
THRE · TSRE (Transmitter done)	Read of status or write of character	TPB leading edge
PSI (Negative edge)	Read of status	TPB trailing edge
CTS (Positive edge when $\overline{\text{THRE}} \cdot \overline{\text{TSRE}}$)	Read of status	TPB leading edge

*Interrupts will occur only after the IE bit in the Control Register (see Table IV) has been set.

*THRE will cause an interrupt only after the TR bit in the Control Register (see Table IV) has been set.

Table II — Status Register Bit Assignment

Bit	7	6	5	4	3	2	1	0
Signal	THRE	TSRE	PSI	ES	FE	PE	OE	DA
Also Available at Terminal	22*	—	—	—	14	15	15	19*

*Polarity reversed at output terminal.

Bit Signal: Function**0—DATA AVAILABLE (DA):**

When set high, this bit indicates that an entire character has been received and transferred to the Receiver Holding Register. This signal is also available at Term. 19 but with its polarity reversed.

1—OVERRUN ERROR (OE):

When set high, this bit indicates that the Data Available bit was not reset before the next character was transferred to the Receiver Holding Register. This signal OR'ed with PE is output at Term. 15.

2—PARITY ERROR (PE):

When set high, this bit indicates that the received parity bit does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal OR'ed with OE is output at Term. 15.

3—FRAMING ERROR (FE):

When set high, this bit indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal is also available at Term. 14.

4—EXTERNAL STATUS (ES):

This bit is set high by a low-level input at Term. 38 ($\overline{\text{ES}}$).

5—PERIPHERAL STATUS INTERRUPT (PSI):

This bit is set high by a high-to-low voltage transition of Term. 37 ($\overline{\text{PSI}}$). The INTERRUPT output (Term. 13) is also asserted (INT=low) when this bit is set.

6—TRANSMITTER SHIFT REGISTER EMPTY (TSRE):

When set high, this bit indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains set until the start of transmission of the next character.

7—TRANSMITTER HOLDING REGISTER EMPTY (THRE):

When set high, this bit indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character. Setting this bit also sets the THRE output (Term. 22) low and causes an INTERRUPT (INT=low), if TR is high.

CDP1854A, CDP1854C

Description of Mode 1 Operation CDP1800-Series Microprocessor Compatible (Mode Input=V_{DD})

1. Initialization and Controls

In the CDP1800-series microprocessor compatible mode, the CDP1854A is configured to receive commands and send status via the microprocessor data bus. The register connected to the transmitter bus or the receiver bus is determined by the RD/W \bar{R} and RSEL inputs as follows:

Table III — Register Selection Summary

RSEL	RD/W \bar{R}	Function
Low	Low	Load Transmitter Holding Register from Transmitter Bus
Low	High	Read Receiver Holding Register from Receiver Bus
High	Low	Load Control Register from Transmitter Bus
High	High	Read Status Register from Receiver Bus

In this mode the CDP1854A is compatible with a bidirectional bus system. The receiver and transmitter buses are connected to the bus. CDP1800-series microprocessor I/O control output signals can be connected directly to the CDP1854A inputs as shown in Fig. 2. The CLEAR input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting SERIAL DATA OUT (SDO) high. The CDP1854A also has a Status Register which can be read onto the Receiver Bus (R BUS 0 - R BUS 7) in order to determine the status of the UART. Some of these status bits are also available at separate terminals as indicated in Table II.

2. Transmitter Operation

Before beginning to transmit, the TRANSMIT REQUEST (TR) bit in the Control Register (see bit assignment, Table IV) is set. Loading the Control Register with TR=1 (bit 7=high) inhibits changing the other control bits. Therefore two loads are required: one to format the UART, the second to set TR. When TR has been set, a TRANSMITTER HOLDING REGISTER EMPTY (THRE) interrupt will occur, signalling the microprocessor that the Transmitter Holding Register is empty and may be loaded. Setting TR also causes assertion of a low-level on the REQUEST TO SEND (RTS) output to the peripheral. It is not necessary to set TR for proper operation for the UART. If desired, it can be used to enable THRE interrupts and to generate the RTS signal. The Transmitter Holding Register is loaded from the bus by TPB during execution of an output instruction. The CDP1854A is selected by CS1 · CS2 · CS3=1, and the Holding Register is selected by RSEL=L and RD/W \bar{R} =L. When the CLEAR TO SEND (CTS) input, which can be connected to a peripheral device output, goes low, the Transmitter Shift Register will be loaded from the Transmitter Holding Register and data transmission will begin. If CTS is always low, the Transmitter Shift Register will be loaded on the first high-to-low edge of the clock which occurs at least 1/2 clock period after the trailing edge of TPB and transmission of a start bit will occur 1/2 clock period later (see Fig. 3). Parity (if programmed) and stop bit(s) will be transmitted following the last data bit. If the word length selected is less than 8 bits, the most significant unused bits in the transmitter shift register will not be transmitted.

One transmitter clock period after the Transmitter Shift Register is loaded from the Transmitter Holding Register, the THRE signal will go low and an interrupt will occur (INT goes low). The next character to be transmitted can then be loaded into the Transmitter Holding Register for transmission with its start bit immediately following the last stop bit of the previous character. This cycle can be repeated until the last character is transmitted, at which time a final THRE · TSRE interrupt will occur. This interrupt signals the microprocessor that TR can be turned off. This is done by reloading the original control byte in the Control Register with the TR bit = 0, thus terminating the REQUEST TO SEND (RTS) signal.

SERIAL DATA OUT (SDO) can be held low by setting the BREAK bit in the Control Register (see Table IV). SDO is held low until the BREAK bit is reset.




Fig. 2 - Recommended CDP1800-series connection, Mode 1 (non-interrupt driven system).

3. Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After detection of the first high-to-low transition on the SDI line, a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed) and stop bit(s) are shifted into the Receiver Shift Register by clock pulse 7-1/2 in each bit time. The parity bit (if programmed) is checked and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) status bit is set. One half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) status bits become valid for the character in the Receiver Holding Register. At this time, the Data Available status bit is also set and the DATA AVAILABLE (DA) and INTERRUPT (INT) outputs go low, signalling the microprocessor that a received character is

CDP1854A, CDP1854AC

ready. The microprocessor responds by executing an input instruction. The UART's 3-state bus drivers are enabled when the UART is selected (CS1 · CS2 · CS3=1) and RD/WR=high. Status can be read when RSEL=high. Data is read when RSEL=low. When reading data, TPB latches data in the microprocessor and resets DATA AVAILABLE (DA) in the UART. The preceding sequence is repeated for each serial character which is received from the peripheral.

provided for communication with a peripheral. The REQUEST TO SEND (RTS) output signal alerts the peripheral to get ready to receive data. The CLEAR TO SEND (CTS) input signal is the response, signalling that the peripheral is ready. The EXTERNAL STATUS (ES) input latches a peripheral status level, and the PERIPHERAL STATUS INTERRUPT (PSI) input senses a status edge (high-to-low) and also generates an interrupt. For example, the modem DATA CARRIER DETECT line could be connected to the PSI input on the UART in order to signal the microprocessor that transmission failed because of loss of the carrier on the communications line. The PSI and ES bits are stored in the Status Register (see Table II).

4. Peripheral Interface

In addition to serial data in and out, four signals are

Table IV — Control Register Bit Assignment

Bit	7	6	5	4	3	2	1	0
Signal	TR	BREAK	IE	WLS2	WLS1	SBS	EPE	PI

Bit Signal: Function

0—PARITY INHIBIT (PI):

When set high parity generation and verification are inhibited and the PE Status bit is held low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission, and EPE is ignored.

1—EVEN PARITY ENABLE (EPE):

When set high, even parity is generated by the transmitter and checked by the receiver. When low, odd parity is selected.

2—STOP BIT SELECT (SBS):

See table below.

3—WORD LENGTH SELECT 1 (WLS1):

See table below.

4—WORD LENGTH SELECT 2 (WLS2):

See table below.

5—INTERRUPT ENABLE (IE):

When set high THRE, DA, THRE · TSRE, CTS, and PSI interrupts are enabled (see Interrupt Conditions, Table I).

6—TRANSMIT BREAK (BREAK):

Holds SDO low when set. Once the break bit in the control register has been set high, SDO will stay low until the break bit is reset low and one of the following occurs: CLEAR goes low; CTS goes high; or a word is transmitted. (The transmitted word will not be valid since there can be no start bit if SDO is already low. SDO can be set high without intermediate transitions by transmitting a word consisting of all zeros).

7—TRANSMIT REQUEST (TR):

When set high, RTS is set low and data transfer through the transmitter is initiated by the initial THRE interrupt. (When loading the Control Register from the bus, this (TR) bit inhibits changing of other control flip-flops).

Bit 4	Bit 3	Bit 2	Function
WLS2	WLS1	SBS	
0	0	0	5 data bits, 1 stop bit
0	0	1	5 data bits, 1.5 stop bits
0	1	0	6 data bits, 1 stop bit
0	1	1	6 data bits, 2 stop bits
1	0	0	7 data bits, 1 stop bit
1	0	1	7 data bits, 2 stop bits
1	1	0	8 data bits, 1 stop bit
1	1	1	8 data bits, 2 stop bits


CDP1854A, CDP1854AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, see Fig. 3.

CHARACTERISTIC	V_{DD} (V)	LIMITS				UNITS	
		CDP1854A		CDP1854AC			
		Typ. [†]	Max.*	Typ. [†]	Max.*		
Transmitter Timing — Mode 1							
Minimum Clock Period	t_{CC}	5	250	310	250	310	ns
		10	125	155	—	—	
Minimum Pulse Width: Clock Low Level	t_{CL}	5	100	125	100	125	ns
		10	75	100	—	—	
Clock High Level	t_{CH}	5	100	125	100	125	ns
		10	75	100	—	—	
TPB	t_{TT}	5	100	150	100	150	ns
		10	50	75	—	—	
Minimum Setup Time: TPB to Clock	t_{TC}	5	175	225	175	225	ns
		10	90	150	—	—	
Propagation Delay Time: Clock to Data Start Bit	t_{CD}	5	300	450	300	450	ns
		10	150	225	—	—	
TPB to $\overline{\text{THRE}}$	t_{TTH}	5	200	300	200	300	ns
		10	100	150	—	—	
Clock to $\overline{\text{THRE}}$	t_{CTH}	5	200	300	200	300	ns
		10	100	150	—	—	

[†]Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

*Maximum limits of minimum characteristics are the values above which all devices function.



* THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF TPB.

** THE TRANSMITTER SHIFT REGISTER IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST $1/2$ CLOCK PERIOD + t_{TC} AFTER THE TRAILING EDGE OF TPB, AND TRANSMISSION OF A START BIT OCCURS $1/2$ CLOCK PERIOD + t_{CD} LATER.

[†] WRITE IS THE OVERLAP OF TPB, CS1, AND CS3 = 1 AND $\overline{\text{CS}}_3$, RD / $\overline{\text{WR}}$ = 0.

92CM-31878

Fig. 3 - Transmitter timing diagram - Mode 1.


CDP1854A, CDP1854AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100\text{ pF}$, see Fig. 4.

CHARACTERISTIC	V _{DD} (V)	LIMITS				UNITS	
		CDP1854A		CDP1854AC			
		Typ. [†]	Max.*	Typ. [†]	Max.*		
Receiver Timing — Mode 1							
Minimum Clock Period	t_{CC}	5	250	310	250	310	ns
Minimum Pulse Width:		5	100	125	100	125	ns
Clock Low Level	t_{CL}	10	75	100	—	—	ns
Clock High Level	t_{CH}	5	100	125	100	125	ns
TPB	t_{TT}	5	100	150	100	150	ns
TPB		10	50	75	—	—	ns
Minimum Setup Time:		5	100	150	100	150	ns
Data Start Bit to Clock	t_{DC}	10	50	75	—	—	ns
Propagation Delay Time:		5	220	325	220	325	ns
TPB to <u>DATA AVAILABLE</u>	t_{TDA}	10	110	175	—	—	ns
Clock to <u>DATA AVAILABLE</u>	t_{CDA}	5	220	325	220	325	ns
Clock to <u>DATA AVAILABLE</u>		10	110	175	—	—	ns
Clock to Overrun Error	t_{COE}	5	210	300	210	300	ns
Clock to Overrun Error		10	105	150	—	—	ns
Clock to Parity Error	t_{CPE}	5	240	375	240	375	ns
Clock to Parity Error		10	120	175	—	—	ns
Clock to Framing Error	t_{CFE}	5	200	300	200	300	ns
Clock to Framing Error		10	100	150	—	—	ns

[†]Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

*Maximum limits of minimum characteristics are the values above which all devices function.



- * IF A START BIT OCCURS AT A TIME LESS THAN t_{DC} BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.
- ** READ IS THE OVERLAP OF $CS1$, $CS3$, $RD/\overline{WR} = 1$ AND $CS2 = 0$. IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.
- † OE AND PE SHARE TERMINAL 15 AND ARE ALSO AVAILABLE AS TWO SEPARATE BITS IN THE STATUS REGISTER

92CM-31880

Fig. 4 - Mode 1 receiver timing diagram.

CDP1854A, CDP1854AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, see Fig. 5.

CHARACTERISTIC	V_{DD} (V)	LIMITS				UNITS
		CDP1854A		CDP1854AC		
		Typ. [†]	Max.*	Typ. [†]	Max.*	
CPU Interface — WRITE Timing — Mode 1						
Minimum Pulse Width: TPB	5	100	150	100	150	ns
t_{TT}	10	50	75	—	—	
Minimum Setup Time: RSEL to Write	5	50	75	50	75	ns
t_{RSW}	10	25	40	—	—	
Data to Write	5	-30	0	-30	0	ns
t_{DW}	10	-15	0	—	—	
Minimum Hold Time: RSEL after Write	5	50	75	50	75	ns
t_{WRS}	10	25	40	—	—	
Data after Write	5	75	125	75	125	ns
t_{WD}	10	40	60	—	—	

[†]Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

*Maximum limits of minimum characteristics are the values above which all devices function.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, see Fig. 6.

CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS
		CDP1854A			CDP1854AC			
		Min.	Typ. [†]	Max.*	Min.	Typ. [†]	Max.*	
CPU Interface — READ Timing — Mode 1								
Minimum Pulse Width: TPB	5	—	100	150	—	100	150	ns
t_{TT}	10	—	50	75	—	—	—	
Minimum Setup Time: RSEL to TPB	5	—	50	75	—	50	75	ns
t_{RST}	10	—	25	40	—	—	—	
Minimum Hold Time: RSEL after TPB	5	—	50	75	—	50	75	ns
t_{TRS}	10	—	25	40	—	—	—	
Read to Data Access Time	5	—	200	300	—	200	300	ns
t_{RDDA}	10	—	100	150	—	—	—	
Read to Data Valid Time	5	—	200	300	—	200	300	ns
t_{RDV}	10	—	100	150	—	—	—	
RSEL to Data Valid Time	5	—	150	225	—	150	225	ns
t_{RSDV}	10	—	75	125	—	—	—	
Hold Time: Data after Read	5	50	150	—	50	150	—	ns
t_{RDH}	10	25	75	—	—	—	—	

[†]Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

*Maximum limits of minimum characteristics are the values above which all devices function.

CDP1854A, CDP1854AC




Fig. 5 - Mode 1 CPU interface (WRITE) timing diagram.




Fig. 6 - Mode 1 CPU interface (READ) timing diagram.

Mode Input Low (Mode = 0)




Fig. 7 - Mode 0 block diagram (industry standard compatible).

CDP1854A, CDP1854AC

Functional Definitions for CDP1854A Terminals Standard Mode 0

SIGNAL: FUNCTION

VDD:

Positive supply voltage.

MODE SELECT (MODE):

A low-level voltage at this input selects Standard Mode 0 Operation.

VSS:

Ground.

RECEIVER REGISTER DISCONNECT (RRD):

A high-level voltage applied to this input disconnects the Receiver Holding Register from the Receiver Bus.

RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs.

PARITY ERROR (PE):

A high-level voltage at this output indicates that the received parity does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This output is updated each time a character is transferred to the Receiver Holding Register. PE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

OVERRUN ERROR (OE):

A high-level voltage at this output indicates that the DATA AVAILABLE (DA) flag was not reset before the next character was transferred to the Receiver Holding Register. OE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

STATUS FLAG DISCONNECT (SFD):

A high-level voltage applied to this input disables the 3-state output drivers for PE, FE, OE, DA, and THRE, allowing these status outputs to be bus connected.

RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

DATA AVAILABLE RESET (DAR):

A low-level voltage applied to this input resets the DA flip-flop.

DATA AVAILABLE (DA):

A high-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

SERIAL DATA IN (SDI):

Serial data received at this input enters the receiver shift register at a point determined by the character length. A high-level voltage must be present when data is not being received.

MASTER RESET (MR):

A high-level voltage at this input resets the Receiver Holding Register, Control Register, and Status Register, and sets the serial data output high.

TRANSMITTER HOLDING REGISTER EMPTY (THRE):

A high-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

TRANSMITTER HOLDING REGISTER LOAD (THRL):

A low-level voltage applied to this input enters the character on the bus into the Transmitter Holding Register. Data is latched on the trailing edge of this signal.

TRANSMITTER SHIFT REGISTER EMPTY (TSRE):

A high-level voltage at this output indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains at this level until the start of transmission of the next character.

SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop (bit(s)) are serially shifted out on this output. When no character is being transmitted, a high-level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data inputs.

CONTROL REGISTER LOAD (CRL):

A high-level voltage at this input loads the Control Register with the control bits (PI, EPE, SBS, WLS1, WLS2). This line may be strobed or hardwired to a high-level input voltage.

PARITY INHIBIT (PI):

A high-level voltage at this input inhibits the parity generation and verification circuits and will clamp the PE output low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission.

STOP BIT SELECT (SBS):

This input selects the number of stop bits to be transmitted after the parity bit. A high-level selects two stop bits, a low-level selects one stop bit. Selection of two stop bits with five data bits programmed selects 1.5 stop bits.




Fig. 8 - Mode 0 connection diagram.

CDP1854A, CDP1854AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, see Fig. 9.

CHARACTERISTIC	V_{DD} (V)	LIMITS				UNITS	
		CDP1854A		CDP1854AC			
		Typ. [†]	Max.*	Typ. [†]	Max.*		
Interface Timing — Mode 0							
Minimum Pulse Width: CRL	5 t_{CRL}	100 10	150 50	100 75	150 —	ns	
Minimum Pulse Width: MR	5 t_{MR}	10 10	200 100	400 200	200 —	400 —	ns
Minimum Setup Time: Control Word to CRL	5 t_{CWC}	10 10	40 20	80 50	40 —	80 —	ns
Minimum Hold Time: Control Word after CRL	5 t_{CCW}	10 10	100 50	150 75	100 —	150 —	ns
Propagation Delay Time: SFD High to SOD	5 t_{SFDH}	10 10	200 100	300 150	200 —	300 —	ns
SFD Low to SOD	5 t_{SFDL}	10 10	75 40	120 60	75 —	120 —	ns
RRD High to Receiver Register High Impedance	5 t_{RRDH}	10 10	200 100	300 150	200 —	300 —	ns
RRD Low to Receiver Register Active	5 t_{RRDL}	10 10	100 50	150 75	100 —	150 —	ns

[†]Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

*Maximum limits of minimum characteristics are the values above which all devices function.




Fig. 9 - Mode 0 interface timing diagram.

CDP1854A, CDP1854AC

WORD LENGTH SELECT 2 (WLS2):

WORD LENGTH SELECT 1 (WLS1):

These two inputs select the character length (exclusive of parity) as follows:

WLS2	WLS1	Word Length
Low	Low	5 Bits
Low	High	6 Bits
High	Low	7 Bits
High	High	8 Bits

EVEN PARITY ENABLE (EPE):

A high-level voltage at this input selects even parity to be generated by the transmitter and checked by the receiver. A low-level input selects odd parity.

TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

Description of Standard Mode 0 Operation (Mode Input= V_{SS})

1. Initialization and Controls

The MASTER RESET (MR) input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting the SERIAL DATA OUTPUT (SDO) signal high. Timing is generated from the clock inputs, Transmitter Clock (TCLOCK) and Receiver Clock (RCLOCK), at a frequency equal to 16 times the serial data bit rate. When the receiver data input rate and the transmitter data output rate are the same, the TCLOCK and RCLOCK inputs may be connected together. The CONTROL REGISTER LOAD (CRL) input is pulsed to store the control inputs PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECT (SBS), and WORD LENGTH SELECTs (WLS1 and WLS2). These inputs may be hardwired to the proper voltage levels (V_{SS} or V_{DD}) instead of being dynamically set and CRL may be hardwired to V_{DD} . The CDP1854A is then ready for transmitter and/or receiver operation.

2. Transmitter Operation

For the transmitter timing diagram refer to Fig. 10. At the beginning of a typical transmitting sequence the Transmitter Holding Register is empty (THRE is HIGH). A character is transferred from the transmitter bus to the Transmitter

holding Register by applying a low pulse to the TRANSMITTER HOLDING REGISTER LOAD (THRL) input causing THRE to go low. If the Transmitter Shift Register is empty (TSRE is HIGH) and the clock is low, on the next high-to-low transition of the clock the character is loaded into the Transmitter Shift Register preceded by a start bit. Serial data transmission begins 1/2 clock period later with a start bit and 5-8 data bits followed by the parity bit (if programmed) and stop bit(s). The THRE output signal goes high 1/2 clock period later on the high-to-low transition of the clock. When THRE goes high, another character can be loaded into the Transmitter Holding Register for transmission beginning with a start bit immediately following the last stop bit of the previous character. This process is repeated until all characters have been transmitted. When transmission is complete, THRE and Transmitter Shift Register Empty (TSRE) will both be high. The format of serial data is shown in Fig. 12. Duration of each serial output data bit is determined by the transmitter clock frequency (f_{CLOCK}) and will be $16/f_{CLOCK}$.

3. Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After the detection of a high-to-low transition on the SDI line, a divide-by-16 counter is enabled and a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed), and stop bit(s) are shifted into the Receiver Shift Register at clock pulse 7-1/2 in each bit time. If programmed, the parity bit is checked, and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output voltage level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) signal is raised. One-half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) signals become valid for the character in the Receiver Holding Register. The DA signal is also raised at this time. The 3-state output drivers for DA, OE, PE and FE are enabled when STATUS FLAG DISCONNECT (SFD) is low. When RECEIVER REGISTER DISCONNECT (RRD) goes low, the receiver bus 3-state output drivers are enabled and data is available at the RECEIVER BUS (R BUS 0 - R BUS 7) outputs. Applying a negative pulse to the DATA AVAILABLE RESET (DAR) resets DA. The preceding sequence of operation is repeated for each serial character received. A receiver timing diagram is shown in Fig. 11.


CDP1854A, CDP1854AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, see Fig. 10.

CHARACTERISTIC	V _{DD} (V)	LIMITS				UNITS	
		CDP1854A		CDP1854AC			
		Typ. [†]	Max.*	Typ. [†]	Max.*		
Transmitter Timing — Mode 0							
Minimum Clock Period	t_{CC}	5	250	310	250	310	ns
Minimum Pulse Width: Clock Low Level.	t_{CL}	5	100	125	100	125	ns
Clock High Level	t_{CH}	5	100	125	100	125	ns
$\overline{\text{THRL}}$	t_{THTH}	5	100	150	100	150	ns
Minimum Setup Time: $\overline{\text{THRL}}$ to Clock	t_{THC}	5	175	275	175	275	ns
Data to $\overline{\text{THRL}}$	t_{DT}	5	20	50	20	50	ns
Minimum Hold Time: Data after $\overline{\text{THRL}}$	t_{TD}	5	80	120	80	120	ns
Propagation Delay Time: Clock to Data Start Bit	t_{CD}	5	300	450	300	450	ns
Clock to THRE	t_{CT}	5	200	300	200	300	ns
$\overline{\text{THRL}}$ to THRE	t_{TTHR}	5	200	300	200	300	ns
Clock to TSRE	t_{TTS}	5	200	300	200	300	ns
		10	100	150	—	—	

[†]Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

*Maximum limits of minimum characteristics are the values above which all devices function.



- * THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF $\overline{\text{THRL}}$.
- ** THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST $1/2$ CLOCK PERIOD + t_{THC} AFTER THE TRAILING EDGE OF $\overline{\text{THRL}}$, AND TRANSMISSION OF A START BIT OCCURS $1/2$ CLOCK PERIOD + t_{CD} LATER.

92CM-31876R1

Fig. 10 - Mode 0 transmitter timing diagram.

CDP1854A, CDP1854AC


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, see Fig. 11.

CHARACTERISTIC	V_{DD} (V)	LIMITS				UNITS	
		CDP1854A		CDP1854AC			
		Typ.†	Max.*	Typ.†	Max.*		
Receiver Timing — Mode 0							
Minimum Clock Period	t_{CC}	5	250	310	250	310	ns
		10	125	155	—	—	
Minimum Pulse Width: Clock Low Level	t_{CL}	5	100	125	100	125	ns
		10	75	100	—	—	
Clock High Level	t_{CH}	5	100	125	100	125	ns
		10	75	100	—	—	
DATA AVAILABLE RESET	t_{DD}	5	50	75	50	75	ns
		10	25	40	—	—	
Minimum Setup Time: Data Start Bit to Clock	t_{DC}	5	100	150	100	150	ns
		10	50	75	—	—	
Propagation Delay Time: DATA AVAILABLE RESET to Data Available	t_{DDA}	5	150	225	150	225	ns
		10	75	125	—	—	
Clock to Data Valid	t_{CDV}	5	225	325	225	325	ns
		10	110	175	—	—	
Clock to Data Available	t_{CDA}	5	225	325	225	325	ns
		10	110	175	—	—	
Clock to Overrun Error	t_{COE}	5	210	300	210	300	ns
		10	100	150	—	—	
Clock to Parity Error	t_{CPE}	5	240	375	240	375	ns
		10	120	175	—	—	
Clock to Framing Error	t_{CFE}	5	200	300	200	300	ns
		10	100	150	—	—	

†Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

*Maximum limits of minimum characteristics are the values above which all devices function.


CDP1854A, CDP1854AC



- * IF A START BIT OCCURS AT A TIME LESS THAN t_{DC}^* BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.
- ** IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

92CM - 31877


Fig. 11 - Mode 0 receiver timing diagram.



92CS - 28463

Fig. 12 - Serial data word format.

CDP1855, CDP1855C



TERMINAL ASSIGNMENT

8-Bit Programmable Multiply/Divide Unit

Features:

- Cascadable up to 4 units for 32-bit by 32-bit multiply or 64 ÷ 32 bit divide
- 8-bit by 8-bit multiply or 16 ÷ 8 bit divide in 5.6 μ s at 5 V or 2.8 μ s at 10 V
- Direct interface to CDP1800 Series microprocessors
- Easy interface to other 8-bit microprocessors
- Significantly increases throughput of microprocessor used for arithmetic calculations

The RCA-CDP1855 and CDP1855C are CMOS 8-bit multiply/divide units which can be used to greatly increase the capabilities of 8-bit microprocessors. They perform multiply and divide operations on unsigned, binary operators. In general, microprocessors do not contain multiple or divide instructions and even efficiently coded multiply or divide subroutines require considerable memory and execution time. These multiply/divide units directly interface to the CDP1800 series microprocessors via the N-lines and can easily be configured to fit in either the memory or I/O space of other 8-bit microprocessors.

The multiple/divide unit is based on a method of multiplying

by add and shift right operations and dividing by subtract and shift left operations. The device is structured to permit cascading identical units to handle operands up to 32 bits.

The CDP1855 and CDP1855C are functionally identical. They differ in that the CDP1855 has a recommended operating voltage range of 4 – 10.5 volts, and the CDP1855C, a recommended operating voltage range of 4 – 6.5 volts.

The CDP1855 and CDP1855C types are supplied in a 28-lead hermetic dual-in-line ceramic package (D suffix) and in a 28-lead dual-in-line plastic package (E suffix). The CDP1855C is also available in chip form (H suffix).




Fig. 1 - Circuit configuration for MDU addressed as an I/O device.

CDP1855, CDP1855C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
 (Voltage referenced to V_{SS} Terminal)
 CDP1855 -0.5 to +11 V
 CDP1855C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW
 For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
 For T_A = -55 to 100°C (PACKAGE TYPE D) 500 mW
 For T_A = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE D -55 to +125°C
 PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, V_{DD} ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1855			CDP1855C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current	I _{DD}	—, 0, 5 —, 0, 10	5 10	— —	0.01 1	50 200	— —	0.02 —	200 —	μA
Output Low Drive (Sink) Current	I _{OL}	0.4, 0.5 0.5, 0, 10	5 10	1.6 2.6	3.2 5.2	— —	1.6 —	3.2 —	— —	mA
Output High Drive (Source) Current	I _{OH}	4.6, 0.5 9.5, 0, 10	5 10	-1.15 -2.6	-2.3 -5.2	— —	-1.15 —	-2.3 —	— —	mA
Output Voltage Low-Level	V _{OL‡}	—, 0, 5 —, 0, 10	5 10	— —	0 0	0.1 0.1	— —	0 —	0.1 —	V
Output Voltage High Level	V _{OH‡}	—, 0, 5 —, 0, 10	5 10	4.9 9.9	5 10	— —	4.9 —	5 —	— —	
Input Low Voltage	V _{IL}	0.5, 4.5 0.5, 9.5	5 10	— —	— —	1.5 3	— —	— —	1.5 —	
Input High Voltage	V _{IH}	0.5, 4.5 0.5, 9.5	5 10	3.5 7	— —	— —	3.5 —	— —	— —	
Input Leakage Current	I _{IN}	—, 0, 5 —, 0, 10	5 10	— —	— —	±1 ±1	— —	— —	±1 —	μA
3-State Output Leakage Current	I _{OUT}	0, 5 0, 10	5 10	— —	— —	±1 ±10	— —	— —	±1 —	
Operating Current	I _{DD1#}	—, 0, 5 —, 0, 10	5 10	— —	1.5 6	— 12	— —	1.5 —	3 —	mA
Input Capacitance	C _{IN}	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance	C _{OUT}	—	—	—	10	15	—	10	15	

*Typical values are for T_A = 25°C and nominal V_{DD}.
 #Operating current is measured at 3.2 MHz with open outputs.
 ‡I_{OL} = I_{OH} = 1 μA.

CDP1855, CDP1855C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITIONS V _{DD} (V)	LIMITS				UNITS
		CDP1855		CDP1855C		
		Min.	Max.	Min.	Max.	
DC Operating Voltage Range	—	4	10.5	4	6.5	V
Input Voltage Range	—	V _{SS}	V _{DD}	V _{SS}	V _{DD}	
Maximum Input Clock Frequency	5	3.2	—	3.2	—	MHz
	10	6.4	—	—	—	
Minimum 8 x 8 Multiply (16 ÷ 8 Divide) Time	5	—	5.6	—	5.6	μs
	10	—	2.8	—	—	




Fig. 2 - Block diagram of CDP1855 and CDP1855C.

CDP1855, CDP1855C

FUNCTIONAL DESCRIPTION

The CDP1855 is a multiply-divide unit (MDU) designed to be compatible with CDP1800 series microprocessor systems. It can, in fact, be interfaced to most 8-bit microprocessors (see Fig. 5). The CDP1855 performs binary multiply or divide operations as directed by the microprocessor. It can do a 16N-bit by 8N-bit divide yielding an 8N-bit result plus and 8N-bit remainder. The multiply is an 8N-bit by 8N-bit operation with a 16N-bit result. The "N" represent the number of cascaded CDP1855's and can be 1, 2, 3 or 4. All operations require 8N + 1 shift pulses (See "DELAY NEEDED WITH AND WITHOUT PRESCALER" Pg. 7).

The CDP1855 contains three registers, X, Y, and Z, which are loaded with the operands prior to an operation and contain the results at the completion. In addition, the control register must be loaded to initiate a multiply or divide. There is also a status register which contains an overflow flag as shown in the "CONTROL REGISTER BIT ASSIGNMENT TABLE". The register address lines (RA0-RA1) are used to select the appropriate register for loading or reading. The RD/WE and STB lines are used in conjunction with the RA lines to determine the exact MDU response (See "CONTROL TRUTH TABLE").

When multiple MDU's are cascaded, the loading of each register is done sequentially. For example, the first selection of register X for loading loads the most significant CDP1855, the second loads the next significant, and so on. Registers are also read out sequentially. This is accomplished by internal counters on each MDU which are decremented by STB during each register selection. When the counter matches the chip number (CN1, CN0 lines), the device is selected. These counters must be cleared with a clear on pin 2 or with bit 6 in the control word (See "CONTROL REGISTER BIT ASSIGNMENT TABLE") in order to start each sequence of accesses with the most significant device.

The CDP1855 has a built in clock prescaler which can be selected via bit 7 in the control register. The prescaler may be necessary in cascaded systems operating at high frequencies or in systems where a suitable clock frequency is not readily available. Without the prescaler select, the shift frequency is equal to the clock input frequency. With the prescaler selected, the rate depends on the number of MDU's as defined by bits 4 and 5 of the control word (See "CONTROL REGISTER BIT ASSIGNMENT TABLE").

1. For one MDU, the clock frequency is divided by 2.
2. For two MDU's the clock frequency is divided by 4.
3. For 3 or 4 MDU's, the clock frequency is divided by 8.

OPERATION

1. Initialization and Controls

The CDP1855 must be cleared by a low on pin 2 during power-on which prevents bus contention problems at the Y_L, Y_R and Z_L, Z_R terminals and also resets the sequence counters and the shift pulse generator.

Prior to loading any other registers the control register must be loaded to specify the number of MDU's being used (See "CONTROL REGISTER BIT ASSIGNMENT TABLE").

Once the number of devices has been specified and the sequence counters cleared with a clear pulse or bit 6 of the control word, the X, Y, and Z registers can be loaded as defined in the "CONTROL TRUTH TABLE". All bytes of the X register can be loaded, then all bytes of the Y, and then all bytes of the Z, or they can be loaded randomly. Successive loads to a given register will always proceed sequentially from the most significant byte to the least significant byte, as previously described. Resetting the sequence counters select the most significant MDU. In a four MDU system, loading all MDU's results in the sequence counter pointing to the first MDU again. In all other configurations (1, 2, or 3 MDU's), the sequence counter must be reset prior to each series of register reads or writes.

2. Divide Operation

For the divide operation, the divisor is loaded in the X register. The dividend is loaded in the Y and Z registers with the more significant half in the Y register and the less significant half in the Z register. These registers may be loaded in any order, and after loading is completed, a control word is loaded to specify a divide operation and the number of MDU's and also to reset the sequence counters and Y or Z register and select the clock option if desired. Clearing the sequence counters with bit 6 will set the MDU's up for reading the results.

The X register will be unaltered by the operation. The quotient will be in the Z register while the remainder will be in the Y register. An overflow will be indicated by the C.O.O.F. of the most significant MDU and can also be determined by reading the status byte.

While the CDP1855 is specified to perform 16 by 8-bit divides, if the quotient of a divide operation exceeds the size of the Z register(s) (8N-bits - where N is the number of

cascaded CDP1855's) the overflow bit in the Status Register will be set. Neither the quotient in Z nor the remainder in Y will represent a valid answer. This will always be the result of a division performed when the divisor (X) is equal to or greater than the most significant 8N-bits of the dividend (Y).

The MDU can still be used for such computations if the divide is done in two steps. The dividend is split into two parts—the more significant 8N-bits and the less significant 8N-bits—and a divide done on each part. Each step yields an 8N-bit result for a total quotient of 16N-bits.

The first step consists of dividing the more significant 8N-bits by the divisor. This is done by clearing the Y register(s), loading the Z register(s) with the more significant 8N-bits of the dividend, and loading the X register(s) with the divisor. A division is performed and the resultant value in Z represents the more significant 8N-bits of the final quotient. The Z register(s) value must be unloaded and saved by the processor.

A second division is performed using the remainder from the first division (in Y) as the more significant 8N-bits of the dividend and the less significant half of the original dividend loaded into the Z register. The divisor in X remains unaltered and is, by definition, larger than the remainder from the first division which is in Y. The resulting value in Z becomes the less significant 8N-bits of the final quotient and the value in Y is, as usual, the remainder.

Extending this technique to more steps allows division of any size number by an 8N-bit divisor.

Note that division by zero is never permitted and must be tested for and handled in software.

The following example illustrates the use of this algorithm.

Example:

Assume three MDU's capable of a by 24-bit division. The problem is to divide 00F273,491C06H by 0003B4H.

Step 1:	000000	,	00F273	/	0003B4	=	000041	R=0001BF
	Y		Z(MS)		X		Z1	Y1
Step 2:	0001BF	,	491C06	/	0003B4	=	78C936	R=00000E
	Y1		Z(LS)		X		Z2	Y2
Result:	000041	,	78C936				R=00000E	
	Z1		Z2				Y2	

CDP1855, CDP1855C

OPERATION (Cont'd)

The Z register can simply be reset using bit 2 of the control word and another divide can be done in order to further divide the remainder.

3. Multiply Operation

For a multiply operation the two numbers to be multiplied are loaded in the X and Z registers. The result is in the Y and

Z register with Y being the more significant half and Z the less significant half. The X register will be unchanged after the operation is completed.

The original contents of the Y register are added to the product of X and Z. Bit 3 of the control word will reset register Y to 0 if desired.

FUNCTIONAL DESCRIPTION OF CDP1855 TERMINALS

CE - CHIP ENABLE (Input):

A high on this pin enables the CDP1855 MDU to respond to the select lines. All cascaded MDU's must be enabled together. CE also controls the tristate $\overline{C.O./O.F.}$, output of the most significant MDU.

CLEAR (Input):

The CDP1855 MDU(s) must be cleared upon power-on with a low-on this pin. The clear signal resets the sequence counters, the shift pulse generator, and bits 0 and 1 of the control register.

CTL - CONTROL (Input):

This is an input pin. All CTL pins must be wired together and to the Y_L of the most significant CDP1855 MDU and to the Z_R of the least significant CDP1855 MDU. This signal is used to indicate whether the registers are to be operated on or only shifted.

$\overline{C.O./O.F.}$ - CARRY OUT/OVER FLOW (Output):

This is a tristate output pin. It is the CDP1855 Carry Out signal and is connected to CI (CARRY-IN) of the next more significant CDP1855 MDU, except for on the most significant MDU. On that MDU it is an overflow indicator and is enabled when chip enables is true. A low on this pin indicates that an overflow has occurred. The overflow signal is latched each time the control register is loaded, but is only meaningful after a divide command.

Y_L, Y_R - Y-LEFT, Y-RIGHT:

These are tristate bi-directional pins for data transfer between the Y registers of cascaded CDP1855 MDU's. The Y_R pin is an output and Y_L is an input during a multiply and the reverse is true at all other times. The Y_L pin must be connected to the Y_R pin of the next more significant MDU. An exception is that the Y_L pin of the most significant CDP1855 MDU must be connected to the Z_R pin of the least significant MDU and to the CTL pins of all MDU's. Also the Y_R pin of the least significant MDU is tied to the Z_L pin of the most significant MDU.

Z_L, Z_R - Z-LEFT, Z-RIGHT:

These are tristate bi-directional pins for data transfers between the "Z" registers of cascaded MDU's. The Z_R pin is an output and Z_L is an input during a multiply and the reverse is true at all other times. The Z_L pin must be tied to the Y_R pin of the next more significant MDU. An exception is that the Z_L pin of the most significant MDU must be connected to the Y_R pin of the least significant MDU. Also, the Z_R pin of the least significant MDU is tied to the Y_L of the most significant MDU.

SHIFT - SHIFT CLOCK:

This is a tristate bi-directional pin. It is an output on the most significant MDU. And an input on all other MDU's. It provides the MDU system timing pulses. All SHIFT pins must be connected together for cascaded operation. A maximum of the $8N + 1$ shifts are required for an operation where "N" equals the number of MDU devices that are cascaded.

CLK - CLOCK (Input):

This pin should be grounded on all but the most significant MDU. There is an optional reduction of clock frequency available on this pin if so desired, controlled by bit 7 of the control byte.

STB - STROBE (Input):

When RD/WE is low data is latched from bus lines on the falling edge of this signal. It may be asynchronous to the clock. Strobe also increments the selected register's sequence counter during reads and writes. TPB would be used in CDP1800 systems.

RD/WE - READ/WRITE ENABLE (Input):

This signal defines whether the selected register is to be read from or written to. In 1800 systems use \overline{MRD} if MDU's are addressed as I/O devices, \overline{MWR} is used if MDU's are addressed as memory devices.

RA2, RA1, RA0 - REGISTER ADDRESS (Input):

These input signals define which register is to be read from or written to. It can be seen in the "CONTROL TRUTH TABLE" that RA2 can be used as a chip enable. It is identical to the CE pin, except only CE controls the tristate $\overline{C.O./O.F.}$ on the most significant MDU. In 1800 systems use N lines if MDU's are used as I/O devices, use address lines or function of address lines if MDU's are used as memory devices.

BUS 0 - BUS 7 - BUS LINES:

Tristate bi-directional bus for direct interface with CDP1800 series and other 8-bit microprocessors.

Z_R - Z-RIGHT:

See Pin 6.

Y_R - Y-RIGHT:

See Pin 5.

CI - CARRY IN (Input):

This is an input for the carry from the next less significant MDU. On the least significant MDU it must be high (V_{DD}) on all others it must be connected to the \overline{CO} pin of the next less significant MDU.

CN1, CN0 - CHIP NUMBER (Input):

These two input pins are wired high or low to indicate the MDU position in the cascaded chain. Both are high for the most significant MDU regardless of how many CDP1855 MDU's are used. Then CN1 = high and CN0 = low for the next MDU and so forth.

V_{SS} - GROUND:

Power supply line.

V_{DD} - V+:

Power supply line.


CDP1855, CDP1855C

CONTROL TRUTH TABLE

INPUTS*						RESPONSE
CE	RA2 (N2)	RA1 (N1)	RA0 (N0)	RD/ \overline{WE} (MRD)	STB (TPB)	
0	X	X	X	X	X	NO ACTION (BUS FLOATS)
X	0	X	X	X	X	NO ACTION (BUS FLOATS)
1	1	0	0	1	X	X TO BUS } INCREMENT SEQUENCE
1	1	0	1	1	X	Z TO BUS } COUNTER WHEN
1	1	1	0	1	X	Y TO BUS } STB AND RD = 1
1	1	1	1	1	X	STATUS TO BUS
1	1	0	0	0	1	LOAD X FROM BUS } INCREMENT
1	1	0	1	0	1	LOAD Z FROM BUS } SEQUENCE
1	1	1	0	0	1	LOAD Y FROM BUS } COUNTER
1	1	1	1	0	1	LOAD CONTROL REGISTER
1	1	X	X	0	0	NO ACTION (BUS FLOATS)

* () = 1800 system signals. 1 = High Level, 0 = Low Level, X = High or Low Level.

CONTROL REGISTER BIT ASSIGNMENT TABLE



STATUS REGISTER

Status Byte	
Bit	7 6 5 4 3 2 1 0
Output	0 0 0 0 0 0 0 O.F.
	O.F. = 1 if overflow (only valid after a divide has been done)

NOTE: Bits 1 — 7 are read as 0 always

CDP1855, CDP1855C

DELAY NEEDED WITH AND WITHOUT PRESCALER

8N+1 Shifts/Operation at 1 Clock Cycle/Shift
 N = Number of MDU's S = Shift Rate

Number of MDU's	No Prescaler		With Prescaler		
	Shifts = 8N+1 Needed	Machine Cycles Needed*	Shifts = S (8N+1) Needed	Machine Cycles Needed*	Shift Rate
1	9	2 (1 NOP)	18	3 (1 NOP)	2
2	17	2 (1 NOP)	68	9 (3 NOPs)	4
3	25	3 (1 NOP)	200	25 (9 NOPs)	8
4	33	4 (2 NOPs)	264	33 (11 NOPs)	8

*NOP instruction is shown for machine cycles needed (3/NOP). Other instructions may be used.

CDP1855 INTERFACING SCHEMES




Fig. 3 - Required connection for memory mapped addressing of the MDU.




Fig. 4 - Interfacing the CDP1855 to an 8085 microprocessor as an I/O device.

CDP1855, CDP1855C

PROGRAMMING EXAMPLE FOR MULTIPLICATION

For a 24-bit x 24-bit multiply using the system shown in Figure 5, the following is an assembly listing of a program to multiply 201F7C₁₆ by 723C09₁₆:

```

MEMORY LOCATION      OP CODE      LINE NO.      ASSEMBLY LANGUAGE
0000      F830;      0001      LDI 030H
0002      A2;      0002      PLO R2          ..LOAD 30 INTO R2.0
0003      FB00;      0003      LDI 00H
0005      B2;      0004      PHI R2          ..LOAD 00 INTO R2.1 (R2=0030)
0006      6758;      0005      OUT 7; DC 058H ..LOAD CONTROL REGISTERS
0008      ;      0006      ..SPECIFYING THREE MDU'S,
0008      ;      0007      ..RESET THE Y REGISTER AND
0008      ;      0008      ..SEQUENCE COUNTER
0008      6420;      0009      OUT 4; DC 020H ..LOAD MSB OF X REGISTER
000A      ;      0010      ..WITH 20
000A      641F;      0011      OUT 4; DC 01FH ..LOAD NEXT MSB OF X REG
000C      ;      0012      ..WITH 1F
000C      647C;      0013      OUT 4; DC 07CH ..LOAD LSB OF X REGISTER
000E      ;      0014      ..WITH 7C
000E      6572;      0015      OUT 5; DC 072H ..LOAD MSB OF Z REGISTER
0010      ;      0016      ..WITH 72
0010      653C;      0017      OUT 5; DC 03CH ..LOAD NEXT MSB OF Z REG
0012      ;      0018      ..WITH 3C
0012      6509;      0019      OUT 5; DC 09H  ..LOAD LSB OF Z REGISTER
0014      ;      0020      ..WITH 09
0014      6759;      0021      OUT 7; DC 059H ..LOAD CONTROL REGISTERS
0016      ;      0022      ..RESETTING Y REGISTERS
0016      ;      0023      ..AND SEQUENCE COUNTERS
0016      ;      0024      ..AND STARTING MULTIPLY
0016      ;      0025      ..OPERATION

                        DELAY FOR MULTIPLY TO FINISH
0016      E2;      0026      SEX R2
0017      6E60;      0027      INP 6; IRX          ..MSB OF RESULTS IS STORED
0019      ;      0028      ..AT LOCATION 0030
0019      6E60;      0029      INP 6; IRX
001B      6E60;      0030      INP 6; IRX
001D      6D60;      0031      INP 5; IRX
001F      6D60;      0032      INP 5; IRX
0021      6D;      0033      INP 5
0022      ;      0034      ..COMPLETE LOADING RESULT
0022      ;      0035      ..INTO MEMORY LOCATIONS
0022      ;      0036      ..0030 TO 0035
0022      3022;      0037      STOP BR STOP      ..RESULTS=0E558DBA2B5C
0024      ;      0038      END
0000
    
```

The result of 201F7C₁₆ x 723C09₁₆ is 0E558DBA2B5C = 15760612797276₁₀. It will be stored in memory as follows:

LOC	BYTE
0030	0E
31	55
32	8D
33	BA
34	2B
35	5C

BEFORE MULTIPLY

	MDU1	MDU2	MDU3
Register X	20	1F	7C
Register Y	00	00	00
Register Z	72	3C	09

AFTER MULTIPLY

	MDU1	MDU2	MDU3
Register X	20	1F	7C
Register Y	0E	55	8D
Register Z	BA	2B	5C

CDP1855, CDP1855C

PROGRAMMING EXAMPLE FOR DIVISION

MEMORY LOCATION	OP CODE	LINE NO.	ASSEMBLY LANGUAGE
0000	;	0001	.. Program example for a 16 bit by 8 bit divide using 1 CDP1855 MDU
0000	;	0002	.. Gives a 16 bit answer with 8 bit remainder
0000	;	0003	
0000	68C22000;	0004	RLDI R2,2000H .. Answer is stored at 2000 hex
0004	;	0005	.. Register 2 points to it
0004	68C33000;	0006	RLDI R3,3000H .. Dividend is stored at 3000 hex
0008	;	0007	.. Register 3 points to it
0008	68C44000;	0008	RLDI R4,4000H .. Divisor is stored at 4000 hex
000C	;	0009	.. Register 4 points to it
000C	E067F0;	0010	
000F	;	0011	SEX R0; OUT 7; DC 0F0H .. Write to the control register to use
000F	;	0012	.. clock / 2; 1 MDU; reset sequence
000F	;	0013	.. counter; and no operation
000F	E464;	0014	
0011	;	0015	SEX R4; OUT 4 .. Load the divisor into the X register
0011	E06600;	0016	
0014	E365;	0017	SEX R0; OUT 6; DC 0 .. Load 0 into the Y register
0016	;	0018	SEX R3; OUT 5 .. Load the most significant 8 bits of
0016	;	0019	.. the dividend into the Z register
0016	E067F2;	0020	
0019	;	0021	SEX R0; OUT 7; DC 0F2H .. Do the first divide, also resets the
0019	;	0022	.. sequence counter
0019	E26D60;	0023	
001C	;	0024	SEX R2; INP 5; IRX .. Read and store the most significant
001C	;	0025	.. 8 bits of the answer at 2000 hex
001C	E067F0;	0026	
001F	;	0027	SEX R0; OUT 7; DC 0F0H .. Reset the sequence counter
001F	E365;	0028	
0021	;	0029	SEX R3; OUT 5 .. Load the 8 least significant 8 bits
0021	;	0030	.. of the original dividend into the Z
0021	;	0031	.. register
0021	E067F2;	0032	
0024	;	0033	SEX R0; OUT 7; DC 0F2H .. Do the second division
0024	E26D60;	0034	
0027	;	0035	SEX R2; INP 5; IRX .. Read and store the least significant
0027	;	0036	.. 8 bits of the answer at 2001 hex
0027	6E;	0037	INP 6 .. Read and store the remainder at 2002
0028	;	0038	.. hex
0000	;		

CDP1855, CDP1855C




Fig. 5 - Cascading three MDU's (CDP1855) in an 1800 system with MDU's being accessed as I/O ports in programming example.




Fig. 6 - Cascading four MDU's (CDP1855).

CDP1855, CDP1855C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20\text{ ns}$, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100\text{ pF}$ (See Fig. 7)

CHARACTERISTIC*	V _{DD} (V)	LIMITS						UNITS
		CDP1855			CDP1855C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	

Operation Timing

Maximum Clock Frequency+		5	3.2	4	—	3.2	4	—	MHz
		10	6.4	8	—	—	—	—	
Maximum Shift Frequency (1 Device) Δ		5	1.6	2	—	1.6	2	—	MHz
		10	3.2	4	—	—	—	—	
Minimum Clock Width	t _{CLK0}	5	—	100	150	—	100	150	ns
	t _{CLK1}	10	—	50	75	—	—	—	
Minimum Clock Period	t _{CLK}	5	—	250	312	—	250	312	ns
		10	—	125	156	—	—	—	
Clock to Shift Prop. Delay	t _{CSH}	5	—	200	300	—	200	300	ns
		10	—	100	150	—	—	—	
Minimum C.I. to Shift Setup	t _{SU}	5	—	50	67	—	50	67	ns
		10	—	25	33	—	—	—	
C.O. from Shift Prop. Delay	t _{PLH}	5	—	450	600	—	450	600	ns
	t _{PHL}	10	—	225	300	—	—	—	
Minimum C.I. from Shift Hold	t _H	5	—	50	75	—	50	75	ns
		10	—	25	40	—	—	—	
Minimum Register Input Setup	t _{SU}	5	—	-20	10	—	-20	10	ns
		10	—	-10	10	—	—	—	
Register after Shift Delay	t _{PLH}	5	—	400	600	—	400	600	ns
	t _{PHL}	10	—	200	300	—	—	—	
Minimum Register after Shift Hold	t _H	5	—	50	100	—	50	100	ns
		10	—	25	50	—	—	—	
C.O. from C.I. Prop. Delay	t _{PLH}	5	—	100	150	—	100	150	ns
	t _{PHL}	10	—	50	75	—	—	—	
Register from C.I. Prop. Delay	t _{PLH}	5	—	80	120	—	80	120	ns
	t _{PHL}	10	—	40	60	—	—	—	

•Maximum limits of minimum characteristics are the values above which all devices function.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

+Clock frequency and pulse width are given for systems using the internal clock option of the CDP1855. Clock frequency equals shift frequency for systems not using the internal clock option.

Δ Shift period for cascading of devices is increased by an amount equal to the $\overline{C.I.}$ to $\overline{C.O.}$ Prop. Delay for each device added.




Fig. 7 - Operation timing diagram.

CDP1855, CDP1855C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF (See Fig. 8)

CHARACTERISTIC	V _{DD} (V)	LIMITS						UNITS
		CDP1855			CDP1855C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	

Write Cycle

CHARACTERISTIC	Symbol	5	—	50	75	—	50	75	UNITS
Minimum Clear Pulse Width	$t_{\overline{\text{CLR}}}$	10	—	25	40	—	—	—	
Minimum Write Pulse Width	t_{WW}	5	—	150	225	—	150	225	
		10	—	75	115	—	—	—	
Minimum Data-In Setup	t_{DSU}	5	—	-75	0	—	-75	0	
		10	—	-40	0	—	—	—	
Minimum Data-In-Hold	t_{DH}	5	—	50	75	—	50	75	
		10	—	25	40	—	—	—	
Minimum Address to Write Setup	t_{ASU}	5	—	50	75	—	50	75	
		10	—	25	40	—	—	—	
Minimum Address after Write Hold	t_{AH}	5	—	50	75	—	50	75	
		10	—	25	40	—	—	—	

•Maximum limits of minimum characteristics are the values above which all devices function.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.




Fig. 8 - Write timing diagram.

92CM-34841

CDP1855, CDP1855C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20\text{ ns}$, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100\text{ pF}$ (See Fig. 9)

CHARACTERISTIC*	V _{DD} (V)	LIMITS						UNITS
		CDP1855			CDP1855C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	

Read Cycle

CHARACTERISTIC	Symbol	5	—	200	300	—	200	300	ns
CE to Data Out Active	t _{CDO}	10	—	100	150	—	—	—	
		5	—	300	450	—	300	450	
CE to Data Access	t _{CA}	10	—	150	225	—	—	—	
		5	—	300	450	—	300	450	
Address to Data Access	t _{AA}	10	—	150	225	—	—	—	
		5	50	150	225	50	150	225	
Data Out Hold after CE	t _{DOH}	10	25	75	115	—	—	—	
		5	50	150	225	50	150	225	
Data Out Hold after Read	t _{DOH}	10	25	75	115	—	—	—	
		5	—	200	300	—	200	300	
Read to Data Out Active	t _{RDO}	10	—	100	150	—	—	—	
		5	—	200	300	—	200	300	
Read to Data Access	t _{RA}	10	—	100	150	—	—	—	
		5	50	200	300	50	200	300	
Strobe to Data Access	t _{SA}	10	25	100	150	—	—	—	
		5	—	150	225	—	150	225	
Minimum Strobe Width	t _{SW}	10	—	75	115	—	—	—	

*Maximum limits of minimum characteristics are the values above which all devices function.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.





Fig. 9 - Read timing diagram.

92CM-31852

CDP1856, CDP1856C, CDP1857, CDP1857C

4-Bit Bus Buffers/Separators



Features:

- Provides easy connection of memory and I/O devices to CDP1800-series microprocessor data bus.
- Non-inverting fully buffered data transfer

The RCA-CDP1856, CDP1856C, CDP1857, and CDP1857C are 4-bit CMOS non-inverting bus separators designed for use in CDP1800-series microprocessor systems. They can be controlled directly by a 1800-series microprocessor without the use of additional components.

The CDP 1856 is designed for use as a bus buffer or separator between the 1800-series microprocessor data bus and memories. The CDP1857 is designed for use as a bus buffer or separator between the 1800-series microprocessor data bus and I/O devices. Both types provide a chip-select (CS) input signal which, when high (1), enables the bus-separator three-state output drivers. The direction of data flow, when enabled, is controlled by the MRD input signal.

In the CDP1856, when the $\overline{\text{MRD}}$ signal = 0 (low), it enables the three-state bus drivers (DB0 — DB3) and outputs data from the DATA-IN terminals to the data bus. When $\overline{\text{MRD}}$ = 1 (high), it disables the three-state bus drivers and enables the three-state data output drivers (DO0-DO3), thus transferring data from the data bus to the DATA-OUT terminals.

In the CDP1857, when $\overline{\text{MRD}}$ = 1, it enables the three state bus drivers (DB0-DB3) and transfers data from the DATA-IN lines onto the data bus. When $\overline{\text{MRD}}$ = 0, it disables the

three-state bus drivers (DB0-DB3) and enables the three-state data output drivers (DO0-DO3), thus transferring data from the data bus to the DATA-OUT terminals.

The CDP1856 or CDP1857 can be used as a bi-directional bus buffer by connecting the corresponding DI and DO terminals (Fig. 2). The $\overline{\text{MRD}}$ output signal from the 1800 series microprocessor has the correct polarity to control the CDP1856 when this device is used as a memory data bus buffer/ separator, or the CDP1857 when it is used as I/O bus buffer/separator. Therefore, the 1800 series microprocessor MRD signal can be connected directly to the $\overline{\text{MRD}}$ input of either device. See Function Tables I and II for use of the CDP1856 as a memory data bus buffer/separator and CDP1857 as an I/O bus buffer/separator.

The CDP1856 and CDP1857 are functionally identical to the CDP1856C and CDP1857C, respectively. The CDP1856 and CDP1857 have a recommended operating-voltage range of 4 to 10.5 volts, and the CDP1856C and CDP1857C have a recommended operating-voltage range of 4 to 6.5 volts. The CDP1856, CDP1856C, CDP1857 and CDP1857C are supplied in 16-lead hermetic, dual-in-line ceramic packages (D suffix), and in 16-lead plastic packages (E suffix).

CDP1857 FUNCTION TABLE I
For I/O Bus Separator Operation

CS	$\overline{\text{MRD}}$	DATA BUS OUT DB0 — DB3	DATA OUT DO0 — DO3
0	X	HIGH IMPEDANCE	HIGH IMPEDANCE
1	0	HIGH IMPEDANCE	DATA BUS
1	1	DATA IN	HIGH IMPEDANCE

CDP1856 FUNCTION TABLE II
For Memory Data Bus Separator Operation

CS	$\overline{\text{MRD}}$	DATA BUS OUT DB0 — DB3	DATA OUT DO0 — DO3
0	X	HIGH IMPEDANCE	HIGH IMPEDANCE
1	0	DATA IN	HIGH IMPEDANCE
1	1	HIGH IMPEDANCE	DATA BUS

CDP1856, CDP1856C, CDP1857, CDP1857C




Fig. 1 — Functional diagrams for CDP1856 and CDP1857.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(All voltage values referenced to V_{SS} terminal)

CDP1856, CDP1857	-0.5 to +11 V
CDP1856C, CDP1857C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

DC INPUT CURRENT, ANY ONE INPUT

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg})

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max.

CDP1856, CDP1856C, CDP1857, CDP1857C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1856 CDP1857		CDP1856C CDP1857C		
	Min.	Max.	Min.	Max.	
Supply-Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1856 CDP1857			CDP1856C CDP1857C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I_{DD}	—	0,5	5	—	1	10	—	5	50	μA
	—	0,10	10	—	10	100	—	—	—	
Output Low Drive (Sink) Current, I_{OL}	0.4	0,5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0,10	10	2.6	5.2	—	—	—	—	
Output High Drive (Source Current), I_{OH}	4.6	0,5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0,10	10	-2.6	-5.2	—	—	—	—	
Output Voltage Low-Level [•] , V_{OL}	—	0,5	5	—	0	0.1	—	0	0.1	V
	—	0,10	10	—	0	0.1	—	—	—	
Output Voltage High-Level [•] , V_{OH}	—	0,5	5	4.9	5	—	4.9	5	—	V
	—	0,10	10	9.9	10	—	—	—	—	
Input Low Voltage, V_{IL}	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5,9.5	—	10	—	—	3	—	—	—	
Input High Voltage, V_{IH}	0.5,9.5	—	5	3.5	—	—	3.5	—	—	V
	0.5,9.5	—	10	7	—	—	—	—	—	
Input Leakage Current, I_{IN}	Any Input	0,5	5	—	—	± 1	—	—	± 1	μA
		0,10	10	—	—	± 1	—	—	—	
Operating Current, I_{DD1} ■	0,5	0,5	5	—	50	100	—	50	100	μA
	0,10	0,10	10	—	150	300	—	—	—	
Input Capacitance, C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C_{OUT}	—	—	—	—	10	15	—	10	15	pF

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltage.

■ Operating current measured in a CDP1802 system at 3.2 MHz with outputs floating.

• $I_{OL} = I_{OH} = 1 \mu\text{A}$.

CDP1856, CDP1856C, CDP1857, CDP1857C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = \pm 5\%$,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $t_r = t_f = 20\text{ ns}$, $C_L = 100\text{ pF}$

CHARACTERISTIC	V_{DD} (V)	LIMITS				UNITS
		CDP1856 CDP1857		CDP1856C CDP1857C		
		Typ.*	Max.	Typ.*	Max.	
Propagation Delay Time: $\overline{\text{MRD}}$ or CS to DO,	5	150	225	150	225	ns
	10	75	125	—	—	
$\overline{\text{MRD}}$ or CS to DB,	5	150	225	150	225	ns
	10	75	125	—	—	
DI to DB,	5	100	150	100	150	ns
	10	50	75	—	—	
DB to DO	5	100	150	100	150	ns
	10	50	75	—	—	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.




Fig. 2 — Timing diagrams for CDP1856 or CDP1857 (see footnote).

CDP1856, CDP1856C, CDP1857, CDP1857C

TYPICAL APPLICATIONS




Fig. 3 — CDP1856, CDP1857 bidirectional bus buffer operation.





Fig. 4 — CDP1856 and CDP1857 bus separator operation.

CDP1858, CDP1858C, CDP1859, CDP1859C



4-Bit Latch and Decoder Memory Interfaces

Features:

- Provides easy connection of memory devices to CDP1802 microprocessor
- Non-inverting fully buffered data transfer

RCA-CDP1858, CDP1858C, CDP1859, and CDP1859C are CMOS 4-bit latch decode circuits designed for use in CDP1800 series microprocessor systems. These devices have been specifically designed for use as memory-system decoders and interface directly with the 1800-series microprocessor multiplexed address bus at maximum clock frequency.

The CDP1858 and CDP1859 are functionally identical to the CDP1858C and CDP1859C, respectively. The CDP1858 and CDP1859 have a recommended operating-voltage range of 4 to 10.5 volts, and the CDP1858C and CDP1859C have a recommended operating-voltage range of 4 to 6.5 volts.

The CDP1858 interfaces the 1800-series microprocessor address bus and up to 32 CDP1822 256 x 4 RAM's to provide a 4K byte RAM system. No additional components are required. The CDP1858 generates the chip selects required by the CDP1822 RAM. The chip select outputs are a function of the address bits connected to inputs MA0 through MA3.


The MA0-MA3 address bits are latched at the trailing edge of TPA (generated by the CDP1802). When $\overline{\text{ENABLE}}=1$ (V_{DD}), the CS outputs=0 (V_{SS}), and the CE outputs=1. When $\overline{\text{ENABLE}}=0$, the outputs are enabled and correspond to the binary decode of the inputs. The $\overline{\text{ENABLE}}$ input can be used for memory system expansion.

The CDP1858 is also compatible with non-multiplexed address bus microprocessors. By connecting the CLOCK input to 1 (V_{DD}), the latches are in the data following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1859 interfaces the 1800-series microprocessor address bus and up to 32 CDP1821 1024 x 1 RAM's to

provide a 4K byte RAM system. The CDP1859 generates the chip selects required by the CDP1821 RAM. The chip select outputs are a function of the address bits connected to inputs MA2 and MA3. The address bits connected to inputs MA0 and MA1 are latched by the trailing edge of TPA (generated by the 1800-series microprocessor) to provide the two additional address lines required by the CDP1821 when used in a CDP1800 series microprocessor-based system. When $\overline{\text{ENABLE}}=1$, the CE outputs are 1's; when $\overline{\text{ENABLE}}=0$, and CE outputs are enabled and correspond to the binary decode of the MA2 and MA3 inputs. $\overline{\text{ENABLE}}$ does not affect the latching or state of outputs A8, $\overline{\text{A8}}$, A9, or $\overline{\text{A9}}$.

The CDP1858, CDP1858C, CDP1859, and CDP1859C are supplied in 16-lead, hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 16-lead dual-in-line plastic packages (E suffix).



CDP1859
TERMINAL ASSIGNMENT

CDP1858, CDP1858C, CDP1859, CDP1859C




Fig. 1 — CDP1858 — Functional diagram.




Fig. 2 — CDP1859 — Functional diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} Terminal)

CDP1858, CDP1859	-0.5 to +11 V
CDP1858C, CDP1859C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

DC INPUT CURRENT, ANY ONE INPUT

POWER DISSIPATION PER PACKAGE (P_D):

For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T _A = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPES D, H	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg})

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.

CDP1858, CDP1858C, CDP1859, CDP1859C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range.

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1858 CDP1859		CDP1858C CDP1859C		
	Min.	Max.	Min.	Max.	
Supply-Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O	V_{IN}	V_{DD}	CDP1858 CDP1859			CDP1858C CDP1859C			
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I_{DD}	—	0,5	5	—	0.1	10	—	5	50	μA
	—	0,10	10	—	1	100	—	—	—	
Output Low Drive (Sink) Current, I_{OL}	0.4	0,5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0,10	10	2.6	5.2	—	—	—	—	
Output High Drive (Source Current), I_{OH}	4.6	0,5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0,10	10	-2.6	-5.2	—	—	—	—	
Output Voltage* Low-Level V_{OL}	—	0,5	5	—	0	0.1	—	0	0.1	V
	—	0,10	10	—	0	0.1	—	—	—	
Output Voltage* High-Level V_{OH}	—	0,5	5	4.9	5	—	4.9	5	—	V
	—	0,10	10	9.9	10	—	—	—	—	
Input Low Voltage, V_{IL}	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5,9.5	—	10	—	—	3	—	—	—	
Input High Voltage, V_{IH}	0.5,4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5,9.5	—	10	7	—	—	—	—	—	
Input Leakage Current, I_{IN}	Any Input	0,5	5	—	10^{-4}	± 1	—	10^{-4}	± 1	μA
		0,10	10	—	10^{-4}	± 2	—	—	—	
Operating Current, I_{DDI} ■	—	0,5	5	—	50	100	—	50	100	μA
	—	0,10	10	—	150	300	—	—	—	
Input Capacitance, C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C_{OUT}	—	—	—	—	10	15	—	—	—	pF

*Typical values are for T_A = 25°C and nominal voltage.

• $I_{OL} = I_{OH} = 1 \mu A$.

■ Measured in a CDP1802 or CDP1804 system at 3.2 MHz with open outputs.


CDP1858, CDP1858C, CDP1859, CDP1859C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, See Fig. 3.

CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS
		CDP1858			CDP1858C			
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Minimum Setup Time, Memory Address to Clock, t_{MACL}	5	—	25	40	—	25	40	ns
	10	—	10	25	—	—	—	
Minimum Hold Time, Memory Address After Clock, t_{CLMA}	5	—	0	25	—	0	25	ns
	10	—	0	10	—	—	—	
Minimum Clock Pulse Width, t_{CLCL}	5	—	50	75	—	50	75	ns
	10	—	25	40	—	—	—	
Propagation Delay Times:								ns
Clock to Outputs, t_{CLO}	5	—	150	225	—	150	225	
	10	—	75	125	—	—	—	
Memory Address to Outputs, t_{MAO}	5	—	150	225	—	150	225	
	10	—	75	125	—	—	—	
ENABLE to Outputs, t_{EO}	5	—	125	200	—	125	200	
	10	—	65	100	—	—	—	

Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.

Maximum limits of minimum characteristics are the values above which all devices function.



92CM-31956

Fig. 3 — CDP1858 timing diagram.

CDP1858, CDP1858C, CDP1859, CDP1859C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, See Fig. 4.

CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS
		CDP1859			CDP1859C			
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Minimum Setup Time, Memory Address to Clock, t_{MACL}	5	—	25	40	—	25	40	ns
	10	—	10	25	—	—	—	
Minimum Hold Time, Memory Address After Clock, t_{CLMA}	5	—	0	25	—	0	25	ns
	10	—	0	10	—	—	—	
Minimum Clock Pulse Width, t_{CLCL}	5	—	50	75	—	50	75	ns
	10	—	25	40	—	—	—	
Propagation Delay Times:								ns
Clock to Address, t_{CLA}	5	—	125	200	—	125	200	
	10	—	65	100	—	—	—	
Clock to <u>CHIP ENABLE</u> , t_{CLCE}	5	—	175	275	—	175	275	
	10	—	90	140	—	—	—	
Memory Address to Address, t_{MAA}	5	—	100	150	—	100	150	
	10	—	50	75	—	—	—	
Memory Address to <u>CHIP ENABLE</u> , t_{MACE}	5	—	150	225	—	150	225	
	10	—	75	125	—	—	—	
<u>ENABLE</u> to <u>CHIP ENABLE</u> , t_{ECE}	5	—	125	200	—	125	200	
	10	—	65	100	—	—	—	

Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.
 Maximum limits of minimum characteristics are the values above which all devices function.




Fig. 4 — CDP1859 timing diagram.

CDP1858, CDP1858C, CDP1859, CDP1859C

CDP1858 DECODE TRUTH TABLE

ENABLE	DATA INPUTS		CS0	CS1	CS2	CS3	CE0	CE1	CE2	CE3
	MA1	MA0								
0	0	0	1	0	0	0	NOT AFFECTED BY MA1, MA0			
0	0	1	0	1	0	0				
0	1	0	0	0	1	0				
0	1	1	0	0	0	1				
	MA3	MA2								
0	0	0	NOT AFFECTED BY MA3, MA2				0	1	1	1
0	0	1					1	0	1	1
0	1	0					1	1	0	1
0	1	1					1	1	1	0
1	X	X	0	0	0	0	1	1	1	1

X = MA3, MA2, MA1, MA0 DON'T CARE

CDP1859 DECODE TRUTH TABLE

ENABLE	DATA INPUTS		A8	A9	A8	A9	CE0	CE1	CE2	CE3
	MA0	MA1								
0	0	0	0	0	1	1	NOT AFFECTED BY MA1, MA0			
0	0	1	0	1	1	0				
0	1	0	1	0	0	1				
0	1	1	1	1	0	0				
	MA3	MA2								
0	0	0	NOT AFFECTED BY MA3, MA2				0	1	1	1
0	0	1					1	0	1	1
0	1	0					1	1	0	1
0	1	1					1	1	1	0
1	X	X	NOT AFFECTED BY ENABLE				1	1	1	1

X = MA3, MA2, MA1, MA0 DON'T CARE

CDP1858, CDP1858C, CDP1859, CDP1859C




Fig. 5 — 4K byte RAM system using the CDP1858 and CDP1822.





Fig. 6 — 4K byte RAM system using the CDP1859, CDP1856, and CDP1821.

CMOS 8-Bit Programmable Frequency Generator

Features:

- Directly interfaces with CDP1800-series microprocessors
- 256 possible programmable frequencies
- Two clock input predividers ($\div 4$ and $\div 8$)
- Gated square-wave output
- Single 4 to 10.5 V supply



The RCA-CDP1863 and CDP1863C CMOS integrated circuits are programmable frequency generators designed to produce 256 possible frequencies from a single-frequency input clock. They will interface directly with the CDP1800-series microprocessor as shown in the system diagram (see Fig. 1).

The CDP1863 and CDP1863C consist of a programmable up-counter and an 8-bit latch (see Fig. 2). An input clock is predivided by a fixed internal counter chain in addition to the programmable counter. The final stage of the device divides the output of the up-counter by two to provide a square-wave output. The input clock may be applied to either of two inputs; CLK1 provides a divide-by-four predivide, and CLK2 a divide-by-eight. The unused input must be tied to V_{DD} to avoid interference with the true clock. After the programmable up-counter has reached its maximum count, the next predivided clock pulse will cause it to go to zero. At this time, the output flip-flop toggles and the load flip-flop is turned on. The output of the load flip-flop is fed into the NOR gates which allow the divide rate stored in the 8-bit latch to preset the up-counter. Before the next predivided clock pulse clocks this up-counter, the load flip-flop is reset and the NOR gates are turned off. The counter then re-

sumes its up-count. The data at the eight data inputs is latched into the device by the high-to-low transition of CLK1, when STR(STROBE) is high, or by the high-to-low transition of STR, when CLK1 is high.

When using CLK2, CLK1 must be tied to V_{DD} to permit the STR input to generate the internal latch clock. The 8-bit data in the latch determines the divide rate of the programmable up-counter in the device. This rate may range from divide-by-one to divide-by-256.

A low level on the $\overline{\text{RESET}}$ input resets the up-counter, predividers, and flip-flops, and forces an initial state into the 8-bit data latch. This initial state provides a fixed divide rate for the device prior to running the system. A high level on the $\overline{\text{RESET}}$ input enables the up-counter, predividers, and flip-flops and allows programming a new divide rate into the device.

The CDP1863 and CDP1863C are functionally identical. They differ in that the CDP1863 has an operating voltage range of 4 to 10.5 volts and the CDP1863C has an operating voltage range of 4 to 6.5 volts. Both are supplied in 16-lead hermetic dual-in-line ceramic packages (D suffix) and in 16-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Typical CDP1800-series microprocessor system using the CDP1863 and CDP1863C.

CDP1863, CDP1863C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):

(Voltage referenced to V_{SS} Terminal)

CDP1863	-0.5 to +11 V
CDP1863C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} + 0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW

For T_A = -55 to +100°C (PACKAGE TYPE D) 500 mW

For T_A = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to +125°C

PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1863			CDP1863C			
				MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Quiescent Device Current, I _L	—	—	5	—	50	250	—	50	250	μA
	—	—	10	—	250	500	—	—	—	
Output Low Drive (Sink) Current, I _{OL}	0.4	0.5	5	1.6	2.2	—	1.6	2.2	—	mA
	0.4	0.10	10	3	3.6	—	—	—	—	
Output High Drive (Source) Current, I _{OH}	4.5	0.5	5	-1	-1.6	—	-1	-1.6	—	mA
	9.5	0.10	10	-3	-3.6	—	—	—	—	
Output Voltage Low-Level, V _{OL}	—	0.5	5	—	0	0.05	—	0	0.05	V
	—	0.10	10	—	0	0.05	—	—	—	
Output Voltage High-Level, V _{OH}	—	0.5	5	4.95	5	—	4.95	5	—	V
	—	0.10	10	9.95	10	—	—	—	—	
Input Low Voltage, V _{IL}	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5,9.5	—	10	—	—	3	—	—	—	
Input High Voltage, V _{IH}	0.5,4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5,9.5	—	10	7	—	—	—	—	—	
Input Leakage Current, I _{IN}	Any	0.5	5	—	±0.1	±1	—	±0.1	±1	μA
	Input	0.10	10	—	±0.1	±1	—	—	—	
Operating Current I _{DD1} ‡	—	0.5	5	—	0.67	1	—	0.67	1	mA
	—	0.10	10	—	3.5	4.5	—	—	—	

*Typical values are for T_A = 25°C

†Measured with CLK1=2 MHz, total divide rate of 8, C_L = 50 pF.

‡Measured with CLK1=4 MHz, total divide rate of 8, C_L = 50 pF.

CDP1863, CDP1863C

OPERATING CONDITIONS at $T_A = 25^\circ C$ Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

CHARACTERISTIC	LIMITS				UNITS
	CDP1863		CDP1863C		
	MIN.	MAX.	MIN.	MAX.	
Supply-Voltage Range (At $T_A = \text{Full Package-Temperature Range}$)	4	10.5	4	6.5	V
Recommended Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V
Input Signal Rise and Fall Time, t_r, t_f	—	5	—	5	μs




Fig. 2 — Block diagram for the CDP1863 and CDP1863C.

SIGNAL DESCRIPTIONS

CLK1, CLK2

Input clock which is divided-down by the device to provide an output frequency. The divide rate of the device is composed of a fixed predivide, the programmable divider, and a divide-by-two output flip-flop which provides a square-wave output. CLK1 is pre-divided by four and CLK2 is pre-divided by eight. The unused CLOCK input must be tied to V_{DD} to avoid interference with the true CLOCK signal. CLK1 may also be used to latch the eight data inputs.

OUT

Square-wave output which is the result of the divided-down input CLOCK. The OUTPUT toggles after the programmable up-counter reaches its maximum value and goes to zero. OUT is held low when OE is low.

OE

A high on this input allows OUT to toggle freely. A low on OE holds OUT low.

CDP1863, CDP1863C

SIGNAL DESCRIPTIONS (Cont'd.)

D10-D17

Data inputs for programming the divide rate of the device. The divide rates programmed into the device are inversely proportional to the output frequencies generated. For example, programming the device with 00_{16} causes the programmable up-counter to divide by one, providing the maximum output frequency for any given input clock. Programming an FF_{16} results in the maximum divide rate and the minimum output frequency. To determine the frequency generated by a given programmed divide rate, divide the input clock frequency by the decimal equivalent of the programmed divide rate plus one, times the fixed predivide which is 8 for CLK1 or 16 for CLK2:

$$\text{Input Clock Frequency} / [(\text{Programmed Divide Rate} + 1)_{10} (\text{Fixed Predivide})]$$

STR

Positive pulse used to latch data at the eight inputs into the device. This pulse is gated with CLK1 to form the internal latch clock. When CLK1 is the input clock, the STR input

must be positive during the high-to-low transition of CLK1. When CLK2 is the input clock, CLK1 must be tied to V_{DD} so that the STR input produces the latch clock.

RESET

A low on the **RESET** input resets all the stages of the predividers and the programmable up-counter and sets an initial divide rate into the latch. This is to provide a standard initial divide rate at the moment the system begins running. A high on **RESET** enables the counter to run freely and allows programming a new divide rate. The initial state of the up-counter is a divide-by-54 resulting in a total divide rate of 432, after 1024 clock pulses when using CLK1, and 864, after 2048 clock pulses when using CLK2.

V_{DD}

Positive supply voltage.

V_{SS}

Negative supply voltage; ground.

APPLICATION

The programmable frequency generator is directly compatible with the CDP1802 CMOS microprocessor. In Fig. 1 a simple CDP1802 system using this device is shown. TPB may be used as the input clock. At typical CDP1802 system clock frequencies, using TPB as an input to CLK1 results in nearly every possible output of the device being in the audio range. The Q output of the CDP1802 may be used as the OUTPUT ENABLE (OE) of the device. The eight data inputs are connected to the bidirectional data bus which allows the system memory to provide divide rate data to the device. A single N bit or some decoded output of all the N bits may be used as the STR input to latch data into the device. This involves designating some output instruction of the CDP1802 for providing the STR. The output instruction places the data pointed to by the X register on the bus, while simultaneously pulsing the appropriate N bits. By the internal gating of TPB and STR, when TPB is fed into CLK1, the resulting latch clock terminates while the data is still valid on the 8-bit bus. If TPB is fed into CLK2, it is necessary to provide an external AND gate for the appropriate N bits and TPB, to preserve this timing feature. The same signal that feeds the CLEAR input of the CDP1802 may be used as the **RESET** signal to this device.

As an example of programming the frequency generator, assume a 64 instruction is selected as the output code used to program the device. Let machine register E point to the data to be latched. N2 is the only N bit pulsed by a 64 instruction and may be fed directly to the STR input if TPB is fed to CLK1. An EE instruction makes RE the X register. Following this with a 64 instruction puts the data pointed to by RE onto the data bus and raises the N2 bit. TPB, which is within the duration of the N2 pulse, causes the internal latch clock to terminate before the data bus loses validity. The latch in the device continually passes the data inputs through to the outputs of the latch as long as CLK1 and STR are high. Once CLK1 goes low, data is locked in. A 7B instruction then sets the Q line high which, if connected to OE, allows the OUT to toggle at the desired rate.

Code:

```
EE RE is the X register
64 M(E)-BUS N2 pulsed high
7B Q turned on
```

CDP1863, CDP1863C




Fig. 3 — General CLOCK 1 timing diagram.




Fig. 4 — General CLOCK 2 timing diagram.





Fig. 5 — General CDP1800-series microprocessor system timing diagram.

CDP1863, CDP1863C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $C_L = 50\text{ pF}$


CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS
		CDP1863			CDP1863C			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Clock 1 Frequency	t_{CLK1}	5	—	2	—	—	2	MHz
	10	—	—	5	—	—	—	
Clock 2 Frequency	t_{CLK2}	5	—	4	—	—	4	MHz
	10	—	—	8	—	—	—	
Clock 1 Width	t_1	5	250	—	—	250	—	ns
	10	—	100	—	—	—	—	
Clock 2 Width	t_2	5	125	—	—	125	—	ns
	10	—	70	—	—	—	—	
Clock 1 to Clockout	t_{CL1}	5	—	1	1.7	—	1	μs
	10	—	0.3	0.5	—	—	—	
Clock 2 to Clockout	t_{CL2}	5	—	0.9	1.2	—	0.9	μs
	10	—	0.3	0.5	—	—	—	
Reset to Clockout	t_{CLR}	5	—	260	375	—	260	ns
	10	—	130	170	—	—	—	
OE Delay to Clockout	t_{OED}	5	—	110	150	—	110	ns
	10	—	40	70	—	—	—	
Reset Pulse Width	t_{RS}	5	—	120	160	—	120	ns
	10	—	60	90	—	—	—	
Data Setup to Clock 1	t_{DS}	5	—	0	20	—	0	ns
	10	—	0	10	—	—	—	
Data Hold to Clock 1	t_{DH}	5	—	75	100	—	75	ns
	10	—	50	80	—	—	—	
Data Setup to Strobe	t_{DSS}	5	—	0	30	—	0	ns
	10	—	0	30	—	—	—	
Data Hold to Strobe	t_{DHS}	5	—	50	100	—	50	ns
	10	—	40	60	—	—	—	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.



92CM-35035

Fig. 6 — Timing diagram for the CDP1863 and CDP1863C.



CMOS 4-Bit Latch and Decoder Memory Interfaces

Features:

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Interfaces directly with all CDP1800 family CPUs

The RCA-CDP1866, CDP1867, and CDP1868 are CMOS 4-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to eight 4096-bit random-access memories to provide a 4096-byte RAM system. All the necessary chip selects are provided as outputs along with additional enable inputs so that in larger memory systems, the 9-chip 4096-byte blocks can be readily accessed.

These devices are also compatible with non-multiplexed address bus microprocessors.

By connecting the clock input to V_{DD}, the latches are in the

data-following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1866 and CDP1868 are intended for use with 1024-word RAMs and are identical except that in the CDP1868, CE1 and CE2 are latched and CS2 is valid on MWR only. This allows the CDP1868 to be used in a color display system with the CDP1861 and CDP1862 (see Fig. 9). The CDP1867 is intended for use with 4096-word RAMs.

The CDP1866, CDP1867, and CDP1868 are supplied in an 18-lead hermetic dual-in-line ceramic package (D suffix) and an 18-lead plastic package (E suffix). The CDP1866C, CDP1867C, and the CDP1868C are available in chip form (H suffix).





Fig. 1 - CDP1866 used as a high-order address latch decoder.



TERMINAL DIAGRAM
CDP1867

CDP1866, CDP1867, CDP1868

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} Terminal)

CDP1866, CDP1867, CDP1868 -0.5 to 11 V

CDP1866C, CDP1867C, CDP1868C -0.5 to 7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5$ V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 40 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to $+125^\circ\text{C}$

PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{Stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$




Fig. 2 - Functional diagram for the CDP1866.




Fig. 3 - Functional diagram for the CDP1867.




Fig. 4 - Functional diagram for the CDP1868.

CDP1866, CDP1867, CDP1868

OPERATING CONDITIONS at T_A = Full Package-Temperature Range.

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1866, CDP1867, CDP1868		CDP1866C, CDP1867C, CDP1868C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1866, CDP1867, CDP1868			CDP1866C, CDP1867C, CDP1868C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current Current I_{DD}	— —	0,5 0,10	5 10	— —	1 10	10 100	— —	5 —	50 —	μA
Output Low Drive (Sink) Current I_{OL}	0.4 0.5	0,5 0,10	5 10	1.6 2.6	3.2 5.2	— —	1.6 —	3.2 —	— —	mA
Output High Drive (Source) Current I_{OH}	4.6 9.5	0,5 0,10	5 10	-1.15 -2.6	-2.3 -5.2	— —	-1.15 —	-2.3 —	— —	
Output Voltage Low-Level $V_{OL}\ddagger$	— —	0,5 0,10	5 10	— —	0 0	0.1 0.1	— —	0 —	0.1 —	V
Output Voltage High-Level $V_{OH}\ddagger$	— —	0,5 0,10	5 10	4.9 9.9	5 10	— —	4.9 —	5 —	— —	
Input Low Voltage V_{IL}	0.5,4.5 0.5,9.5	— —	5 10	— —	— —	1.5 3	— —	— —	1.5 —	
Input High Voltage V_{IH}	0.5,4.5 0.5,9.5	— —	5 10	3.5 7	— —	— —	3.5 —	— —	— —	
Input Leakage Current I_{IN}	Any Input	0,5 0,10	5 10	— —	— —	± 1 ± 2	— —	— —	± 1 —	μA
Input Capacitance C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C_{OUT}	—	—	—	—	10	15	—	10	15	
Operating Device Current $I_{DD1\Delta}$	0,5 0,10	0,5 0,10	5 10	— —	50 150	100 300	— —	50 —	100 —	μA
Minimum Data Retention Voltage V_{DR}	$V_{DD} = V_{DR}$			—	2	2.4	—	2	2.4	V
Data Retention Current I_{DR}	$V_{DD} = 2.4\text{ V}$			—	0.01	1	—	0.5	5	μA

*Typical values are for $T_A = 25^\circ\text{C}$. $\ddagger I_{OL} = I_{OH} = 1\ \mu\text{A}$.

Δ Operating current is measured at 200 kHz for $V_{DD} = 5\text{ V}$ and 400 kHz for $V_{DD} = 10\text{ V}$, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

CDP1866, CDP1867, CDP1868

TRUTH TABLES FOR THE CDP1866 AND CDP1868

$\overline{\text{MRD}}$ or $\overline{\text{MWR}}$	INPUTS						OUTPUTS			
	CE1	$\overline{\text{CE2}}$	$\overline{\text{CE3}}$	CLK	MA2	MA3	$\overline{\text{CS0}}$	$\overline{\text{CS1}}$	$\overline{\text{CS2}}$	$\overline{\text{CS3}}$
0	1	0	0	1	0	0	0	1	1	1
0	1	0	0	1	1	0	1	0	1	1
0*	1	0	0	1	0	1	1	1	0*	1
0	1	0	0	1	1	1	PREVIOUS STATE			
0	1	0	0	0	X	X	PREVIOUS STATE			
X	X	X	1	X	X	X	1	1	1	1
X	X	1	X	X	X	X	1	1	1	1
X	0	X	X	X	X	X	1	1	1	1
1	X	X	X	X	X	X	1	1	1	1

*In the CDP1868, CS2 will be valid (CS2=0) only if MRW is low, regardless of the polarity of MRD.

INPUTS			OUTPUTS	
CLK	MA0	MA1	A8	A9
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1
0	X	X	PREVIOUS STATE	

$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	MRD or MWR
0	0	1
0	1	1
1	0	1
1	1	0




Fig. 5 - 4096-word by 8-bit random-access memory system using the CDP1866.

CDP1866, CDP1867, CDP1868




Fig. 6 - Typical color display system using the CDP1868.

The CDP1868 can be used in a color display system to write to the refresh RAM and the color map RAM at different address locations, as shown in Fig. 9. Both the refresh RAM and the color map RAM are read from the same address. The purpose of reading from the same address is that when a byte of data from the refresh RAM is sent to the video display controller (CDP1861), an additional 3 bits of color information are needed from the color map RAM for the color generator (CDP1862). In Fig. 9, the bit display data are written into the refresh RAM at 0000-00FF. The color display data are written into the color map RAM at locations 0800-08FF. Both are read at locations 0000-00FF.

CDP1866, CDP1867, CDP1868

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF. See Fig. 8

CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS	
		CDP1866			CDP1866C				
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ		
Minimum Setup Time, Memory Address to CLOCK, t_{MACL}	5 10	—	50 25	75 40	—	50 —	75 —	ns	
Minimum Hold Time, Memory Address After CLOCK, t_{CLMA}	5 10	—	50 25	75 40	—	50 —	75 —		
Minimum CLOCK Pulse Width t_{CLCL}	5 10	—	50 25	75 40	—	50 —	75 —		
Propagation Delay Times:									
Chip Enable to Chip Select, t_{CECS}	5 10	—	150 75	225 125	—	150 —	225 —		
MRD or MRW to Chip Select, t_{MCS}	5 10	—	125 65	200 125	—	125 —	200 —		
CLOCK to Chip Select, t_{CLCS}	5 10	—	175 90	275 150	—	175 —	275 —		
CLOCK to Address, t_{CLA}	5 10	—	125 65	200 125	—	125 —	200 —		
Memory Address to Chip Select, t_{MACS}	5 10	—	150 75	225 125	—	150 —	225 —		
Memory Address to Address, t_{MAA}	5 10	—	80 40	125 60	—	80 —	125 —		

*Typical values are for $T_A = 25^\circ\text{C}$.

ΔMaximum limits of minimum characteristics are the values above which all devices function.




Fig. 8 - CDP1866 timing waveforms.

CDP1866, CDP1867, CDP1868

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF. See Fig. 9

CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS	
		CDP1867			CDP1867C				
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ		
Minimum Setup Time, Memory Address to CLOCK,	t_{MACL}	5	—	50	75	—	50	75	ns
Minimum Hold Time, Memory Address After CLOCK,	t_{CLMA}	10	—	25	40	—	—	—	
Minimum CLOCK Pulse Width	t_{CLCL}	5	—	50	75	—	50	75	
Propagation Delay Times: Chip Enable to Chip Select,	t_{CECS}	5	—	100	150	—	100	150	
MRD or MRW to Chip Select,	t_{MCS}	5	—	80	125	—	80	125	
CLOCK to Address,	t_{CLA}	10	—	125	200	—	125	200	
Memory Address to Address,	t_{MAA}	5	—	75	125	—	75	125	
		10	—	40	60	—	—	—	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .
 ΔMaximum limits of minimum characteristics are the values above which all devices function.





Fig. 9 - CDP1867 timing waveforms.

CDP1866, CDP1867, CDP1868

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF. See Fig. 10

CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS
		CDP1868			CDP1868C			
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ	
Minimum Setup Times:								ns
Chip Enable to CLOCK,	5	—	50	75	—	50	75	
t_{CECL}	10	—	25	40	—	—	—	
Memory Address to CLOCK,	5	—	50	75	—	50	75	
t_{MACL}	10	—	25	40	—	—	—	
Minimum Hold Times:								
Chip Enable After CLOCK,	5	—	50	75	—	50	75	
t_{CLCE}	10	—	25	40	—	—	—	
Memory Address After CLOCK,	5	—	50	75	—	50	75	
t_{CLMA}	10	—	25	40	—	—	—	
Minimum CLOCK Pulse Width,	5	—	50	75	—	50	75	
t_{CLCL}	10	—	25	40	—	—	—	
Propagation Delay Times:								
CLOCK to Chip Select,	5	—	175	275	—	175	275	
t_{CLCS}	10	—	90	150	—	—	—	
Chip Enable to Chip Select,	5	—	150	225	—	150	225	
t_{CECS}	10	—	75	125	—	—	—	
Chip Enable 3 to Chip Select,	5	—	150	225	—	150	225	
t_{C3CS}	10	—	75	125	—	—	—	
MRD or MRW to Chip Select,	5	—	125	200	—	125	200	
t_{MCS}	10	—	65	100	—	—	—	
CLOCK to Address,	5	—	125	200	—	125	200	
t_{CLA}	10	—	65	100	—	—	—	
Memory Address to Chip Select,	5	—	125	200	—	125	200	
t_{MACS}	10	—	65	100	—	—	—	
Memory Address to Address,	5	—	80	120	—	80	120	
t_{MAA}	10	—	40	60	—	—	—	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal.
 ΔMaximum limits of minimum characteristics are the values above which all devices function.




*SEE TRUTH TABLE FOR MRD+MRW
 †CS2 WILL BE VALID (CS2-D) ONLY IF MRW IS LOW REGARDLESS OF MRD SIGNAL POLARITY.

Fig. 10 - CDP1868 timing waveforms.

CDP1869C, CDP1870C, CDP1876C

Advance Information/
Preliminary Data

Video Interface System (VIS)



Features:

- DOT frequency=5.67 MHz (PAL=5.626 MHz). Easily adaptable for RF (antenna) input
- CPU clock independent (1/2 DOT rate provided)
- CPU not involved in screen refresh
- Non-interlaced
- Graphics and motion
- Up to 256 different characters
- Character memory may be any combination of ROM or RAM
- Programmable for 12/24 rows x 20/40 char/row
- 6 x 8 or 6 x 16 char. matrix (6 x 9 for PAL)
- Character generation approach minimizes memory
- PAL and NTSC compatible
- Page memory is accessed as extension of CPU memory during non-display time
- Composite sync, luminance, and chrominance outputs
- Programmable background color
- Hardware scroll capability
- Audio generator (576 selectable tones covering 8 octaves) and white noise generator
- Both tones and white noise can be enveloped from 0 to 0.78 V_{DD} in 16 steps


The RCA-CDP1869C and CDP1870C video interface system is designed for use in CDP1800-Series Microprocessor systems. It consists of the CDP1869C address and sound generator and the CDP1870C color video generator. These two LSI CMOS circuits interface directly with the CDP1802 and CDP1804A microprocessor/microcomputer families.

- External horizontal and vertical sync inputs allow for integration into existing chassis for character-on-picture overlays
- Teletext compatible format
- RGB bond-out option available (CDP1876C)

The VIS offers a variety of formats for the display and modification of data under software control, with either NTSC or PAL compatible output signals. The display device can be a video monitor or a standard TV receiver with an RF modulator. Composite sync, luminance, and chrominance are combined externally to form a single system-output. (With the RGB Bond-Out option [CDP1876C], Red, Green, and Blue outputs are provided to drive the CRT color amplifiers directly.) External sync inputs are also provided to allow picture overlays in existing TV chassis.

A sound output provides white noise and eight octaves of programmable tones. The output amplitude is variable in 16 steps from 0 V to 0.78 V_{DD}. This output is particularly useful in video game applications.

All are supplied in 40-lead hermetic dual-in-line ceramic packages (D suffix) and in 40-lead dual-in-line plastic packages (E suffix).



CDP1869C, CDP1870C, CDP1876C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
 Voltage referenced to V_{SS} Terminal
 CDP1869C, CDP1870C, CDP1876C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA


POWER DISSIPATION PER PACKAGE (P_D):
 For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW
 For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW
 For $T_A = +100$ to 125°C (PACKAGE TYPE D) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE D -55 to $+125^\circ\text{C}$
 PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):
 At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$



92CL-34549

Fig. 1(a) - System diagram using CDP1869C and CDP1870C (Composite Outputs).
 See Fig. 1(b) using CDP1876C (RGB Bond Option Outputs).

CDP1869C, CDP1870C, CDP1876C

RECOMMENDED OPERATING CONDITIONS at T_A=25°C Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD} (V)	LIMITS		UNITS
		CDP1869C CDP1870C		
		Min.	Max.	
Supply-Voltage Range (At T _A =Full Package-Temperature Range)	—	4	6.5	V
Input Voltage Range	—	V _{SS}	V _{DD}	V
Input Signal Rise or Fall Time	t _r , t _f	5	5	μs
Clock Input Frequency (DOT)	f _{CL}	5	5.67 (5.626 PAL)	MHz

STATIC CHARACTERISTICS at T_A=-40 to +85°C, V_{DD} ± 5%, Except as noted

CHARACTERISTIC		CONDITIONS			LIMITS			UNITS
		V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1869C CDP1870C			
					Min.	Typ.*	Max.	
Quiescent Device Current	I _{DD}	—	0, 5	5	—	100	500	μA
Output Low Drive (Sink) Current (Except XTAL)	I _{OL}	0.4	0, 5	5	2	2.4	—	mA
XTAL Output	I _{OL}	0.4	5	5	75	150	—	μA
Output High Drive (Source) Current (Except XTAL)	I _{OH}	4.6	0, 5	5	-1.6	-1.8	—	mA
XTAL Output	I _{OH}	4.6	0	5	-38	-75	—	μA
Output Voltage Low-Level	V _{OL}	—	0, 5	5	—	0	0.05	V
Output Voltage High Level	V _{OH}	—	0, 5	5	4.95	5	—	
Input Low Voltage	V _{IL}	0.5, 4.5	—	5	—	—	1.5	V
Input High Voltage	V _{IH}	0.5, 4.5	—	5	3.5	—	—	
Input Leakage Current	I _{IN}	Any Input	0, 5	5	—	±0.1	±1	μA
3-State Output Leakage Current	I _{OUT}	0, 5	0, 5	5	—	±0.2	±2	μA

*Typical values are for T_A=25°C.

CDP1869C, CDP1870C, CDP1876C

OPERATION

The CPU is clock independent of the VIS and is not involved in screen refresh, although a CPU clock output ($\frac{1}{2}$ DOT rate) is provided. At this clock rate 787 instructions (1080 for PAL) can be executed during non-display time. **PRE-DISPLAY** provides synchronization between the CPU and the VIS. Various system configurations for the CDP1869C/CDP1870C VIS are easily implemented due to:

PAGE MEMORY

- 20 Characters x 12 Lines—Requires 240 Bytes of RAM
- 40 Characters x 24 Lines—Requires 960 Bytes of RAM

Character Memory—Can be RAM or ROM

- 32 Different (or any Combination of) Characters—Requires 256 Bytes (NTSC)
- 64 Different Characters—Requires 512 Bytes (NTSC)
- 128 Different Characters—Requires 1024 Bytes (NTSC)
- 256 Different Characters—Requires 2048 Bytes (NTSC)

Character memory requirements for PAL are the same as NTSC in most alphanumeric applications, but are 12.5% higher for graphics applications due to the larger character matrix (6x9) used for PAL.

Color

Color information may be stored in the two extra bits in each character byte (characters are only six dots wide), providing a choice of up to four colors for each character. With 128 different characters, only seven bits are required in the page memory and the eighth bit expands the choice of colors up to eight.

Graphics and Motion

Graphics and motion may be accomplished with two basic techniques. The first is by character selection. In this approach the desired graphics and motion symbols are stored in ROM or RAM. In a system where the character memory is all ROM, all the possible required positions within a character space are stored in the ROM. Graphics are accomplished by selecting the appropriate graphic character for each screen position. If the character memory is RAM then not all combinations need be stored in the character memory since they can be modified as required during operation. Motion in increments as small as one character space are possible.

A second technique may be used for more sophisticated motion, in which it is desired to move the displayed object in increments smaller than a normal character space. In this technique the object is moved within a character space using a bit-map approach, with object stored in the RAM character memory. The object is moved by rewriting the dots of the character space matrix, thereby continuously repositioning the object within its character space. As the object reaches the "edge" of its character space, that character space is moved and the object is repositioned. For example, if the object reaches the left edge of the character space, then that character space is moved to the left via the page memory and the object is rewritten on the right side of the character space.

Thus, the object moves smoothly across the screen one pixel at a time. Objects larger than one character space may also be moved using a similar technique.

Bit Map Operation

The VIS may be used to display data in a bit-map format, offering a high resolution display (up to 46,080 pixels) with up to 7,680 color blocks (8 colors). In this mode, the character memory addresses and the page memory addresses are used to address a single bit-map memory, instead of separate PAGE and CHARACTER memories. X-Y coordinates are located by implementing the appropriate software.

RGB Bond-Out Option (CDP1876C)—The CDP1870C may be ordered with an alternate pin-out to provide direct drive to the internal TV chassis red, green, and blue amplifiers. For the CDP1876C, the LUM, PAL CHROM, and NTSC CHROM outputs become the RED, BLUE, and GREEN outputs, respectively.

In the RGB mode of operation, the RF, IF, and color demodulator circuits of the TV chassis are bypassed and the composite sync, video, and color information are supplied directly to the appropriate chassis sections. Since no color subcarrier is used, the CHROM crystal is not needed, although the XTAL CHROM input must be terminated (Fig. 1(b)). The CDP1876C, RGB Bond-Out option, offers higher color resolution and simpler interfacing than the CDP1870C composite interface systems when used with direct internal TV chassis systems.




Fig. 1(b) - System diagram (same as that shown in Fig. 1(a) using CDP1876C (RGB Bond-Out Option).

CDP1869C - Address and Sound Generator—This circuit formats and controls sound, page-memory addressing, and character-memory addressing. This is accomplished by software instructions, data from the CPU, and hardware interaction with the CDP1870C timing signals.

CDP1869C, CDP1870C, CDP1876C

OPERATION (Cont'd)

Control and multiplexing is determined by four command registers in the CDP1869C. A register-based output technique is used to transfer information from the CPU to the CDP1869C. This method allows 16 bits of data, from any of the 16 general-purpose registers of the CPU, to be loaded into the CDP1869C command registers with a single I/O instruction.

Data to the command registers are loaded from the 8 multiplexed address inputs (MA0/8-MA7/15). The high-order byte (MA8-MA15) is latched by the high-to-low transition of TPA, to provide up to 16 internal data bits. The I/O instruction N-Line Codes are latched by the high-to-low transition of TPB (Fig. 2).

OUT 4 Instruction—This instruction uses 15 data bits (MA0-MA14) to control the tone output function. (Bit 15 is unused, but must be programmed.) Bits MA0-MA3 control the tone output amplitude using an on-chip binary R/2R ladder network to produce a variable output amplitude in 16 steps. Bits MA4-MA6 control the tone output frequency range. Eight octaves are available (Table 1). Within each range the input frequency is divided by the $N + 1$ value on bits MA8-MA14, producing up to 128 different frequencies. This frequency is then divided by two in the output flip-flop, providing a square-wave signal that is gated on or off by bit MA7. A high on MA7 turns the tone output off. If both the tone and white noise are turned off, the sound output impedance is equal to $2.5R$ ($R \approx 1$ to 2 k Ω).

OUT 5 Instruction—This instruction uses 13 data bits. (Bits MA1, MA2, and MA4 are unused and need not be programmed). The higher-order byte (MA8-MA15) is used to control the white noise output function. Bits MA8-MA11 control the white noise output amplitude using an on-chip binary R/2R ladder network to provide a variable output amplitude in 16 steps. Bits MA12-MA14 control the white noise output frequency range. Eight ranges are available (Table 2). The white noise output is gated on or off by bit MA15. The result is an explosion-type sound effect useful in TV game systems. A high on MA15 turns the white noise output off. If both the tone and white noise are on, a combined amplitude and frequency output results.

The lower-order byte of the OUT 5 Instruction (MA0-MA7) provides screen format control. The CMEM ACCESS MODE Bit (MA0) is used in conjunction with the OUT 6 Instruction to control the character memory READ/WRITE functions. A high on MA0 enables the character access mode.

The 9-LINE bit (MA3) is used to select either 8-line or 9-line character matrix operation. A low on MA3 selects 9-line operation, which is normally used with PAL compatible signal timing.

The 16-LINE HI-RES bit (MA5) is used to define the vertical resolution of each character by selective control of the CMA3/PMA10 output. A low on MA5 defines each character as a 6x8 dot matrix and PMA10 is available to extend the page memory addressing. A high on MA5 defines each character as a 6x16 dot matrix by using CMA3 to extend the character memory line addressing. Each of the 16 character matrix lines may contain different data. The 16-LINE HI-RES bit (MA5) must be low if the DOUBLE-PAGE bit (MA6) is high. (During PAL operation, where each character is normally a 6x9 dot matrix, the 16-LINE HI-RES mode is not available and MA5 should be programmed low).

The DOUBLE-PAGE bit (MA6) is used to select the function of the CMA3/PMA10 output. A low on MA6 selects the single-page mode, in which the page memory can be a

maximum of 960 bytes. In this mode, the CMA3/PMA10 output is available as CMA3 to expand the character-memory addressing if the 16-LINE HI-RES bit is high. A high on MA6 selects the double-page mode.

In which the page-memory can be a maximum of 1920 bytes. In this mode, the CMA3/PMA10 output is used as PMA10 to expand the page-memory addressing (the 16-LINE HI-RES bit must be low).

Various roll and scroll operations (Table 8) are possible as described under the OUT 7 Instruction.

In PAL systems, the double-page function is normally useful only for certain text and graphic applications, since the CMA3/PMA10 output would have to be used as PMA10 and would not be available as CMA3 to address the ninth line in the normal 9-line PAL character matrix. Although these double-page display combinations are not shown in Table 8 under the PAL formats, they are possible with the restriction that character line 0 in the character matrix is repeated at character line 8.

The FRES VERT bit (MA7) controls the full screen vertical resolution of the display. A high on MA7 sets the maximum resolution to 24 rows of characters. A low on MA7 sets the maximum resolution of 12 rows of characters, with each of the 8 adjacent lines within a character displayed twice.

All valid vertical and horizontal display format combinations are shown in Table 8, along with the page and character-memory requirements. Fig. 9 shows the relative character matrix sizes.

OUT 6 Instruction—As shown in Fig. 2, the page-memory outputs (PMA0-PMA10) and the character-memory outputs (CMA0-CMA3) originate from two sources, with four modes of operation:

- 1. DISPLAY REFRESH MODE**—This mode of operation provides automatic screen refreshing and has priority over the other modes during the display time. The internal refresh address counter is incremented on each high-to-low transition of ADDSTB, during display time, and its outputs are multiplexed via the internal RCA0-RCA3 and RPA0-RPA10 bus to the page and character memory outputs (CMA0-CMA3, PMA0-PMA10).
 - 2. PAGE-MEMORY ACCESS MODE**—This mode of operation is used to read or write data in the page-memory. During non-display time, with the CMEM ACCESS MODE bit (OUT 5 Instruction) reset (low), the address inputs (MA0/8-MA7/15) from CPU are transferred directly through the page-memory address register and are multiplexed via the internal MA0-MA10/PRA0-PRA10 Bus to the page-memory outputs (PMA0-PMA10).
- The page-memory functions as an extension of the CPU memory in this mode, when it is selected at address space $F800_{16}$ - $FFFF_{16}$, and the OUT 6 Instruction is not required. The PMWR and PMSSEL outputs are also enabled at this time. As shown in Fig. 1, the PMWR output is connected to the WRITE input of the page-memory and the PMSSEL output is connected to the SELECT input of the data bus buffer/separator, which prevents CPU bus contention.
- 3. CHARACTER-MEMORY ACCESS MODE (WITH DISPLAY DISTURB)**—This mode of operation is used to read or write data in the character-memory, when the user is not concerned with the possibility of the current display data being disturbed. (NOTE: This mode is useful only if RAM exists in the entire 1024-byte

CDP1869C, CDP1870C, CDP1876C

OPERATION (Cont'd)

address space in the SINGLE-PAGE MODE or in the entire 2048-byte address space in the DOUBLE-PAGE MODE.

When the CMEM ACCESS MODE bit is set high, the address inputs (MA0/8-MA7/15) from the CPU that are present during the OUT 5 Instruction are latched in the page-memory address register via the internal MA0-MA10 bus and are multiplexed to the page-memory outputs (PMA0-PMA10), during non-display time. The data in the page-memory address register, which remains latched until an OUT 6 Instruction is executed or until the CMEM ACCESS MODE bit is reset, provides a stable address to the page memory, which essentially reduces it to a single location. This location is read from or written to by selecting the page-memory at address space F800₁₆-FFFF₁₆, with the data supplied over the CPU 8-bit data bus. (The actual location within F800₁₆-FFFF₁₆ is unimportant since the page-memory address is already latched.) The OUT 6 Instruction is not required in this mode.

The page-memory data outputs (PMD0-PMD7) provide the character-memory "Column" addresses, which select a particular character. Since the page-memory address location is latched, the address inputs (MA0/8-MA7/15) from the CPU are available to access the character-memory via the internal MA0-3 bus, which is multiplexed to the character-memory outputs (CMA0-CMA3) during non-display time. The CMA0-CMA3 outputs provide the character-memory "Row" addresses, which select a particular line of dots within a character. The character-memory is selected at address space F400₁₆-F7FF₁₆. Although 1024 bytes of address space is decoded, only 8 memory locations (16 locations in the 16-LINE HI-RES mode) are required and the character-memory addressing will wrap (repeat) for the rest of the 1K address space. The CMWR output, which is connected to the WRITE input of the character-memory, and the CMSEL output, which is connected to the CDP1870C CMSEL input, are also enabled at this time. The data to be read from or written to the character-memory is multiplexed through the CDP1870C internal 8-bit data bus via the BUS0-BUS7 inputs from the CPU.

This mode of operation is useful to initially load the character-set into the RAM character-memory since fewer program instructions are required than with the following Character-Memory Access Mode.

4. **CHARACTER-MEMORY ACCESS MODE (Without Display Disturb)**—This mode is used to read or write data in the character-memory, without disturbing the current display data. Operation is the same as the Character-Memory Access Mode (with Display Disturb), with the following exceptions.

After the CMEM ACCESS MODE bit is set high, the OUT 6 Instruction is used to load the page-memory address register with the address input (MA0/8-MA7/15) from the CPU via the internal MA0-MA10 bus. These 11 data bits (PMA0-PMA10) are multiplexed via the internal MA0-MA10/PRA0-PRA10 bus to the page-memory outputs (PMA0-PMA10), during non-display time. The address remains latched until a new OUT 6 Instruction is executed, to latch new data, or until the CMEM ACCESS MODE bit is reset.

This mode provides a means to select a page-memory location that is not part of the current display or a location that is outside of the display window in the

page-memory, rather than a random location, as in MODE 3 (above). Reading and writing to the character-memory remains the same as in MODE 3.

In both MODE 3 and MODE 4, the character-memory access mode is disabled by programming the CMEM ACCESS MODE bit low (reset), using the OUT 5 Instruction. When accessing the page-memory, if the DOUBLE-PAGE bit is not set (low), PMA10 is not used and does not have to be programmed. When accessing the character-memory, during double-page operation (DOUBLE-PAGE bit set high), CMA3 is not used and does not have to be programmed.

OUT 7 Instruction—This instruction uses 9 data bits to load the home-address register bits (HMA2-HMA10) via the internal MA2-MA10 bus. The home-address register outputs (HMA2-HMA10) are transferred to the refresh-address counter at the end of each display frame. The home address determines which row of characters from the page-memory is used to start the display at the top left-hand corner of the screen. In the FULL RES HORZ MODE (CDP1870), the home address must be an even multiple of 40. In the HALF RES HORZ MODE (CDP1870C), the home address must be an even multiple of 20. Therefore, the HMA0 and HMA1 bits are automatically set low internally and do not have to be programmed.

The OUT 7 Instruction is used to define a display window which can be moved through multiple pages of display RAM in various roll and scroll operations. As shown in Table 8, the total characters displayed per frame can be less than the maximum display page-memory size. The OUT 7 Instruction is used to display the remaining page-memory up to the maximum display page-memory size using a scroll technique.

For example, using line 4 in Table 8, 480 characters will be displayed as 24 rows of 20 characters. However, the maximum display page-memory size is 960. If the home address was initially set to zero, the last row of characters on the screen will begin at page-memory location 460. To display the next row of characters in the remaining 480 locations of page memory, an OUT 7 Instruction is executed with the home address set at 20(14₁₆). The last row of characters now displayed will begin at location 480, the start of the second 480 locations of page-memory. This sequence can be continued with successive multiples of 20 loaded into the home-address register up to the maximum display page-memory size minus 20 (940). The display window appears to scroll through the page-memory with old data shifted off the top of the screen, but retained in page-memory, as new data is presented at the bottom of the screen. During this sequence when the final page-memory address count (as determined by the maximum display page-memory size) is reached, prior to the end of the display window, zero is loaded into the refresh address counter and the next row of characters displayed will be the first row in page-memory. Thus, the display will appear to have rolled around from the beginning of the page-memory to the bottom of the screen.

The roll operation is automatic when the final page-memory address count is reached prior to the end of the display window. The scroll operation occurs when the OUT 7 Instruction is executed, but is automatic in that the display window data does not have to be rewritten in the page-memory as the display window changes. The home-address modes in Table 8 indicate which operations (scroll, roll) are possible with each format combination.

CDP1869C, CDP1870C, CDP1876C

OPERATION (Cont'd)

CDP1870 - Color Video Generator

This circuit formats and controls the TV sync, video, and character information. It also provides synchronization timing to the CDP1869C and the CPU. The character-memory data I/O lines are multiplexed through the CDP1870C to the CPU 8-bit bidirectional data bus. This is accomplished by software instructions, data from the CPU, and hardware interaction with the CDP1869C timing signals. Control and multiplexing is determined by a single internal command register, which is loaded by a CPU I/O instruction. Data to the command register are loaded from the 8-bit bidirectional data bus, which is latched by the high-to-low transition of TPB when the MRD and the N=3 inputs are at a logic 0 (Fig. 3).

OUT 3 Instruction—This instruction uses 8 data bits to control the internal format and timing functions. The BKG GREEN, BKG BLUE, BKG RED bits (BUS0-BUS2) provide a binary selection of eight screen background colors, as shown in Table 5. The CFC bit (BUS 3) selects the color format control function (Table 4). When the CFC bit is low, the background luminance and chrominance are selected by the BKG GREEN, BKG BLUE, and BKG RED control bits. The dot chrominance and luminance are selected by the CCB0, CCB1, and PCB inputs. Operation is the same when the CFC bit is high, except that the dot chrominance is now selected by the BKG GREEN, BKG BLUE, and BKG RED control bits to provide a tone-on-tone color display. The DISP OFF bit (BUS 4) is used to turn the screen display off. When the DISP-OFF bit is high, the PAL CHROM, NTSC CHROM, and LUM outputs are held at the background color and the ADDSTB, PREDISPLAY, and DISPLAY outputs are held at a high level. However, the COMP-SYNC, HSYNC, and CPUCLK outputs continue to supply synchronization timing. This display-off condition allows the CPU to access the VIS, page memory, and character memory asynchronously. Any change in this bit is only recognized at the end of the frame. The COLB0 and COLB1 bits (BUS5, BUS 6) provide a binary selection of 3 character-color control modes, as shown in Table 3. These 3 modes control which color bit inputs (CCB0, CCB1, PCB) select a particular character color (Table 5). The FRES HORZ bit (BUS 7) controls the full screen horizontal resolution of the display. A high on BUS 7 sets the maximum resolution to 40

characters per row. The 6 dots per character are shifted out of the CDP1870C parallel/serial shift register to the screen at the dot-clock rate (Fig. 4(a)). The MSB is shifted out first (CDB5=MSB). A low on BUS 7 sets the maximum resolution to 20 characters per row. The 6 dots per character are shifted out to the screen at 1/2 the dot-clock rate, thereby, doubling the dot width. All valid display format combinations are shown in Table 8.

The CDP1870C uses two separate input frequencies. On-chip oscillators are provided, requiring only external crystal circuits. One oscillator circuit provides the dot-clock frequency, from which SYNC and ADDSTB timing is derived. The DOT frequency, divided by two, provides a CPU CLK output. The other oscillator circuit provides the color reference and chrominance frequencies. The NTSC CHROM, PALCHROM, and LUM outputs include on-chip summing resistors to reduce the external components required. The outputs are connected to the COMPSYNC output to provide a single video signal, which may be used to drive a video monitor directly or a standard TV receiver through an RF modulator circuit.

(With the RGB Bond-Out option, CDP1876C, the color crystal is not used and the LUM, NTSC CHROM, and PAL CHROM become the RED, BLUE, and GREEN outputs, respectively.)

The EVS and EHS inputs may be used to sync the VIS from an existing TV chassis to provide picture overlay and teletext operations. When the VIS is used in this mode of operation, the DOT XTAL is replaced with a simple external LC oscillator circuit that is gated on with the EHS signal.

The VIS does not provide for an external system reset. All command and format instructions must be executed before proper operation is initiated. Command and format information may be changed at any time (asynchronous) with respect to screen refresh, although certain format changes will not be executed until the end of a display frame. The CDP1869C and CDP1870C, CDP1876C command registers are write-only registers and may not be read by CPU.

The page and character memory READ/WRITE operations may only be performed during non-display time, with the PREDISPLAY or DISPLAY outputs used to provide synchronization between the CPU and the VIS.

CDP1869C, CDP1870C, CDP1876C

OPERATION (Cont'd)




Fig. 2 - CDP1869C block diagram.




Fig. 3 - CDP1870C and CDP1876C block diagram.

CDP1869C, CDP1870C, CDP1876C

FUNCTIONAL DESCRIPTION OF
CDP1869C TERMINALS**TPA (Input):**

An active high pulse from the CPU that occurs once in each machine cycle. The trailing edge of TPA is used to latch the higher-order byte of the 16-bit memory address. TPA is also one of the frequency generator input clocks.

TPB (Input):

An active high pulse from the CPU that occurs once in each machine cycle, following TPA. It is used to latch the various internal command registers. TPB is also one of the frequency generator input clocks.

MRD (Input):

An active low pulse from the CPU, indicating a memory read cycle. It is used to provide various latch and control functions.

MWR (Input):

An active low pulse from the CPU, appearing in a memory write cycle after the address lines have stabilized. It is used to gate various latch and control functions.

MA0/8-MA7/15 (Inputs):

The 8 memory address lines. The higher-order byte of a 16-bit CDP1802 or CDP1804 memory address appears on the memory address lines MA0-MA7 first, and is latched by the high-to-low transition of TPA. These 8 lines serve a dual purpose. They can be used to provide direct address information to the page or character memories or they can be used to provide data to the command registers.

N0 to N2 (Inputs):

These lines are used to issue command codes during an I/O instruction from the CPU. Their state is the same as the corresponding bits in the CPU N register. The three N bits are internally decoded with MRD to provide various latch and control functions.

HSYNC (Input):

Active low horizontal sync signal from the CDP1870C. This signal provides synchronization between the CDP1869C and the CDP1870C timing signals.

DISPLAY (Input):

Active low signal from the CDP1870C that indicates that a screen refresh is in progress. This signal provides synchronization between the CDP1869C and the CDP1870C timing signals.

ADDSTB (Input):

Active low pulses from the CDP1870C that provide page and character-memory address clock timing. $ADDSTB=DOT$ clock $\div 6$ (40-character display). $ADDSTB=DOT$ clock $\div 12$ (20-character display). Only 40 or 20 pulses are generated per horizontal line, and no pulses occur during non-display time.

SOUND (Output):

This output provides two types of frequency signals that can be selected either individually or in combination. The first type provides single-frequency tones in 8 selectable ranges, with 128 different tones in each range (Table 1). The second type provides a white-noise output in 8 selectable ranges, with the white noise consisting of all 128 tones of each range (Table 2). Both tone and white-noise outputs are programmable from 0 volts to $0.78 V_{DD}$ in 16 steps.

V_{SS}:

Ground

N=3 (Output):

Active low output from the internally decoded N bits that is normally connected to the CDP1870C. It is used to select the CDP1870C command register.

CMA0-CMA2—CHARACTER-MEMORY**ADDRESS (Outputs):**

The character-memory address outputs. These three outputs function as character-line selects. During a screen refresh the address data are provided by an internal counter, which is controlled by HSYNC, to provide character information in one of eight formats (Fig. 9). During non-refresh periods the address data are provided by the MA0-MA2 inputs as an extension of the CPU memory.

CMA3/PMA10 (Output):

This output signal serves a dual purpose. In the 16-LINE HI-RES character mode (command bit 5=1) this output represents CMA3 and its function is identical to the CMA0-CMA2 outputs. In the 9-LINE mode (command bit 3=0), this signal represents CMA3 in both the low-and-high-resolution modes (command bit 5=0 or 1), and is used to select the ninth line of the character matrix. In the double-page mode (command bit 6=1), this output represents PMA10 and its function is identical to the PMA0-PMA9 outputs.

PMA0-PMA9—PAGE-MEMORY**ADDRESS (Outputs):**

These ten page-memory address outputs access the page-memory data (PMD0-6), 7 bits of which are used to address the character memory. The spare bit (PCB) may be used to expand the color information. During a screen refresh the address data are provided by an internal counter, which is controlled by ADDSTB to provide page-memory information in one of four formats (Table 8). During non-refresh periods the address data are provided by the MA0/8-MA9/15 inputs as an extension of the CPU memory.

CMWR—CHARACTER-MEMORY WRITE**(Output):**

CMWR is an active low output signal that is connected to the WRITE input of the character memory. This output provides a delayed MWR pulse during non-display periods, when the character memory is selected by the MA10-MA15 inputs (F400-F7FF).

CMSEL—CHARACTER-MEMORY**SELECT (Output):**

CMSEL is an active high output signal that is connected to the CDP1870C CMSEL input. This output provides a delayed positive pulse during non-display periods, when the character memory is selected by the MA10-MA15 inputs (F400-F7FF) and MRD or MWR is low.

PMWR—PAGE-MEMORY**WRITE (Output):**

PMWR is an active low output signal that is connected to the WRITE input of the page memory. This output provides a delayed MWR pulse during non-display periods, when the page memory is selected by the MA11-MA15 inputs (F800FFFF).

PMSEL—PAGE-MEMORY**SELECT (Output):**

PMSEL is an active high output signal that is connected to an external bus separator. This output provides a delayed positive chip-enable pulse during non-display periods, when the page memory is selected by the MA11-MA15 inputs (F800-FFFF) and MRD or MWR is low.

V_{DD}

Positive supply voltage.

CDP1869C, CDP1870C, CDP1876C

FUNCTIONAL DESCRIPTION OF CDP1870C TERMINALS

PREDISPLAY (Output):

An output signal that goes low one horizontal line before the start of the display field. This output may be connected to the CPU to provide advance warning of a refresh operation.

DISPLAY (Output):

An output signal that is low during the display field. This signal is connected to the CDP1869C to provide synchronization timing during a screen refresh.

PCB—PAGE-MEMORY

COLOR BIT (Input):

The page-memory color bit expands the character color information to 3 bits (8 colors, Table 3). It may also be used to expand the character-memory addressing when only 4 dot colors are required.

CCB0, CCB1—CHARACTER-MEMORY

COLOR BITS (I/O):

The character-memory color bit inputs provide character color data. These two inputs select one of four colors (Table 3). When the CMSEL input is high during non-display periods, CCB0 and CCB1 are multiplexed to the CPU data bus (BUS 6, BUS 7) to provide character memory READ/WRITE data.

CDB0-CDB5—CHARACTER-MEMORY

DATA BITS (I/O):

The character-memory data bit inputs provide character data during screen refresh periods. When the CMSEL input is high during non-display periods, CDB0-CDB5 are multiplexed to the CPU data bus (BUS0-BUS5) to provide character memory READ/WRITE data.

BUS 0-BUS 7 (I/O):

The 8-bit bidirectional data bus that is normally connected directly to the CPU. During non-display periods, these I/O lines serve a dual function. If the CMSEL input is high, BUS 0-BUS 7 provide character-memory READ/WRITE data. If the $\overline{N}=3$ input (OUT 3 instruction) is low, BUS 0-BUS 7 provide input data to the CDP1870C command register. These data are latched on the high-to-low transition of TPB when MRD is low.

V_{SS}:

Ground.

$\overline{N}=3$ (Input):

An input signal from the CDP1869C that is low during an OUT 3 instruction from the CPU. This input is used to select the CDP1870C command register.

EVS, EHS—EXTERNAL VERTICAL SIGNAL, EXTERNAL HORIZONTAL SIGNAL (Inputs):

The active low external vertical and horizontal sync signals synchronize the VIS to an external system. When not used, these inputs must be connected high.

XTAL (Input), \overline{XTAL} (Output)—CHROM COLOR CHROMINANCE CRYSTAL

The color chrominance crystal inputs are normally connected to a 7.15909-MHz crystal (NTSC) or an 8.867236-MHz crystal (PAL) to provide a burst and color data input clock. The XTAL input may be connected to an external generator. (With the RGB Bond-Out option, CDP1876C, the chrominance crystal is not required although the XTAL input must be terminated.)

NTSC CHROM (Output):

The United States National Television System Committee (NTSC), standard color video output signal. This output provides a composite signal containing chrominance information and 11 cycles of the color reference signal. (With the RGB Bond-Out option, CDP1876C, this output provides the GREEN drive.)

PAL CHROM (Output):

The European Phase Alternation Line (PAL), standard color video output signal. This output provides a composite signal containing chrominance information and 14 cycles of the color reference signal. (With the RGB Bond-Out option, CDP1876C, this output provides the BLUE drive.)

LUM—LUMINANCE (Output):

The luminance output signal provides video dot brightness information. (With the RGB Bond-Out option, CDP1876C, this output provides the RED drive.)

COMPSYNC (Output):

The composite TV synchronization signal provides active low pulses at the line (horizontal) and frame (vertical) rates.

HSYNC (Output):

The horizontal synchronization signal provides an active low pulse at the TV line rate. It is connected to the CDP1869C to control timing synchronization.

BURST (Output):

This output provides an active high pulse following the horizontal sync pulse. It indicates when the color reference signal is being output, however, it is not required for normal operation.

CMSEL—CHARACTER-MEMORY

SELECT (Input):

The character-memory select input, from the CDP1869C, indicates a character-memory READ/WRITE operation. When CMSEL is high, the 8-bit bidirectional data bus from the CPU is multiplexed to the CCB0, CCB1, and CDB0-CDB5 I/O lines to provide character-memory data. This input is active only during non-display periods.

TPB (Input):

An active high pulse from the CPU that occurs once in each machine cycle, following the TPA pulse. This input pulse is used to latch the CDP1870C command register data on the high-to-low transition, when the $\overline{N}=3$ and MRD inputs are low.

MRD—MEMORY READ (Input):

An active low pulse from the CPU indicating a memory READ cycle. This signal enables the command register clock and selects the direction of data flow in the data bus multiplexer. When this signal is low, a CPU READ operation is in progress.

ADDSTB—MEMORY ADDRESS

STROBE (Output):

The ADDSTB output signal is connected to the CDP1869C to provide the page and character-memory address counter clock during display time.

XTAL (Input), \overline{XTAL} (Output)—DOT

CRYSTAL:

The dot crystal inputs are normally connected to a 5.67-MHz crystal (NTSC) or a 5.626-MHz crystal (PAL) that is used to provide horizontal, vertical, and control timing. The XTAL input may be connected to an external generator.

CPUCLK—CLOCK (Output):

A clock output equal to $\frac{1}{2}$ the DOT frequency. It may be connected to the CPU CLOCK input terminal. At this frequency, 2947 instructions per frame are available, with 787 instructions occurring during the non-display period.

PAL/NTSC (Input):

This input selects either PAL or NTSC operation. When the PAL/NTSC input is high, the VIS provides PAL compatible output signals. When the PAL/NTSC input is low, the VIS provides NTSC compatible output signals.

V_{DD}:

Positive supply voltage.

CDP1869C, CDP1870C, CDP1876C

TABLE 1 TONE RANGE SELECT

TONE FREQ SEL2	TONE FREQ SEL1	TONE FREQ SEL0	INPUT FREQUENCY (kHz)	CPU CLK *
0	0	0	5.5371093	+ 512
0	0	1	11.074218	+ 256
0	1	0	22.148437	+ 128
0	1	1	44.296875	+ 64
1	0	0	88.593750	+ 32
1	0	1	177.18750	+ 16
1	1	0	354.37500	+ 8
1	1	1	708.75000	+ 4

* CPUCLK = 2.835 MHz

TABLE 2 WHITE NOISE RANGE SELECT

WN FREQ SEL2	WN FREQ SEL1	WN FREQ SEL0	TOP-OF-RANGE FREQUENCY (kHz)	CPU CLK *
0	0	0	0.69213867	+ 4096
0	0	1	1.3842773	+ 2048
0	1	0	2.7685546	+ 1024
0	1	1	5.5371093	+ 512
1	0	0	11.074218	+ 256
1	0	1	22.148437	+ 128
1	1	0	44.296875	+ 64
1	1	1	88.593750	+ 32

* CPUCLK = 2.835 MHz

TABLE 3 CHARACTER COLOR CONTROL

COLB1	COLB0	RED	BLUE	GREEN
0	0	CCB0	CCB1	PCB
0	1	CCB0	PCB	CCB1
1	0	PCB	CCB0	CCB1
1	1	PCB	CCB0	CCB1

TABLE 4 COLOR FORMAT CONTROL

CFC	BKG CHR	BKG LUM	DOT CHR	DOT LUM
0	BKG R,B,G	BKG R,B,G	CCB0/CCB1 PCB	CCB0/CCB1 PCB
1	BKG R,B,G	BKG R,B,G,	BKG R,B,G	CCB0/CCB1 PCB

TABLE 5 COLOR SELECT

CHAR OR BKG COLOR DATA BITS			OUTPUT COLOR	% OF MAX LUMINANCE
RED	BLUE	GREEN		
0	0	0	BLACK	0
0	0	1	GREEN	59
0	1	0	BLUE	11
0	1	1	CYAN	70
1	0	0	RED	30
1	0	1	YELLOW	89
1	1	0	MAGENTA	41
1	1	1	WHITE	100

CDP1869C, CDP1870C, CDP1876C




Fig. 4(a) - ADDSTB timing diagram.




Fig. 4(b) - Horizontal timing diagram.




Fig. 4(c) - Vertical timing diagram.


CDP1869C, CDP1870C, CDP1876C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40^\circ$ to 85° C, $C_L = 50$ pF

$V_{DD} \pm 5\%$, Except as noted

CHARACTERISTIC	V_{DD} (V)	LIMITS			UNITS	
		CDP1869C				
		Min.	Typ.*	Max.		
CPU Interface Timing - See Fig. 5						
Address Set-up Time From TPA	t_{SU}	5	—	50	—	ns
Address Hold Time From TPA	t_H	5	—	50	—	
Page Memory Address Delay From TPA	t_{PMD}	5	—	380	—	
Character Memory Address Delay From TPA	t_{CMD}	5	—	380	—	
Page Memory Select Delay From TPA	t_{PSD}	5	—	320	—	
Character Memory Select Delay From TPA	t_{CSD}	5	—	350	—	
Page Memory Write Delay From \overline{MWR}	t_{PWHL}	5	—	120	—	
	t_{PWLH}	5	—	120	—	
Character Memory Write Delay From \overline{MWR}	t_{CWHL}	5	—	120	—	
	t_{CWLH}	5	—	120	—	
MA0-MA7 Set-up Time From TPB	t_{BSU}	5	—	30	—	

*Typical values are for $T_A = 25^\circ$ C and nominal V_{DD} .



92CM-34551

Fig. 5 - CPU interface timing waveforms.


CDP1869C, CDP1870C, CDP1876C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40^\circ$ to 85° C, $C_L = 50$ pF

$V_{DD} \pm 5\%$, Except as noted

CHARACTERISTIC	V_{DD} (V)	LIMITS			UNITS	
		CDP1869C CDP1870C, CDP1876C				
		Min.	Typ.*	Max.		
Refresh Memory Timing - See Fig. 6						
ADDSTB Delay Time From DOT Clock	t_{ASD}	5	—	215	—	ns
Page Memory Address Delay From ADDSTB	t_{PMD}	5	—	300	—	
Character Data and Color Bits Set-up Time	t_{DS}	5	—	250	—	

*Typical values are for $T_A = 25^\circ$ C and nominal V_{DD} .




* AVAILABLE PAGE AND CHARACTER MEMORY ACCESS TIME
 FULL HORIZ RESOLUTION = $(\text{DOT CLK} \times 6) - t_{PMD} - t_{DS}$
 HALF HORIZ RESOLUTION = $(\text{DOT CLK} \times 12) - t_{PMD} - t_{DS}$
 TYPICAL AVAILABLE ACCESS TIME (NTSC, 5 V):
 (176.4 x 6) - 300 - 250 = 508.4 ns (FULL RES.)
 (176.4 x 12) - 300 - 250 = 1.117 μ s (HALF RES.)

92CM - 35918

Fig. 6 - Refresh memory timing waveforms.

CDP1869C, CDP1870C, CDP1876C



92CM-31941


Fig. 7 - Horizontal sync timing (see Table 6).

TABLE 6 HORIZONTAL TIMING STANDARDS

DIAGRAM	NTSC STANDARD	NTSC VIS 5.67 MHz XTAL	PAL STANDARD	PAL VIS 5.626 MHz XTAL
A	NA	3.7 μ s	NA	4.8 μ s
B	0.02H MIN 1.27 μ s MIN	2.12 μ s	1.55 μ s	2.12 μ s
C	0.07H-0.08H 4.45-5.08 μ s	4.23 μ s	4.7 μ s	4.27 μ s
D	0.045H-0.55H 8-11 CYCLES 3.58 MHz	3.174 μ s 11 CYCLES 3.58 MHz	11 CYCLES 4.433 MHz	3.199 μ s 14 CYCLES 4.433 MHz
E	0.02H MIN 1.27 μ s MIN	1.41 μ s	2.07 μ s	1.07 μ s
F	NA	6 μ s	NA	4.98 μ s
G	0.006H 0.381 μ s	0.352 μ s	0.70 μ s	0.355 μ s
HORIZONTAL FREQUENCY	15,734.264 Hz (COLOR) 15,750 Hz (B&W)	15,750 Hz	15,625 Hz	15,628 Hz

H = 63.5 μ s

NA = NOT APPLICABLE



92CM-31940

Fig. 8 - Vertical sync timing (see Table 7).

TABLE 7 VERTICAL TIMING STANDARDS

DIAGRAM	NTSC STANDARD	NTSC VIS 5.67 MHz XTAL	PAL STANDARD	PAL VIS 5.626 MHz XTAL
A	NA	26H	NA	44H
B*	3H	4H	2.5H	4H
C	1H	1H	1H	1H
D	2H	3H	1.5H	3H
E	1H	1H	1H	1H
F	2H	9H	19H	9H
G	9H-12H	26H	NA	34H
HORIZONTAL PERIOD (H)	63.5 μ s	63.5 μ s	64 μ s	64 μ s
VERTICAL FREQUENCY	59.94 Hz (COLOR) 60 Hz (B&W)	60.115 Hz	50 Hz	50.09 Hz

* = NO BKG VIDEO, NO BURST

NA = NOT APPLICABLE

CDP1869C, CDP1870C, CDP1876C

Table 8
DISPLAY FORMAT COMBINATIONS (FULL COLOR SYSTEM)

COMMAND DATA					CHAR DISPLAY MATRIX	CHAR/ ROW	CHAR ROWS/ FRAME	TOTAL CHAR/ FRAME
CDP1870C FRES HORZ	CDP1869C FRES VERT	CDP1869C DOUBLE PAGE	CDP1869C 16-LINE HI-RES	CDP1869C 9-LINE				
0	0	0	0	1	6 x 8	20	12	240
0	0	0	1	1	6 x 16	20	6	120
0	0	1	0	1	6 x 8	20	12	240
0	1	0	0	1	6 x 8	20	24	480
0	1	0	1	1	6 x 16	20	12	240
0	1	1	0	1	6 x 8	20	24	480
1	0	0	1	1	6 x 16	40	6	240
1	0	1	0	1	6 x 8	40	12	480
1	1	0	0	1	6 x 8	40	24	960
1	1	0	1	1	6 x 16	40	12	480
1	1	1	0	1	6 x 8	40	24	960
0	0	0	0	0	6 x 9	20	12	240
0	1	0	0	0	6 x 9	20	24	480
1	1	0	0	0	6 x 9	40	24	960

NOTE: ALL OTHER COMMAND COMBINATIONS ARE INVALID AND WILL RESULT IN IMPROPER DISPLAY OPERATION.

*NTSC Format **PAL Format. ■=7 BITS FOR CHARACTER ADDRESS DATA, 1 BIT FOR COLOR DATA

Table 9

CDP1869 COMMAND REGISTER CODES

CPU I/O INSTRUCTION	MA15	MA14	MA13	MA12	MA11	MA10	MA9	MA8
OUT 4	0*	TONE ÷ 2 ⁶	TONE ÷ 2 ⁵	TONE ÷ 2 ⁴	TONE ÷ 2 ³	TONE ÷ 2 ²	TONE ÷ 2 ¹	TONE ÷ 2 ⁰
OUT 5	WN OFF	WN FREQ SEL2	WN FREQ SEL1	WN FREQ SEL0	WN AMP 2 ³	WN AMP 2 ²	WN AMP 2 ¹	WN AMP 2 ⁰
OUT 6	X	X	X	X	X	PMA10 REG	PMA9 REG	PMA8 REG
OUT 7	X	X	X	X	X	HMA10 REG	HMA9 REG	HMA8 REG

X=DON'T CARE

*=MUST BE PROGRAMMED LOW

**=ALWAYS SET LOW INTERNALLY

***=MUST BE PROGRAMMED LOW DURING 9-LINE OPERATION

CDP1869C, CDP1870C, CDP1876C

DISPLAY/MEMORY COMBINATIONS				
MAX. DISPLAY PAGE MEM. SIZE [¶]	MAX. DISPLAY CHAR. MEM. SIZE [§]	CHAR SIZE *	HOME ADDRESS MODE	COMMENTS
240 x 8	128 x 8 x 8	4	ROLL	REPEATS EACH LINE AND COL TWICE*
240 x 8	128 x 16 x 8	8	SCROLL ROLL	REPEATS EACH LINE AND COL TWICE,* 16 DIFFERENT LINES/CHARACTER
1200 x 8	128 x 8 x 8	4	SCROLL ROLL	REPEATS EACH LINE AND COL TWICE*
960 x 8	128 x 8 x 8	2	SCROLL ROLL	REPEATS EACH COL TWICE*
960 x 8	128 x 16 x 8	6	SCROLL ROLL	REPEATS EACH COL TWICE* 16 DIFFERENT LINES/CHARACTER
1920 x 8	128 x 8 x 8	2	SCROLL ROLL	REPEATS EACH COL TWICE*
240 x 8	128 x 16 x 8	7	ROLL	REPEATS EACH LINE TWICE* 16 DIFFERENT LINES/CHARACTER
1200 x 8	128 x 8 x 8	3	SCROLL ROLL	REPEATS EACH LINE TWICE*
960 x 8	128 x 8 x 8	1	ROLL	HIGHEST RESOLUTION*
960 x 8	128 x 16 x 8	5	SCROLL ROLL	HIGHEST RESOLUTION,* 16 DIFFERENT LINES/CHARACTER
1920 x 8	128 x 8 x 8	1	SCROLL ROLL	HIGHEST RESOLUTION*
240 x 8	128 x 9 x 8	4	ROLL	REPEATS EACH LINE AND COL TWICE**
960 x 8	128 x 9 x 8	2	SCROLL ROLL	REPEATS EACH COL TWICE**
960 x 8	128 x 9 x 8	1	ROLL	HIGHEST RESOLUTION**

§=6 BITS FOR CHARACTER DATA, 2 BITS FOR COLOR DATA

*SEE FIG. 9.

MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
TONE OFF	TONE FREQ SEL2	TONE FREQ SEL1	TONE FREQ SEL0	TONE AMP 2 ³	TONE AMP 2 ²	TONE AMP 2 ¹	TONE AMP 2 ⁰
FRES VERT	DOUBLE PAGE ***	16 LINE HI-RES ***	X	9-LINE	X	X	CMEM ACCESS MODE
PMA7 REG	PMA6 REG	PMA5 REG	PMA4 REG	PMA3 REG	PMA2 REG	PMA1 REG	PMA0 REG
HMA7 REG	HMA6 REG	HMA5 REG	HMA4 REG	HMA3 REG	HMA2 REG	X**	X**

CDP1869C, CDP1870C, CDP1876C




Fig. 9 - Character display matrix size.

Table 10
CDP1870C COMMAND REGISTER CODE

CPU I/O INSTRUCTION	BUS 7	BUS 6	BUS 5	BUS 4	BUS 3	BUS 2	BUS 1	BUS 0
OUT 3	FRES HORZ	COLB1	COLB0	DISP OFF	CFC	BKG RED	BKG BLUE	BKG GREEN

CDP1869C, CDP1870C, CDP1876C





Fig. 10 - 40 x 24-character display.

CDP1871A, CDP1871AC

Advance Information/
Preliminary Data

CMOS Keyboard Encoder



Features:

- Directly interfaces with CDP1800-series microprocessors
- Low power dissipation
- 3-State outputs
- Scans and generates code for 53 key ASCII keyboard plus 32 HEX keys (SPST mechanical contact switches)
- Shift, control, and alpha lock inputs
- RC-controlled debounce circuitry
- Single 4 to 10.5 V supply (CDP1871A); 4 to 6.5 V (CDP1871AC)
- N-key lockout

The RCA-CDP1871A is a keyboard encoder designed to directly interface between a CDP1800-series microprocessor and a mechanical keyboard array, providing up to 53 ASCII coded keys and 32 HEX coded keys, as shown in the system diagram (Fig. 1).

The keyboard may consist of simple single-pole single-throw (SPST) mechanical switches. Inputs are provided for alpha-lock, control, and shift functions, allowing 160 unique codes. An external R-C input is available for user-selectable debounce times. The N-key lock-out feature pre-

vents unwanted key codes if two or more keys are pressed simultaneously.

The CDP1871A and CDP1871AC are functionally identical. They differ in that the CDP1871A has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1871AC has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 40-lead dual-in-line ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Typical CDP1800-series microprocessor system using the CDP1871A.

CDP1871A, CDP1871AC

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):

(All voltage values referenced to V_{SS} terminal)

CDP1871A	-0.5 to -11 V
CDP1871AC	-0.5 to -7 V

INPUT VOLTAGE RANGE, ALL INPUTS

DC INPUT CURRENT, ANY ONE INPUT

POWER DISSIPATION PER PACKAGE (P_D):

For T _A = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T _A = -55 to +100° C (PACKAGE TYPE D)	500 mW
For T _A = 100 to +125° C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T_A = FULL PACKAGE-TEMPERATURE RANGE

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D	-55 to -125° C
PACKAGE TYPE E	-40 to +85° C

STORAGE TEMPERATURE RANGE (T_{stg})

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.

RECOMMENDED OPERATING CONDITIONS at T_A = -40 to +85° C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD} (V)	LIMITS				UNITS
		CDP1871AD CDP1871AE		CDP1871ACD CDP1871ACE		
		MIN.	MAX.	MIN.	MAX.	
Supply-Voltage Range		4	10.5	4	6.5	V
Recommended Input Voltage Range		V _{SS}	V _{DD}	V _{SS}	V _{DD}	V
Clock Input Frequency, TPB (Keyboard Capacitance = 200 pF)	f _{CL}	5	DC	DC	0.4	MHz
		10	DC	—	—	




Fig. 2 — CDP1871A block diagram.

92CM-34522

CDP1871A, CDP1871AC

STATIC ELECTRICAL CHARACTERISTIC at $T_A = -40$ to $+85^\circ\text{C}$, except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS		
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1871AD CDP1871AE			CDP1871ACD CDP1871ACE					
				MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.			
Quiescent Device Current	I_{DD}	— 0,10	0,5 10	5 10	— —	0.1 1	50 200	— —	1 —	200 —	μA	
Output Low Drive (sink) Current (except debounce and D1-D11)	I_{OL}	0.4 0.5	0,5 0,10	5 10	0.5 1	1 2	— —	0.5 —	1 —	— —	mA	
Debounce	I_{OL}	0.4 0.5	0,5 0,10	5 10	0.75 1	1.5 2	— —	0.75 —	1.5 —	— —		
D1-D11	I_{OL}	0.4 0.5	0,5 0,10	5 10	.05 0.1	0.1 0.2	— —	.05 —	0.1 —	— —		
Output High Drive (Source) Current	I_{OH}	4.6 9.5	0,5 0,10	5 10	-0.3 -0.75	-0.6 -1.5	— —	-0.3 —	-0.6 —	— —		
Input Low Voltage (except Debounce)	V_{IL}	0.5,4,5 1,9	—	5 10	—	—	1.5 3	—	—	1.5 —	V	
Input High Voltage (except Debounce)	V_{IH}	0.5,4,5 1,9	—	5 10	3.5 7	—	—	3.5 —	—	—		
Debounce Schmitt Trigger Input Voltage	V_D	0.4 0.5	—	5 10	2.0 4.0	3.3 6.3	4.0 8.0	2.0 —	3.3 —	4.0 —		
Positive Trigger Voltage	V_D	0.4	—	5	0.8	1.8	3.0	0.8	1.8	3.0		
Negative Trigger Voltage	V_N	0.5 0.4	—	10 5	1.9 0.3	4.0 1.6	6.0 2.6	— 0.3	— 1.6	— 2.6		
Hysteresis	V_H	0.5	0,10	10	0.7	2.3	4.7	—	—	—		
Output Voltage Low Level	V_{OL}	— —	0,5 0,10	5 10	— —	0 0	.05 .05	—	0 —	.05 —		
Output Voltage High Level	V_{OH}	— —	0,5 0,10	5 10	4.95 9.95	5 10	— —	4.95 —	5 —	— —		
Input Leakage Current (except S1-S8, Shift, Control)	I_{IN}	— —	0,5 0,10	5 10	— —	.01 .01	1 1	— —	.01 —	1 —		μA
3-State Output Leakage Current	I_{OUT}	0.5 0,10	0,5 0,10	5 10	— —	.01 .02	1 2	— —	.02 —	2 —		
Pull-Down Resistor Value (S1-S8, Shift, Control)	R_{PD}	—	—	—	7	14	24	7	14	24	k Ω	
Operating Current (All-outputs unloaded)	I_{oper}	0.5,4,5 1,9	0,5 0,10	5 10	— —	0.6 2.7	— —	— —	0.6 —	— —	mA	

*Typical values are for $T_A = +25^\circ\text{C}$. and nominal V_{DD} .

CDP1871A, CDP1871AC

FUNCTIONAL DESCRIPTION OF CDP1871A TERMINALS

D1 — D11 (Outputs):

Drive lines for the 11 x 8 keyboard switch matrix. These outputs are connected through the external switch matrix to the sense lines (S1 — S8).

S1 — S8 (Inputs):

Sense lines for the 11 x 8 keyboard maxtrix. These inputs have internal pull-down resistors and are driven high by appropriate drive line when a keyboard switch is closed.

CS1, CS2, CS3, CS4 (Inputs):

Chip select inputs, which are used to enable the tri-state data bus outputs (BUS 0 — BUS 7) and to enable the resetting of the status flag (\overline{DA}), which occurs on the low-to-high transition of TPB. These four inputs are normally connected to the N-lines (N0-N2) and \overline{MRD} output of the CDP1800-series microprocessor. (Table 2)

BUS 0 — BUS 7 (Outputs):

Tri-state data bus outputs which provide the ASCII and HEX codes of the detected keys. The outputs are normally connected to the BUS 0 — BUS 7 terminals of the CDP1800-series microprocessor.

\overline{DA} (Output):

The data available output flag which is set low when a valid key closure is detected. It is reset high by the low-to-high transition of TPB when data is read from the CDP1871A. This output is normally connected to a flag input ($\overline{EF1}$ - $\overline{EF4}$) of the CDP1800-series microprocessor.

TPB (Input):

The input clock used to drive the scan generator and reset

the status flag (\overline{DA}). This input is normally connected to the TPB output of the CDP1800-series microprocessor.

\overline{RPT} (Output):

The repeat output flag which is used to indicate that a key is still closed after data has been read from the CDP1871A (\overline{DA} = high). It remains low as long as the key is closed and is used for an autorepeat function, under CPU control. This output is normally connected to a flag input ($\overline{EF1}$ - $\overline{EF4}$) of the CDP1800-series microprocessor.

DEBOUNCE(Input):

This input is connected to the junction of an external resistor to V_{DD} and capacitor to V_{SS} . It provides a debounce time delay ($t \cong RC$) after the release of a key. If a debounce is not desired, the external pull-up resistor is still required.

ALPHA, SHIFT, CONTROL (Inputs):

A high on the SHIFT or CONTROL inputs will be internally latched (after the debounce time) and the drive and sense line decoding will be modified as shown in Table 3. They are normally connected to the keyboard, but produce no code by themselves. The SHIFT and CONTROL inputs have internal pull-down resistors to simplify use with momentary contact switches. The ALPHA input is not latched and is designed for a standard SPDT switch to provide an alpha-lock function. When ALPHA = 1 the drive and sense line decoding will be modified as shown in Table 3.

V_{DD} , V_{SS} :

V_{DD} is the positive supply voltage input. V_{SS} is the most negative supply voltage terminal and is normal connected to ground. All outputs swing from V_{SS} to V_{DD} . The recommended input voltage swing is from V_{SS} to V_{DD} .

TABLE 1 — SWITCH INPUT FUNCTIONS

CONTROL	SHIFT	ALPHA	KEY FUNCTION
0	0	0	NORMAL
1	X	X	CONTROL
0	1	X	SHIFT
0	0	1	ALPHA

X = DON'T CARE

TABLE 2 — VALID N-LINE CONNECTIONS


CPU	CDP1871A SIGNAL				CPU INPUT INSTRUCTION
	CS4	CS3	CS2	CS1	
CDP1800-SERIES SIGNAL	\overline{MRD}	N2	N0	N1	INP5
	\overline{MRD}	N0	N1	N2	INP3
	\overline{MRD}	N2	N1	N0	INP6

CDP1871A, CDP1871AC

TABLE 3 — DRIVE AND SENSE LINE KEYBOARD CONNECTIONS‡

SENSE LINES	DRIVE LINES												D ₇	D ₈ †	D ₉ †	D ₁₀ †	D ₁₁ †
	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆											
S ₁	SP	0	(8	@	NUL	h	BS	p	DLE	x	CAN	SPACE	80 ₁₆	88 ₁₆	90 ₁₆	98 ₁₆
	0	8	@	NUL	h	BS	p	DLE	x	CAN							
S ₂	!	1)	9	A	A	l	l	Q	Q	Y	Y		81 ₁₆	89 ₁₆	91 ₁₆	99 ₁₆
	1	9	a	SOH	i	HT	q	DC1	y	EM							
S ₃	"	2	*	:	B	B	J	J	R	R	Z	Z	LINE FEED	82 ₁₆	8A ₁₆	92 ₁₆	9A ₁₆
	2	:	b	STX	j	LF	r	DC2	z	SUB							
S ₄	#	3	+	;	C	C	K	K	S	S	{	{	ESCAPE	83 ₁₆	8B ₁₆	93 ₁₆	9B ₁₆
	3	;	c	ETX	k	VT	s	DC3	[ESC							
S ₅	\$	4	<	,	D	D	L	L	T	T				84 ₁₆	8C ₁₆	94 ₁₆	9C ₁₆
	4	,	d	EOT	l	FF	t	DC4	\	FS							
S ₆	%	5	=	-	E	E	M	M	U	U	}	}	CARRIAGE RETURN	85 ₁₆	8D ₁₆	95 ₁₆	9D ₁₆
	5	-	e	ENQ	m	CR	u	NAK]	GS							
S ₇	&	6	>	.	F	F	N	N	V	V	~	~		86 ₁₆	8E ₁₆	96 ₁₆	9E ₁₆
	6	.	f	ACK	n	SO	v	SYN	↑	RS							
S ₈	'	7	?	/	G	G	O	O	W	W	DEL	—	DELETE	87 ₁₆	8F ₁₆	97 ₁₆	9F ₁₆
	7	/	g	BEL	o	SI	w	ETB	—	US							

SHIFT*	ALPHA*
NORMAL	CONTROL*

*CONTROL overrides SHIFT and ALPHA  = NO RESPONSE

‡Showing ASCII outputs for all combinations with and without SHIFT, ALPHA LOCK and CONTROL.

†Drive lines 8, 9, 10, and 11 generate non-ASCII hex values which can be used for special codes.

TABLE 4 — HEXIDECIMAL VALUES OF ASCII CHARACTERS

		BITS					MSD											
		b4	b3	b2	b1	HEX	0	0	0	0	1	1	1	1	1	1	1	1
LSD	0	0	0	0	0	0	NUL	DLE	SP	0	@	P	\	p				
	0	0	0	1	1	1	SOH	DC1	!	1	A	Q	a	q				
	0	0	1	0	2	2	STX	DC2	"	2	B	R	b	r				
	0	0	1	1	3	3	ETX	DC3	#	3	C	S	c	s				
	0	1	0	0	4	4	EOT	DC4	\$	4	D	T	d	t				
	0	1	0	1	5	5	ENQ	NAK	%	5	E	U	e	u				
	0	1	1	0	6	6	ACK	SYN	&	6	F	V	f	v				
	0	1	1	1	7	7	BEL	ETB	/	7	G	W	g	w				
	1	0	0	0	8	8	BS	CAN	(8	H	X	h	x				
	1	0	0	1	9	9	HT	EM)	9	I	Y	i	y				
	1	0	1	0	A	A	LF	SUB	*	:	J	Z	j	z				
	1	0	1	1	B	B	VT	ESC	+	;	K	[k	{				
	1	1	0	0	C	C	FF	FS	,	<	L	\	l					
	1	1	0	1	D	D	CR	GS	-	=	M]	m	}				
	1	1	1	0	E	E	SO	RS	.	>	N	↑	n	~				
	1	1	1	1	F	F	SI	US	/	?	O	—	o	DEL				

CDP1871A, CDP1871AC

OPERATION

The CDP1871A is made up of two major sections: the counter/scan-selection logic and the control logic (Fig. 2). The counter and scan-selection logic scans the keyboard array using the drive lines (D1-D11) and the sense lines (S1-S8). The outputs of the internal 5-stage scancounter are conditionally encoded by the ALPHA, SHIFT, and CONTROL inputs (Table 1, Table 3) and are used to drive the D1-D11 output lines high one at a time. Each D1-D11 output may drive up to eight keys, which are sampled by the sense line inputs (S1-S8). The S1-S8 inputs are enabled by the internal 3-stage scancounter.

The control logic interfaces with the CDP1800-series I/O and timing signals to establish timing and status conditions for the CDP1871A.

The TPB input clocks the scancounters and is also used to reset the Data Available output (DA). When a valid keydown condition is detected on a sense line, the control logic inhibits the clock to the scancounters on the next low-to-high transition of TPB and the DA output is set low. The scancounter outputs (C1-C8) represent the ASCII and HEX key codes and are used to drive the BUS 0 — BUS 7 outputs, which interface directly to the CDP1800-Series data bus. The BUS 0 — BUS 7 outputs, which are normally tri-stated, are enabled by decoding the CS inputs during a CPU input instruction (Table 2). The low-to-high transition of TPB during the input instruction resets the DA output high. Once the DA output has been reset, it cannot go low again until the present key is released and a new keydown condition is detected. (This prevents unwanted repeated keycode outputs which may be caused by fast software routines).

After the depressed key is released and the debounce delay (determined by RX, CX) has occurred, the scan clock inhibit

is removed, allowing the scancounters to advance on the following high-to-low transitions of TPB. This provides an N-key lockout feature, which prevents the entry of erroneous codes when two or more keys are pressed simultaneously. The first key pressed in the scanning order is recognized, while all other keys pressed are ignored until the first key is released and read by the CPU, at which time the next key pressed in the scanning order is detected. If the first key remains closed after the CPU reads the data and resets the DA output, on the low-to-high transition of TPB, an auxiliary signal (RPT) is generated and is available to the CPU to indicate an auto-repeat condition. The RPT output is reset high at the end of the debounce delay after the depressed key is released.

The DEBOUNCE input provides a terminal connection for an external user-selected RC circuit to eliminate false detection of a keydown condition caused by keyboard noise. The operation of the DEBOUNCE circuit is shown in Fig. 2 (Pin 36). When a valid keydown is detected, the on-chip active-resistor device (R_N) is enabled and the external capacitor (C_X) is discharged, providing a key closure debounce time $\cong R_N C_X$. This discharge is sensed by the Schmitt-trigger inverter, which clocks the DA flip-flop (latching the DA output low and inhibiting the scan clock). (The DA F/F is reset by the low-to-high transition of TPB when the CS inputs are enabled). When a valid key-release is detected R_N is disabled and C_X begins to charge through the external resistor (R_X), providing a key-release debounce time $\cong R_X C_X$. This charge time is again sensed by the Schmitt-trigger inverter, enabling the scan clock to continue on the next high-to-low transitions of TPB, after the current keycode data is read by the CPU.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$

CHARACTERISTIC	V_{DD} (V)	LIMITS						UNITS
		CDP1871AD CDP1871AE			CDP1871ACD CDP1871ACE			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Clock Cycle Time	5	—	—	—	—	—	—	NOTE 1
	t_{CC} 10	—	—	—	—	—	—	
Clock Pulse Width High	5	100	40	—	100	40	—	ns
	t_{CWH} 10	50	20	—	—	—	—	
Data Available Valid Delay	5	—	260	500	—	260	500	ns
	t_{DAL} 10	—	130	250	—	—	—	
Data Available Invalid Delay	5	—	70	150	—	70	150	ns
	t_{DAH} 10	—	35	75	—	—	—	
Scan Count Delay (Non-Repeat)	5	—	850	1900	—	850	1900	ns
	t_{CD1} 10	—	425	950	—	—	—	
Data Out Valid Delay	5	—	120	250	—	120	250	ns
	t_{CDV} 10	—	60	125	—	—	—	
Data Out Hold Time	5	—	100	200	—	100	200	ns
	t_{CDH} 10	—	50	100	—	—	—	
Repeat Valid Delay	5	—	150	400	—	150	400	ns
	t_{RPL} 10	—	75	200	—	—	—	
Repeat Invalid Delay	5	—	350	700	—	350	700	ns
	t_{RPM} 10	—	170	350	—	—	—	

*Typical Values are for $T_A = +25^\circ\text{C}$ and nominal V_{DD}

Note 1: $t_{CC} = t_{CWH} + t_{CWL}$

$t_{CWL} = t_{CD1} + KC$

$k = 0.9$ ns per pF

$c =$ keyboard capacitance (pF)

CDP1871A, CDP1871AC




Fig. 3 — CDP1871A dynamic timing diagram (non-repeat).





Fig. 4 — CDP1871A dynamic timing diagram (repeat).


CDP1871A, CDP1871AC



92CM-32530R1

Fig. 5 — Typical system software flowchart for CDP1871A, CDP1871AC.

CDP1872C, CDP1874C, CDP1875C

Advance Information/
Preliminary DataHigh-Speed
8-Bit Input and Output Ports**Features:**

- Parallel 8-bit input/output register with buffered outputs
- High-speed data-in to data-out:
85 ns (max.) at $V_{DD}=5\text{ V}$
- Flexible applications in microprocessor systems as buffers and latches
- High order address-latch capability in CDP1800 series microprocessor systems
- Output sink current=5 mA (min.) at $V_{DD}=5\text{ V}$
- 3-state output—CDP1872C and CDP1874C

The RCA-CDP1872C, CDP1874C and CDP1875C devices are high-speed 8-bit parallel input and output ports designed for use in the CDP1800 microprocessor system and for general use in other microprocessor systems. The CDP1872C and CDP1874C are 8-bit input ports; the CDP1875C is an 8-bit output port.



These devices have flexible capabilities as buffers and data latches and are reset by $\overline{\text{CLR}}$ input when the data strobe is not active.

The CDP1872C and CDP1874C are functionally identical except for device selects. The CDP1872C has one active low and one active high select; the CDP1874C has two

active high device selects. These devices also feature 3-state outputs when deselected. Data is strobed into the register on the leading edge of the CLOCK and latched on the trailing edge of the CLOCK.

The CDP1875C is an output port with data latched into the registers when the device selects are active. There are two active high and one active low selects. The output buffers are enabled at all times.

These devices are supplied in 22-lead hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 22-lead dual-in-line plastic packages (E suffix).



CDP1872C, CDP1874C, CDP1875C

RECOMMENDED OPERATING CONDITIONS at $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS ALL TYPES	UNITS
DC Operating-Voltage Range	4 to 6.5	V
Input Voltage Range	V_{SS} to V_{DD}	




Fig. 1—Equivalent logic diagram (1 of 8 latches shown) for CDP1872C.

MAXIMUM RATINGS, Absolute-Maximum Values:

- DC SUPPLY-VOLTAGE RANGE, (V_{DD}) -0.5 to $+7$ V
(Voltage referenced to V_{SS} Terminal)
- INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5$ V
- DC INPUT CURRENT, ANY ONE INPUT ± 10 mA
- POWER DISSIPATION PER PACKAGE (P_D):
 - For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
 - For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW
 - For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW
 - For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW
- DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 - FOR T_A —FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW
- OPERATING-TEMPERATURE RANGE (T_A):
 - PACKAGE TYPE D -55 to $+125^\circ\text{C}$
 - PACKAGE TYPE E -40 to $+85^\circ\text{C}$
- STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$
- LEAD TEMPERATURE (DURING SOLDERING):
 - At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, except as noted

CHARACTERISTIC		TEST CONDITIONS			LIMITS ALL TYPES			UNITS
		V_O	V_{IN}	V_{DD}	Min.	Typ.*	Max.	
		(V)	(V)	(V)				
Quiescent Device Current	I_{DD}	—	0, 5	5	—	25	50	μA
Output Low Drive (Sink) Current	I_{OL}	0.4	0, 5	5	5	10	—	mA
Output High Drive (Source) Current	I_{OH}	4.6	0, 5	5	-4	-7	—	
Output Voltage Low-Level *	V_{OL}	—	0, 5	5	—	0	0.1	V
Output Voltage High-Level *	V_{OH}	—	0, 5	5	4.9	5	—	
Input Low Voltage	V_{IL}	0.5, 4.5	—	5	—	—	1.5	
Input High Voltage	V_{IH}	0.5, 4.5	—	5	3.5	—	—	
Input Leakage Current	I_{IN}	—	0, 5	5	—	—	± 1	μA
3-State Output Leakage Current #	I_{OUT}	0, 5	0, 5	5	—	—	± 5	
Input Capacitance	C_{IN}	—	—	—	—	15	—	pF
Output Capacitance #	C_{OUT}	—	—	—	—	15	—	

* Typical values are for $T_A = 25^\circ\text{C}$ and $V_{DD} \pm 5\%$.

* $I_{OL} = I_{OH} = 1\ \mu\text{A}$.

For CDP1872C and CDP1874C only.

CDP1872C, CDP1874C, CDP1875C




Fig. 2—Equivalent logic diagram (1 of 8 latches shown) for CDP1874C.




Fig. 3—Equivalent logic diagram (1 of 8 latches shown) for CDP1875C.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^\circ\text{C}$, $V_{DD}=5\text{ V}$, $t_r, t_f=10\text{ ns}$, $V_{IH}=0.7 V_{DD}$, $V_{IL}=0.3 V_{DD}$, $C_L=150\text{ pF}$

CHARACTERISTIC	LIMITS		UNITS	
	CDP1872C CDP1874C			
	Typ.*	Max.†		
Input Port (Fig. 4)				
Output Enable	t_{EN}	45	90	ns
Output Disable	t_{DIS}	45	90	
Clock to Data Out	t_{CLO}	45	90	
Clear to Output	t_{CRO}	80	160	
Data In to Data Out	t_{DIO}	50	85	
Minimum Data Setup Time	t_{DSU}	10	30	
Data Hold Time	t_{DH}	10	30	
Minimum Clock Pulse Width	t_{CL}	30	60	
Minimum Clear Pulse Width	t_{CR}	30	60	

* Typical values are for $T_A=25^\circ\text{C}$ and $V_{DD} \pm 5\%$.

† Maximum values are for $T_A=85^\circ\text{C}$ and $V_{DD} \pm 5\%$.




Fig. 4—Timing waveforms for CDP1872C and CDP1874C (input-port types).

CDP1872C, CDP1874C, CDP1875C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^\circ\text{C}$, $V_{DD}=5\text{ V}$, $t_r, t_f=10\text{ ns}$, $V_{IH}=0.7 V_{DD}$, $V_{IL}=0.3 V_{DD}$, $C_L=150\text{ pF}$

CHARACTERISTIC	LIMITS		UNITS	
	CDP1875C			
	Typ.*	Max.†		
Output Port (Fig. 5)				
Clock to Data Out	t_{CLO}	50	100	ns
Clear to Output	t_{CRO}	80	160	
Data In to Data Out	t_{DIO}	50	85	
Minimum Data Setup Time	t_{DS}	10	30	
Data Hold Time	t_{DH}	10	30	
Minimum Clear Pulse Width	t_{CR}	30	60	

* Typical values are for $T_A=25^\circ\text{C}$ and $V_{DD} \pm 5\%$.

† Maximum values are for $T_A=85^\circ\text{C}$ and $V_{DD} \pm 5\%$.




Fig. 5-Timing waveforms for CDP1875C (output port).






Fig. 6-CDP1874C used as an input port and address latch with CDP1875C used as an output port.

CDP1872C, CDP1874C, CDP1875C



92CS-33003

Fig. 7-CDP1872C used as an input port and selected by CDP1873C.




92CS-33002

Fig. 8-CDP1874C and CDP1875C used as input/output buffers.

TERMINAL ASSIGNMENT

CMOS 1 of 8 Binary Decoder



Features:

- High-speed address to output enable delay 100 ns (max.) at $V_{DD}=5 V$
- Output sink 6 mA (min.) at $V_{DD}=5 V$
- I/O port or memory selector
- 3 chip-select input allows simple expansion

The RCA-CDP1873C is a high-speed 1 of 8 decoder designed for use with microprocessor systems that require expansion capabilities utilizing memory or input/output ports with active low chip-select inputs. The CDP1873C has a recommended operating voltage range of 4 to 6.5 volts.

When the decoder is enabled and addressed, one of its 8 outputs goes low.

Enabling is controlled by 3 chip-select inputs, allowing for easy system expansion. All outputs will be high when the decoder is not selected. The CDP1873C can be cascaded for very large systems and offers a low propagation delay that reduces memory-access time requirements in those designs where delays are critical.

The CDP1873C is supplied in hermetic 16-lead dual-in-line ceramic (D suffix) and plastic (E suffix) packages.




Fig. 1 - CDP1873C functional diagram.

TRUTH TABLE

ADDRESS			ENABLE			OUTPUTS							
A0	A1	A2	$\bar{E}1$	$\bar{E}2$	$\bar{E}3$	0	1	2	3	4	5	6	7
L	L	L	L	L	H	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	L	H	H	H	L	H	H	H	H	H
H	H	L	L	L	H	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	H	L	H	H	H
L	H	H	L	L	H	H	H	H	H	H	L	H	H
H	H	H	L	L	H	H	H	H	H	H	H	H	L
X	X	X	X	X	L	H	H	H	H	H	H	H	H
X	X	X	H	X	X	H	H	H	H	H	H	H	H
X	X	X	X	H	X	H	H	H	H	H	H	H	H

H = High level L = Low level
X = Don't care

CDP1873C

MAXIMUM RATINGS, Absolute-Maximum Values:

- DC SUPPLY-VOLTAGE RANGE, (V_{DD})
(Voltage referenced to V_{SS} terminal) -0.5 to +7 V
- INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V
- DC INPUT CURRENT, ANY ONE INPUT ±10 mA
- POWER DISSIPATION PER PACKAGE (P_D):
 For T_A=-40 to +60°C (PACKAGE TYPE E) 500 mW
 For T_A=+60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
 For T_A=-55 to +100°C (PACKAGE TYPE D) 500 mW
 For T_A=+100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW
- DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For T_A=FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW
- OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE D -55 to +125°C
 PACKAGE TYPE E -40 to +85°C
- STORAGE-TEMPERATURE RANGE (T_{stg}) -65 to +150°C
- LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, except as noted

CHARACTERISTIC	CONDITIONS			LIMITS			UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1873C			
				Min.	Typ.*	Max.	
Quiescent Device Current, I _{DD}	—	0, 5	5	—	5	50	μA
Output Low Drive (Sink) Current, I _{OL}	0.4	0, 5	5	6	12	—	mA
Output High Drive (Source) Current, I _{OH}	4.6	0, 5	5	-4	-7	—	mA
Output Voltage Low-Level, V _{OL} Δ	—	0, 5	5	—	0	0.1	V
Output Voltage High Level, V _{OH} Δ	—	0, 5	5	4.9	5	—	
Input Low Voltage, V _{IL}	0.5, 4.5	—	5	—	—	1.5	V
Input High Voltage, V _{IH}	0.5, 4.5	—	5	3.5	—	—	
Input Leakage Current, I _{IN}	Any Input	0, 5	5	—	—	±1	μA
Operating Current, I _{DD1} •	—	0, 5	5	—	2	3	mA
Input Capacitance, C _{IN}	—	—	—	—	20	—	pF

*Typical values are for T_A = 25°C and nominal voltage, V_{DD}.

Δ I_{OL} = I_{OH} = 1 μA.

• Operating current is measured at 200 kHz for V_{DD}=5 V and 400 kHz for V_{DD}=10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

OPERATING CONDITIONS at T_A = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIMITS		UNITS
	CDP1873C		
	Min.	Max.	
DC Operating Voltage Range	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = \pm 5\%$, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $t_r, t_f = 10$ ns, $C_L = 100$ pF

CHARACTERISTIC	V_{DD} (V)	LIMITS		UNITS	
		CDP1873C			
		Typ.	Max.		
Propagation Delay Time:					
Address to Output	t_{AO}	5	65	100	ns
Enable to Output	t_{EO}	5	65	90	
Minimum Pulse Widths:					
Address	t_{AA}	5	30	50	
Enable	t_{EE}	5	40	70	

Note 1: Maximum limits of minimum characteristics are the values above which all devices function.

Note 2: Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltage, V_{DD} .



92CM-32890

Fig. 2 - Timing waveforms.

CDP1873C




Fig. 3 - N-line decoded in a one-level I/O system.





Fig. 4 - 16-k memory-select using the CDP1873C with the CDP1874C as an address latch.

Programmable Interrupt Controller (PIC)



Features:

- Compatible with CDP1800 series
- Programmable long branch vector address and vector interval
- 8 levels of interrupt per chip
- Easily expandable
- Latched interrupt requests
- Hard wired interrupt priorities
- Memory mapped
- Multiple chip select inputs to minimize address space requirements

The RCA-CDP1877 and CDP1877C* are programmable 8-level interrupt controllers designed for use in CDP1800-series microprocessor systems. They provide added versatility by extending the number of permissible interrupts from 1 to N in increments of 8.

When a high to low transition occurs on any of the PIC interrupt lines (IR0 to IR7), it will be latched and, unless the request is masked, it will cause the INTERRUPT line on the PIC and consequently the INTERRUPT input on the CPU to go low.

The CPU accesses the PIC by having interrupt vector register R(1) loaded with the memory address of the PIC. After the interrupt S3 cycle, this register value will appear at the CPU address bus, causing the CPU to fetch an instruction from the PIC. This fetch cycle clears the interrupt request latch bit to accept a new high-to-low transition, and also causes the PIC to issue a long branch instruction (CO) followed by the preprogrammed vector address written into the PIC's address registers, causing the CPU to branch to the address corresponding to the highest priority active interrupt request.

* Formerly RCA-Dev. Type No. TA10911 and TA10911C, respectively.

If no other unmasked interrupts are pending, the INTERRUPT output of the PIC will return high. When an interrupt is requested on a masked interrupt line, it will be latched but it will not cause the PIC INTERRUPT output to go low. All pending interrupts, masked and unmasked, will be indicated by a "1" in the corresponding bit of the status register. Reading of the status register will clear all pending interrupt request latches.

Several PICs can be cascaded together by connecting the INTERRUPT output of one chip to the CASCADE input of another. Each cascaded PIC provides 8 additional interrupt levels to the system. The number of units cascadable depends on the amount of memory space and the extent of the address decoding in the system.

Interrupts are prioritized in descending order; IR7 has the highest and IR0 has the lowest priority.

The CDP1877 and CDP1877C are functionally identical. They differ in that the CDP1877 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1877C has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 28-lead dual-in-line ceramic packages (D suffix), and 28-lead dual-in-line plastic packages (E suffix).

Programmable Interrupt Controller (PIC) Programming Model

BUS 7			PAGE REGISTER					BUS 0		WRITE ONLY
A15	A14	A13	A12	A11	A10	A9	A8			
BUS 7			CONTROL REGISTER					BUS 0		WRITE ONLY
B7	B6	B5	B4	B3	B2	B1	B0			
BUS 7			MASK REGISTER					BUS 0		WRITE ONLY
M7	M6	M5	M4	M3	M2	M1	M0			
BUS 7			STATUS REGISTER					BUS 0		READ ONLY
S7	S6	S5	S4	S3	S2	S1	S0			
BUS 7			POLLING REGISTER					BUS 0		READ ONLY
P7	P6	P5	P4	P3	P2	P1	P0			

CDP1877, CDP1877C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} terminal)

CDP1877 -0.5 to +11 V

CDP1877C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW

For $T_A = +100$ to 125°C (PACKAGE TYPE D) Derate Linearly at $12\text{ mW}/^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to $+125^\circ\text{C}$

PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE-TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1877			CDP1877C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I_{DD}	—	0, 5	5	—	0.01	50	—	0.02	200	μA
	—	0, 10	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current I_{OL}	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0, 10	10	2.6	5.2	—	—	—	—	
Output High Drive (Source) Current I_{OH}	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0, 10	10	-2.6	-5.2	—	—	—	—	
Output Voltage Low-Level V_{OL}^\ddagger	—	0, 5	5	—	0	0.1	—	0	0.1	V
	—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High Level V_{OH}^\ddagger	—	0, 5	5	4.9	5	—	4.9	5	—	V
	—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage V_{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage V_{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Input Leakage Current I_{IN}	Any	0, 5	5	—	—	± 1	—	—	± 1	μA
	Input	0, 10	10	—	—	± 2	—	—	—	
3-State Output Leakage Current I_{OUT}	0, 5	0, 5	5	—	$\pm 10^{-4}$	± 1	—	$\pm 10^{-4}$	± 1	μA
	0, 10	0, 10	10	—	$\pm 10^{-4}$	± 10	—	—	—	
Input Capacitance C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C_{OUT}	—	—	—	—	10	15	—	10	15	
Operating Device Current $I_{OPER}^\#$	—	—	5	—	0.5	1.0	—	0.5	1.0	mA
	—	—	10	—	1.9	3.0	—	—	—	

* Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} . $^\ddagger I_{OL} = I_{OH} = 1\ \mu\text{A}$.

Operating current measured under worst-case conditions in a 3.2-MHz CDP1802A system: one PIC access per instruction cycle.

CDP1877, CDP1877C

OPERATING CONDITIONS at T_A=Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1877		CDP1877C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	




Fig. 1 - Functional diagram for CDP1877.

92CL-34372

Functional Definitions for CDP1877 and CDP1877C Terminals

TERMINAL	USAGE	TYPE
V _{DD} -V _{SS}	Power	
BUS0-BUS7	Data bus—Communicates information to and from CPU	Bidirectional
IR0-IR7	Interrupt Request Lines	Input
INTERRUPT	Interrupt to CPU	Output
MRD, MWR	Read/Write controls from CPU	Input
TPA, TPB	Timing pulses from CPU	Input
CS, CS-bar	Chip selects, Enable Chip if valid during TPA	Input
CS/Ax, CS/Ay	Used as a Chip Select during TPA and as a Register address during Read/Write Operations	Input
CASCADE	Used for cascading several PIC units. The INTERRUPT output from a higher priority PIC can be tied to this input, or the input can be tied to V _{DD} if cascading is not used.	Input

CDP1877, CDP1877C

PIC Programming Model


INTERNAL REGISTERS

The PIC has three write-only programmable registers and two read-only registers.

Page Register

This write only register contains the high order vector address the device will issue in response to an interrupt request. This high-order address will be the same for any of


the 8 possible interrupt requests; thus, interrupt vectoring differs only in location within a specified page.



Control Register

The upper nibble of this write-only register contains the low order vector address the device will issue in response to an

interrupt request. The lower nibble is used for a master interrupt reset, master mask reset and for interval select.



THE LOW ORDER VECTOR ADDRESS WILL BE SET ACCORDING TO THE TABLE BELOW:

INTERVAL SELECTED- NO. OF BYTES	LOW ADDRESS BITS			
	BIT B7	BIT B6	BIT B5	BIT B4
2	SETS A7	SETS A6	SETS A5	SET A4
4	SETS A7	SETS A6	SETS A5	X
8	SETS A7	SETS A6	X	X
16	SETS A7	X	X	X


X=DON'T CARE

NOTE: All DON'T CARE Addresses and Addresses A0-A3 are determined by interrupt request.

CDP1877, CDP1877C


Mask Register

A "1" written into any location in this write only register will mask the corresponding interrupt request line. All interrupt inputs (except CASCADE) are maskable.




Status Register

In this read only register a "1" will be present in the corresponding bit location for every masked or unmasked pending interrupt.



Polling Register

This read only register provides the low order vector address and is used to identify the source of interrupt if a polling technique, rather than interrupt servicing, is used.




RESPONSE TO INTERRUPT (AFTER S3 CYCLE)

The PIC's response to interrogation by the CPU is always 3 bytes long, placed on the data bus in consecutive bytes in the following format:

First (Instruction) Byte:


LONG BRANCH INSTRUCTION - CO (Hex)




Second (High-Order Address) Byte

This byte is the High-Order vector Address that was written into the PIC's Page Register by the user. The PIC does not alter this value in any way.

High-Order Vector Address



CDP1877, CDP1877C**Third (Low-Order Address) Bytes**

Indicates active interrupt input number (binary 0 to 7).

Bits indicated by Ax (x=4 to 7) are the same as programmed into the Control Register. All other bits are generated by the PIC.

REGISTER ADDRESSES

In order to read/write or obtain an interrupt vector from any PIC in the system, all chip selects (CS/Ax, CS/Ay, CS, \overline{CS}) must be valid during TPA.

CS/Ax and CS/Ay are multiplexed addresses; both must be high during TPA, and set according to this table during TPB to access the proper register.

CS/Ax	CS/Ay	\overline{RD}	\overline{WR}	ACTION TAKEN
1	0	0	1	READ Long Branch instruction and vector for highest priority unmasked interrupt pending.
1	0	1	0	WRITE to Page Register
0	1	1	0	WRITE to Control Register
0	0	0	1	READ Status Register
0	0	1	0	WRITE to Mask Register
0	1	0	1	READ Polling Register (Used to identify INTERRUPT source if Polling technique rather than INTERRUPT service is used.)
1	1	X	X	Unused condition

PIC Application Examples

Example I—Single PIC Application

Fig. 2 shows all the connections required between CPU and PIC to handle eight levels of interrupt control.




Fig. 2 - PIC and CPU connection diagram.

Programming

Programming the PIC consists of the following steps:

1. Disable interrupt at CPU.
2. Reset Master Interrupt Bit, B3, of Control Register.
3. Write a "1" into the Interrupt Input bit location of the Mask Register, if masking is desired.
4. Write the High-Order Address byte into the Page Register.
5. Write the Low-Order Address and the vector interval into the Control Register.
6. Program R(1) of the CPU to point to the PIC so that the Long Branch instruction can be read from the PIC during the Interrupt Service routine.

Values for Example I with LOCATION 84E0 arbitrarily chosen as the Vector Address with interval of eight bytes, $\overline{IR4}$ pending, is shown in Table I.

In deriving the above addresses, all DON'T CARE bits are assumed to be 0.

When an INTERRUPT ($\overline{IR4}$) is received by the CPU, it will address the PIC and will branch to the interrupt service routine.

The three bytes generated by the PIC will be:

- 1st Byte=C0H
- 2nd Byte=84H
- 3rd Byte=E0H

Table I — Register Address Values

REGISTER	REGISTER ADDRESS	OPERATION	DATA BYTE
MASK	E000H	WRITE	00H
CONTROL	E040H	WRITE	CEH
PAGE	E080H	WRITE	84H
STATUS	E000H	READ	10H
POLLING	E040H	READ	E0H
R(1) (IN CPU)	E080H	—	—

CDP1877, CDP1877C

Example II—Multi-PIC Application

Fig. 3 shows all the connections required between CPU and PICs to handle sixteen levels of interrupt control.




Fig. 3 - PICs and CPU connection diagram.

Register Address Assignments

The low-byte register address for any WRITE or READ operation is the same as shown in Table 1.

The high-byte register differs for each PIC because of the linear addressing technique shown in the example:

PIC 1=111XXX01 (E1_H FOR X=0)

PIC 2=111XXX10 (E2_H FOR X=0)

The R(1) vector address is unchanged. This address will select both PICs simultaneously (R(1).1=111XXX00=E0_H). Internal CDP1877 logic controls which PIC will respond when an interrupt request is serviced.

Additional PIC Application Comments

The interval select options provide significant flexibility for interrupt routine memory allocations:

- The 2-byte interval allows one to dedicate a full page to interrupt servicing, with variable space between routines, by specifying indirect vectoring with 2 byte short branch instructions on the current page.
- The 4-byte interval allows for a 3 byte long branch to any location in memory where the interrupt service

routine is located. The branch can be preceded by a Save Instruction to save previous contents of X and P on the stack.

- The 8-byte and 16-byte intervals allow enough space to perform a service routine without indirect vectoring. The amount of interval memory can be increased even further if all 8 INTERRUPTS are not required. Thus a 4-level interrupt system could use alternate \overline{IR} Inputs, and expand the interval to 16 and 32 bytes, respectively.

The 4 Chip Selects allow one to conserve total allotted memory space to the PIC. For one chip, a total of 4 address lines could be used to select the device, mapping it into as little as 4-K of memory space. Note that this selection technique is the only one that allows the PIC to work properly in the system: I/O mapping cannot be used because the PIC must work within the CDP1800 interrupt structure to define the vector address. Decoded signals also will not work because the chip selects must be valid on the trailing edge of TPA.

CDP1877, CDP1877C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 50$ pF

CHARACTERISTIC	V _{DD} (V)	LIMITS						UNITS
		CDP1877			CDP1877C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Address to TPA Setup Time t_{AS}	5	60	—	—	60	—	—	ns
	10	40	—	—	—	—	—	
Address to TPA Hold Time t_{AH}	5	60	—	—	60	—	—	
	10	40	—	—	—	—	—	
Data Valid after TPB t_{DTPB}	5	370	—	—	370	—	—	
	10	210	310	—	—	—	—	
Data Hold Time from Write t_{HW}	5	30	—	—	30	—	—	
	10	40	—	—	—	—	—	
Address to Valid Data Access Time t_{DR}	5	—	340	490	—	340	490	
	10	—	125	230	—	—	—	
Data Setup Time to Write t_{DSU}	5	0	—	—	0	—	—	
	10	0	—	—	—	—	—	
Address Hold from TPB t_{HTPB}	5	80	—	—	80	—	—	
	10	40	—	—	—	—	—	
Minimum $\overline{\text{MWR}}$ Pulse Width $t_{\overline{\text{MWR}}}$	5	130	—	—	130	—	—	
	10	60	—	—	—	—	—	
Minimum $\overline{\text{IRX}}$ Pulse Width $t_{\overline{\text{IRX}}}$	5	130	—	—	130	—	—	
	10	60	—	—	—	—	—	

* Typical values are for $T_A = 25^\circ\text{C}$ and $V_{DD} \pm 5\%$.





Fig. 4 - Timing waveforms for CDP1877.

92CM-34804

CDP1878, CDP1878C

Product Preview



CMOS Dual Counter-Timer

Features:

- Compatible with general-purpose and CDP1800-series microprocessor systems
- Software-controlled interrupt output
- Two 16-bit down-counters and two 8-bit control registers
- Addressable in memory space or CDP1800-series I/O space
- 5 modes including a versatile variable-duty cycle mode
- Programmable gate-level select
- Two-complemented output pins for each counter-timer

TERMINAL ASSIGNMENT

The RCA-CDP1878 and CDP1878C^Δ are dual counter-timers consisting of two 16-bit programmable down counters that are independently controlled by separate control registers. The value in the registers determine the mode of operation and control functions. Counters and registers are directly addressable in memory space by any general-industry-type microprocessors, in addition to input/output mapping with the CDP1800-series microprocessors.

Each counter-timer can be configured in five modes with the additional flexibility of gate-level control. The control registers in addition to mode formatting, allow software start and stop, interrupt enable, and an optional read control that allows a stable readout from the counters. Each

counter-timer has software control of a common interrupt output with an interrupt status register indicating which counter-timer has timed out.

In addition to the interrupt output, true and complemented outputs are provided for each counter-timer for control of peripheral devices.

The CDP1878 and CDP1878C are functionally identical. They differ in that the CDP1878 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1878C has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 28-lead dual-in-line ceramic packages (D suffix), and 28-lead dual-in-line plastic packages (E suffix).

^ΔFormerly RCA Dev. Type No. TA10981 and TA10981C, respectively.

Table I - Mode Description

	Mode	Function	Application
1	Timeout	Outputs change when clock decrements counter to "0"	Event counter
2	Timeout Strobe	One clockwise output pulse when clock decrements counter to "0"	Trigger pulse
3	Gate-Controlled One Shot	Outputs change when clock decrements counter to "0". Retriggerable	Time-delay generation
4	Rate Generator	Repetitive clockwise output pulse	Time-base generator
5	Variable-Duty Cycle	Repetitive output with programmed duty cycle	Motor control

CDP1878, CDP1878C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} terminal)

CDP1878	-0.5 to +11 V
CDP1878C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to 125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$

STORAGE-TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1878			CDP1878C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I_{DD}	—	0, 5 0, 10	5 10	—	0.01 1	50 200	—	0.02 —	200 —	μA
Output Low Drive (Sink) Current I_{OL}	0.4	0, 5 0, 10	5 10	1.6 2.6	3.2 5.2	—	1.6 —	3.2 —	— —	mA
Output High Drive (Source) Current I_{OH}	4.6	0, 5 0, 10	5 10	-1.15 -2.6	-2.3 -5.2	—	-1.15 —	-2.3 —	— —	
Output Voltage Low-Level $V_{OL}\ddagger$	—	0, 5 0, 10	5 10	—	0 0	0.1 0.1	—	0 —	0.1 —	V
Output Voltage High Level $V_{OH}\ddagger$	—	0, 5 0, 10	5 10	4.9 9.9	5 10	—	4.9 —	5 —	— —	
Input Low Voltage V_{IL}	0.5, 4.5 0.5, 9.5	—	5 10	—	—	1.5 3	—	—	1.5 —	
Input High Voltage V_{IH}	0.5, 4.5 0.5, 9.5	—	5 10	3.5 7	—	—	3.5 —	—	—	
Input Leakage Current I_{IN}	Any Input	0, 5 0, 10	5 10	—	—	± 1 ± 2	—	—	± 1 —	μA
Operating Current $I_{DD1}\Delta$	—	0, 5 0, 10	5 10	—	1.5 6	3 12	—	1.5 —	3 —	mA
Input Capacitance C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C_{OUT}	—	—	—	—	10	15	—	10	15	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} . $\ddagger I_{OL} = I_{OH} = 1 \mu\text{A}$.

Δ Operating current is measured at 200 kHz for $V_{DD} = 5\text{V}$ and 400 kHz for $V_{DD} = 10\text{V}$, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

CDP1878, CDP1878C

OPERATING CONDITIONS at T_A =Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1878		CDP1878C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	
Maximum Clock Input Rise or Fall Time t_r, t_f	—	5	—	5	μ s
Minimum Clock Pulse Width t_{WL}, t_{WH}	200	—	200	—	ns
Maximum Clock Input Frequency, f_{CL}	DC	1	DC	1	MHz




Fig. 1 - Functional diagram CDP1878 and CDP1878C.

Functional Definitions for CDP1878 and CDP1878C Terminals




TERMINAL	USAGE	TERMINAL	USAGE
VDD-V _{SS}	Power	CS	Active high input that enables device
DB0-DB7	Data to and from device	$\overline{\text{INT}}$	Low when counter is "0"
TPB/WR, RD	Directional control signals	RESET	When active, TAO, TBO are low, TAO, TBO are high. Interrupt status register is cleared
A0, A1, A2	Addresses that select counters or registers	I-O/MEM	Tied high in CDP1800 input/output mode, otherwise tied low
TACL, TBCL	Clocks used to decrement counters		
TAG, TBG	Gate inputs that control counters		
TAO, $\overline{\text{TAO}}$	Complemented outputs of Timer A		
TBO, $\overline{\text{TBO}}$	Complemented outputs of Timer B		
TPA	Used with CDP1800-series processors, tied high otherwise		

REGISTER TRUTH TABLE

ADDRESS			ACTIVE		REGISTER OPERATION
A2	A1	A0	TPB/ \overline{WR}	\overline{RD}	
1	1	0	X		Write Counter A MSB
1	1	0		X	Read Counter A MSB
0	1	0	X		Write Counter A LSB
0	1	0		X	Read Counter A LSB
1	0	0	X		Control Register A
1	1	1	X		Write Counter B MSB
1	1	1		X	Read Counter B MSB
0	1	1	X		Write Counter B LSB
0	1	1		X	Read Counter B LSB
1	0	1	X		Control Register B
1	0	0		X	Interrupt Status Register
1	0	1		X	
0	0	0			Not Used
0	0	1			Not Used



PROGRAMMING MODEL



CDP1878, CDP1878C

Functional Description—See Fig. 1

The dual counter-timer consists of two programmable 16-bit down counters, separately addressable and controlled by two independent 8-bit control registers. The word in the control register determines the mode and type of operation that the counter-timer performs. Writing to or reading from a counter or register is enabled by selective addressing during a write or read cycle. The data is placed on the data bus by the microprocessor during the write cycle or read from the counter during the read cycle. Data to and from the counters and to the control registers is in binary format.

Each counter-timer consists of three parts. The first is the counter itself, a 16-bit down counter that is decremented on the trailing edge of the clock input. The second is the jam register that receives the data when the counter is written to. The word in the control register determines when the jam register value is placed into the counter. The third part is the holding register that places the counter value on the data bus when the counter is read.


When the counter has decremented to zero, three events occur. The first involves the common interrupt output pin that, if enabled, becomes active low. The second is the setting of a bit in the interrupt status register. This register can be read to determine which counter-timer has timed out. The third event is the logic change of the complemented output pins.

In addition to the clock input used to decrement the counter, a gate input is available to enable or initiate operation. The counter-timers are independent and can have different mode operations.

Write Operation

The counters and registers are separately addressable and are programmed via the data bus when the chip is selected with the TPB/ \overline{WR} pin active. Normal sequencing requires that the counter jam register be loaded first with the required value (most significant and least significant byte

Control Register



Bits 0, 1 and 2 — Mode Selects—See Mode Timing Diagrams (Figs. 2, 3, 4, 5 and 6).

	Bit 7	Bit 2	Bit 1	Bit 0
Mode 1 — Timeout	—	0	0	1
Mode 2 — Timeout Strobe	—	0	1	0
Mode 3 — Gate Controlled One Shot	0	0	1	1
Mode 4 — Rate Generator	—	1	0	0
Mode 5 — Variable-Duty Cycle	—	1	0	1
No Mode selected. Counter outputs unaffected.	—	0	0	0

Note: When selecting a mode, the timer outputs TAO and TBO are set low, and \overline{TAO} and \overline{TBO} are set high. If bits 0, 1 and 2 are all zero's when the control register is loaded, no

mode is selected, and the counter-timer outputs are unaffected. Issuing mode 6 will cause an indeterminate condition of the counter, issuing mode 7 is equivalent to issuing mode 5.

in any order), and then the control register be accessed and loaded with the control word. The trailing edge of the TPB/ \overline{WR} pulse will latch the control word into the control register. The trailing edge of the first clock to occur with gate valid will cause the counter to be jammed with its initial value. The counter will decrement on the trailing edge of succeeding clocks as long as the gate is valid, until it reaches zero. The output levels will then change, and if enabled, the interrupt output will become active and the appropriate timer bit will be set in the interrupt status register. The interrupt output and the interrupt status register can be cleared (to their inactive state) by addressing the control register with the TPB/ \overline{WR} line active. For example, if counter A times out, control register A must be accessed to reset the interrupt output high and reset the timer A bit in the status register low. Timer B bit in the status register will be unaffected.

Read Operation

Each counter has a holding register that is continuously being updated by the counter and is accessed when the counter is addressed during read cycles. Counter reads are accomplished by halting the holding register and then reading it, or by reading the holding register directly. If the holding register is read directly, data will appear on the bus if the counters are addressed with the \overline{RD} line active. However, if the clock decrements the counter between the two read operations (most and least significant byte), an inaccurate value will be read. To preclude this from happening, writing a "1" into bit 6 of the control register and then addressing and reading the counter will result in a stable reading. This operation prevents the holding register from being updated by the counter and does not affect the counter's operation.

The interrupt status register is read by addressing either control register with the \overline{RD} line active. A "1" in bit 7 indicates Timer A has timed out and a "1" in bit 6 indicates Timer B has timed out. Bits 0-5 are zeros.

CDP1878, CDP1878C

Bit 3—Gate level select—All modes require an enabling signal on the gate to allow counter operation. This enabling signal is either a level or a pulse (edge). Positive gate level or edge enabling is selected by writing a “1” into this bit and negative (low) enabling is selected when bit 3 is “0”.

Bit 4—Interrupt enable—Setting this bit to “1” enables the $\overline{\text{INT}}$ output, and setting it to “0” disables it. When reset, the $\overline{\text{INT}}$ output is at a high level. If the interrupt enable bit in the control register is enabled and the counter decrements to zero, the $\overline{\text{INT}}$ output will go low and will not return high until the counter-timer is reset or the selected control register is written to. Example: If timer B times out, control register B must be accessed to reset the $\overline{\text{INT}}$ output high. If the interrupt enable bit is set to “0”, the counter’s timeout will have no effect on the $\overline{\text{INT}}$ output.

In mode 5, the variable-duty cycle mode, the $\overline{\text{INT}}$ pin will become active low when the MSB in the counter has decremented to zero.

Bit 5—Start/stop control—This bit controls the clock input to the counter and must be set to “1” to enable it. Writing a “0” into this location will halt operation of the counter. Operation will not resume until the bit is set to “1”.

Bit 6—Holding register control—Since the counter may be decrementing during a read cycle, writing a “1” into this location will hold a stable value in the hold register for

subsequent read operations. Rewriting a “1” into bit 6 will cause an update in the holding register on the next trailing clock edge. If this location contains a “0”, the holding register will be updated continuously by the value in the counter.

Bit 7—Jam enable—When this bit is set to “1” during a write to the control register, the 16-bit value in the jam register will be available to the counter; TAO and TBO are reset low and $\overline{\text{TAO}}$ and $\overline{\text{TBO}}$ are set high. On the trailing edge of the first input clock signal with the gate valid this value will be latched in the counter, and the counter outputs TAO and TBO will be set high and the $\overline{\text{TAO}}$ and $\overline{\text{TBO}}$ will be reset low. Setting bit 7 to “0” will leave the counter value unaffected. This location should be set to “0” any time a write to the control register must be performed without changing the present counter value. If the value in the jam register has not been changed, writing a “1” into bit 7 of the control register with zeros in bits 0, 1, and 2 (mode select) will reload the counter with the old value and leave the mode unchanged. If the value in the jam register is changed, then the next write to the control register (with bit 7 a “1”) must include a valid mode select (i.e., at least 1 of the bits 0, 1, or 2 must be a “1”).

In mode 3, the hardware start is enabled by writing a “0” into bit 7. If a “1” is written to bit 7, the timeout will start immediately and mode 3 will resemble mode 1.

MODE DESCRIPTIONS

Mode		Control Register	Gate Control																
1	Timeout	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>1</td> </tr> <tr> <td colspan="5" style="text-align: center;">BUS 7</td> <td colspan="3" style="text-align: center;">BUS 0</td> </tr> </table>	X	X	X	X	X	0	0	1	BUS 7					BUS 0			Selectable High or Low Level Enables Operation
X	X	X	X	X	0	0	1												
BUS 7					BUS 0														

Mode 1:

After the count is loaded into the jam register and the control register is written to with the jam-enable bit high on the trailing edge of the first clock after the gate is valid, TXO goes high and $\overline{\text{TXO}}$ goes low. The input clock decrements the counter as long as the gate remains valid. When it reaches zero, TXO goes low and $\overline{\text{TXO}}$ goes high, and if

enabled, the interrupt output is set low. Writing to the counter while it is decrementing has no effect on the counter value unless the control register is subsequently written to with the jam-enable bit high. After timeout the counter remains at FFFF unless reloaded.




Fig. 2 - Timeout (mode 1) timing waveforms.

CDP1878, CDP1878C

Mode		Control Register	Gate Control								
2	Timeout Strobe	<table border="1"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td> </tr> </table>	X	X	X	X	X	0	1	0	Selectable High or Low Level Enables Operation
		X	X	X	X	X	0	1	0		
BUS 7 BUS 0											

Mode 2:

Operation of this mode is the same as mode 1, except the outputs will change for one clock period only and then

return to the condition of TXO high and $\overline{\text{TXO}}$ low, and the counter is reloaded.




Fig. 3 - Timeout strobe (mode 2) timing waveforms.

Mode		Control Register	Gate Control								
3	Gate Controlled One Shot	<table border="1"> <tr> <td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td> </tr> </table>	0	X	X	X	X	0	1	1	Selectable Positive or Negative Going Edge Initiates Operation
		0	X	X	X	X	0	1	1		
BUS 7 BUS 0											

Mode 3:

After the jam register is loaded with the required value, the gate edge will initiate this mode. TXO will be set high, and $\overline{\text{TXO}}$ will be set low. The clock will decrement the counter. When zero is reached, TXO will go low and $\overline{\text{TXO}}$ will be high, and the interrupt output will be set low. The counter is

retriggerable: While the counter is decrementing, a gate edge or write to the control register with the jam-enable bit high, will load the counter with the jam register value and restart the one-shot operation.




Fig. 4 - Gate controlled one-shot (mode 3) timing waveforms.

CDP1878, CDP1878C

Mode		Control Register	Gate Control								
4	Rate Generator	<table border="1" style="display: inline-table;"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>0</td> </tr> </table>	X	X	X	X	X	1	0	0	Selectable High or Low Level Enables Operation
		X	X	X	X	X	1	0	0		
BUS 7 BUS 0											

Mode 4:

A repetitive clock-wise output pulse will be output, with the time between pulses equal to the counter's value, (trailing edge to leading edge). This model is software started with a write to the control register if the gate level is valid. If the counter is written to while decrementing, the new value will

not affect the counter's operation until the present timeout has concluded, unless the control register is written to with the jam-enable bit high. If the gate input (TAG or TBG) is used to start this mode. The first cycle following the gate going true is indeterminate.




Fig. 5 - Rate generators (mode 4) timing waveforms.

92CM-34631R2

Mode		Control Register	Gate Control								
5	Variable Duty Cycle	<table border="1" style="display: inline-table;"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>1</td> </tr> </table>	X	X	X	X	X	1	0	1	Selectable High or Low Level Enables Operation
		X	X	X	X	X	1	0	1		
BUS 7 BUS 0											

Mode 5:

After the mode is initiated, the outputs will remain at one level until the clock decrements the least significant byte of the counter to N+1. The outputs will then change level and the counter decrements the most significant byte to N+1. The process will then repeat, resulting in a repetitive output

with a duty cycle directly controlled by the value in the counter. The output period will be equal to LSB+MSB+2.

The interrupt output will become active after the MSB is loaded into the counter and decrements to zero.




Fig. 6 - Variable-duty cycle (mode 5) timing waveforms.

92CM-34632R2

Note:


In order to avoid unwanted starts when selecting mode 3 or 4, the gate signal must be set to the opposite level that will be programmed.

CDP1878, CDP1878C


Setting the Control Register

The following will illustrate a counter write and subsequent reads that places stable, accurate values on the data bus from the counter-timer.

The counter is addressed and the required values are loaded with a write operation. The control register is addressed next and loaded with B9H.



The counter will now decrement with each input clock pulse while the gate is valid. Assuming the counter has not decremented to zero and its value is to be read without affecting the counter's operation, a write to the control register is performed. 78H is loaded into the control register.



The counter is addressed and read operations are performed.

Function Pin Definition

DB7-DB0—8-bit bidirectional bus used to transfer binary information between the microprocessor and the dual counter-timer.

VDD, VSS—Power and ground for device.

A0, A1, and A2—Addresses used to select counters or registers.

TPB/ \overline{WR} , \overline{RD} —Directional signals that determine whether data will be placed on the bus from a counter or the interrupt status register (\overline{RD} active) (memory mapped), or data on the bus will be placed into a counter or control register (TPB/ \overline{WR} active). The following connections are required between the microprocessor and the counter-timer in the CDP1800-series input/output mapping mode.

Microprocessor	Counter-Timer
\overline{MRD}	\overline{RD}
TPB	TPB/ \overline{WR}
TPA	TPA
N Lines	Address Lines

and I-O/ \overline{MEM} to VDD.

During an output instruction, data from the memory is strobed into the counter-timer during TPB when \overline{RD} is active, and latched on TPB's trailing edge. Data is read from the counter-timer when \overline{RD} is not active between the trailing edges of TPA and TPB. (See Figs. 10, 11, and 12.)

TACL, TBCL—Clocks used to decrement the counter.

TAG, TBG—Gate inputs used to control counter.

TAO, \overline{TAO} —Complemented outputs of Timer A.

TBO, \overline{TBO} —Complemented outputs of Timer B.

INT—Common interrupt output. Active when counter decrements to zero.

RESET—Active low signal that resets counter outputs (TAO, TBO low, \overline{TAO} , \overline{TBO} high). The interrupt output is set high and the status register is cleared.

I-O/ \overline{MEM} —Tied high in CDP1800-series input/output mode, otherwise tied low.

TPA—Tied to TPA of the CDP1800-series microprocessors. During memory mapping, it is used to latch the high order address bit for the chip select. In the CDP1800 input/output mode, it is used to gate the N lines. When the counter-timer is used with other microprocessors, or when the high order address of the CDP1800-series microprocessors is externally latched, it is connected to VDD.

CS—An active high signal that enables the device.

CDP1878, CDP1878C




Fig. 7 - Typical CDP1802 memory-mapped system.




Fig. 8 - CDP1800-series memory-mapping write cycle timing waveforms.




Fig. 9 - CDP1800-series memory-mapping read cycle timing waveforms.

CDP1878, CDP1878C






Fig. 10 - Typical CDP1802 input/output-mapped system.



92CM-34637

Fig. 11 - CDP1800-series input/output-mapping timing waveforms with output instruction.



92CM-34638

Fig. 12 - CDP1800-series input/output-mapping timing waveforms with input instruction.

CDP1878, CDP1878C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$,

Input $t_r, t_f = 10\text{ ns}$; $C_L = 50\text{ pF}$ and 1 TTL Load

CHARACTERISTIC	LIMITS			UNITS	
	Min. [†]	Typ.*	Max.		
Read Cycle Times (see Fig. 13)					
Data Access from Address	t_{DA}	—	350	—	ns
Read Pulse Width	t_{RD}	400	—	—	
Data Access from Read	t_{DR}	—	250	—	
Address Hold after Read	t_{RH}	0	—	—	
Output Hold after Read	t_{DH}	50	—	—	
Chip Select Setup to TPA	t_{CS}	50	—	—	

[†]Time required by a limit device to allow for the indicated function.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .




Fig. 13 - Read cycle timing waveforms.

CDP1878, CDP1878C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$,

Input $t_r, t_f = 10\text{ ns}$; $C_L = 50\text{ pF}$ and 1 TTL Load

CHARACTERISTIC	LIMITS			UNITS	
	Min.†	Typ.*	Max.		
Write Cycle Times (see Fig. 14)					
Address Setup to Write	t_{AS}	150	—	—	ns
Write Pulse Width	t_{WR}	150	—	—	
Data Setup to Write	t_{DS}	200	—	—	
Address Hold after Write	t_{AH}	50	—	—	
Data Hold after Write	t_{WH}	50	—	—	
Chip Select Setup to TPA	t_{CS}	50	—	—	

†Time required by a limit device to allow for the indicated function.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .





Fig. 14 - Write cycle timing waveforms.

CMOS Real-Time Clock



Features

- CPU interface for use with general-purpose microprocessors
- Time of day/calendar
- Reads seconds, minutes, hours
- Reads day of month and month
- Alarm circuit with seconds, minutes or hours operation
- Power down mode
- Separate clock output selects 1 of 15 square wave signals
- Interrupt output activated by clock output and/or alarm circuit
- Data integrity sampling for clock rollover eliminated
- On-board oscillator 4.19 MHz, 2.09 MHz or 1.048 MHz
 - @ 10 V (CDP1879) crystal operation
 - 4.19 MHz, 2.09 MHz, 1.048 MHz or 32 kHz @ 5 V (CDP1879C-1) crystal operation
 - 4.19 MHz, 2.09 MHz, 1.048 MHz or 32 kHz @ 10 V or 5 V external clock operation
- Addressable in memory space or CDP1800 series I/O mode
- Low standby (timekeeping) voltage with external clock

The CDP1879 real-time clock supplies time and calendar information from seconds to months in BCD format. It consists of 5 separately addressable and programmable counters that divide down an oscillator input. The clock input can have any one of 4 possible frequencies, allowing flexibility in the choice of crystal or external clock sources. Using an external 32-kHz clock source, timekeeping can be performed down to 2.5 V (see Standby (Timekeeping) Voltage Operation).

The device can be memory-mapped for use with any general-purpose microprocessor and has the additional capability of operating in the CDP1800-series input/output mode.

The real-time clock functions as a time-of-day/calendar with an alarm capability that can be set for combinations of seconds, minutes or hours. Alarm time is configured by loading alarm latches that activate an interrupt output through a comparator when the counter and alarm latch values are equal.

Fifteen selectable square-wave signals are available as a separate clock output signal and can also activate the interrupt output. A status register is available to indicate the interrupt source. The value in an 8-bit control register determines the operational characteristics of the device, by selecting the prescaler divisor and the clock output, and controls the load and alarm functions.

A transparent "freeze" circuit precludes clock rollover during counter and latch access times to assure stable and accurate values in the counters and alarm latches.

The CDP1879 is functionally identical to the CDP1879C-1. The CDP1879 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1879C-1 has a recommended operating voltage range of 4 to 6.5 volts. The CDP1879 and the CDP1879C-1 are supplied in 24-lead hermetic dual-in-line side-braced ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).

CDP1879 MODES OF OPERATION

OPERATION	FUNCTION
Read	<ol style="list-style-type: none"> 1. Seconds, minutes, hours, date and month counters 2. Status register to identify interrupt source
Write	<ol style="list-style-type: none"> 1. Control register to set device operation 2. Seconds, minutes, hours, date and month counters 3. Alarm latches for alarm time
Power Down	<ol style="list-style-type: none"> 1. Tri-state interrupt output with active alarm or clock out circuitry for wake-up control. 2. Data bus and address inputs are "DON'T CARE".
Interrupt	<ol style="list-style-type: none"> 1. Clock out as source 2. Alarm time as source 3. Either interrupt can occur during normal or power down mode

CDP1879, CDP1879C-1**MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE, (V_{DD})(Voltage referenced to V_{SS} Terminal)

CDP1879..... -0.5 to +11 V

CDP1879C-1 -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):For T_A = -40 to +60° C (PACKAGE TYPE E) 500 mWFor T_A = +60 to +85° C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mWFor T_A = -55 to +100° C (PACKAGE TYPE D) 500 mWFor T_A = +100 to +125° C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 40 mWOPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D, H -55 to +125° C

PACKAGE TYPE E -40 to +85° C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150° C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265° C

OPERATING CONDITIONS at T_A=Full Package-Temperature Range, unless otherwise noted.**For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS				UNITS
	CDP1879		CDP1879C-1		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	
DC Standby (Timekeeping) Voltage* V _{STBY}					V
T _A = -40° to +85° C†	3	—	3	—	
T _A = 0° to +70° C	2.5	—	2.5	—	
Clock Input Rise or Fall Time t _r , t _f					μs
V _{DD} = 5 V	—	10	—	10	
V _{DD} = 10 V	—	1	—	—	

*Timekeeping function only, no READ/WRITE accesses, 32-kHz external frequency source only, no crystal operation.

†See Standby (Timekeeping) Voltage Operation, Page 11.

CDP1879, CDP1879C-1




Fig. 1 - Real-time clock functional diagram.

TABLE I

Control Register Bit Assignment	
Bit 1, 0	
Frequency 00	32768 Hz
Select 01	1.048576 MHz
10	2.097152 MHz
11	4.194304 MHz
Bit 2	
Start/Stop	1 = Start 0 = Stop
Bit 3	
Counter/Latch Control	"0" = Write to counter and disable alarm "1" = Write to & enable alarm
Clock Select	
Bits 7, 6, 5, 4	
0000 — disable μ s	1000 — 62.5 ms
0001 — 488.2 μ s	1001 — 125 ms
0010 — 976.5 μ s	1010 — 250 ms
0011 — 1953.1 μ s	1011 — 500 ms
0100 — 3906.2 μ s	1100 — sec.
0101 — 7812.5 μ s	1101 — min.
0110 — 15.625 ms	1110 — hour
0111 — 31.25 ms	1111 — day

TABLE II

Addresses	A2	A1	A0
Latch, Counter Seconds	0	1	0
Latch, Counter Minutes	0	1	1
Latch, Counter Hours	1	0	0
Counter, Day	1	0	1
Counter, Month	1	1	0
Control, Register	1	1	1
Status Register	1	1	1

MSB of hours counters (Bit 7) is an AM-PM bit. 0 = AM; 1 = PM.

Bit 6 of hours counter controls 12/24 hr. 1 = 12 hr; 0 = 24 hr.

Status Register: Bit 7 MSB = alarm
Interrupt Source: Bit 6 = clock

MSB of Month Counter (Bit 7) is a Leap Year Bit 0 = No, 1 = Yes.

CDP1879, CDP1879C-1

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C VDD ± 5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS	
	Vo (V)	VIN (V)	VDD (V)	CDP1879			CDP1879C-1				
				Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Quiescent Device Current	IDD	0, 5 0, 10	5 10	— —	0.01 1	50 200	— —	0.02 —	200 —	μA	
Output Low Drive (Sink) Current, Data Bus & INT	IOL	0.4 0.5	0, 5 0, 10	5 10	1.8 3.6	4 7	— —	— —	— —	mA	
Output High Drive (Source) Current, Data Bus & INT	IOH	4.6 9.5	0, 5 0, 10	5 10	-1.1 -2.6	-2.3 -4.4	— —	-1.1 —	-2.3 —		
Output Low Drive (Sink) Current, Clock Out	IOL	0.4 0.5	0, 5 0, 10	5 10	0.6 1.2	1.4 3	— —	0.6 —	1.4 —		
Output High Drive (Source) Current, Clock Out	IOH	4.6 9.5	0, 5 0, 10	5 10	-1.1 -2.6	-2.3 -4.4	— —	-1.1 —	-2.3 —		
Output Low Drive (Sink) Current, XTAL Out	IOL	0.4 0.5	0, 5 0, 10	5 10	0.2 0.4	0.9 2	— —	0.2 —	0.9 —		
Output High Drive (Source) Current, XTAL Out	IOH	4.6 9.5	0, 5 0, 10	5 10	-0.15 -0.3	-0.4 -0.7	— —	-0.15 —	-0.4 —		
Output Voltage Low-Level	VOL‡	— —	0, 5 0, 10	5 10	— —	0 0	0.1 0.1	— —	0 —		V
Output Voltage High Level	VOH‡	— —	0, 5 0, 10	5 10	4.9 9.9	5 10	— —	4.9 —	5 —		
Input Low Voltage	VIL	0.5, 4.5 0.5, 9.5	— —	5 10	— —	— —	1.5 3	— —	— —		
Input High Voltage	VIH	0.5, 4.5 0.5, 9.5	— —	5 10	3.5 7	— —	— —	3.5 —	— —		
Input Leakage Current	IIN	Any Input	0, 5 0, 10	5 10	— —	— —	±1 ±2	— —	— —	μA	
3-State Output Leakage Current	IOUT	0, 5 0, 10	0, 5 0, 10	5 10	— —	— —	±1 ±1	— —	±1 —	μA	
Operating Current *										mA	
External Clock	32 kHz	—	—	5	—	0.01	0.15	—	0.01		0.15
		1 MHz	—	5	—	0.2	1	—	0.2		1
		2 MHz	—	5	—	0.35	1.5	—	0.35		1.5
		4 MHz	—	5	—	0.7	2	—	0.7		2
External Clock	32 kHz	—	—	10	—	0.03	0.25	—	—		—
		1 MHz	—	10	—	0.4	2	—	—		—
		2 MHz	—	10	—	0.8	3	—	—		—
		4 MHz	—	10	—	1.6	4.5	—	—		—
XTAL Oscillator**	32 kHz	—	—	5	—	0.1	0.25	—	0.1		0.25
		1 MHz	—	5	—	0.3	0.5	—	0.3		0.5
		2 MHz	—	5	—	0.4	0.6	—	0.4		0.6
		4 MHz	—	5	—	0.6	0.8	—	0.6		0.8
XTAL Oscillator**	1 MHz	—	—	10	—	1.6	3	—	—		—
		2 MHz	—	10	—	1.8	3.5	—	—		—
		4 MHz	—	10	—	2	5	—	—		—
		4 MHz	—	10	—	2	5	—	—	—	
Input Capacitance	CIN	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance	COUT	—	—	—	—	10	15	—	10	15	pF
Maximum Clock Rise and Fall Times	tr,tf	—	—	5	—	—	10	—	—	10	μs
		—	—	10	—	—	1	—	—	—	μs

*Typical values are for TA = 25°C and nominal VDD.

‡IOL = IOH = 1 μA.

*Operating current measured with clockout = 488.2 μs and no load;

** See Table III and Fig. 6 for oscillator circuit information.

CDP1879, CDP1879C-1

PROGRAMMING MODEL

WRITE AND READ REGISTERS

BCD FORMAT
 DB7 DB0

TENS 0-5				UNITS 0-9			
----------	--	--	--	-----------	--	--	--

SECONDS COUNTER (00-59)
 DB7 DB0

TENS 0-5				UNITS 0-9			
----------	--	--	--	-----------	--	--	--

MINUTES COUNTER (00-59)
 DB7 DB6 DB0

X	X	TENS 0-2	UNITS 0-9				
---	---	-------------	-----------	--	--	--	--

HOURS COUNTER (01-12 or 00-23)
 DB7 0=AM, 1=PM
 DB6 0=24 HR, 1=12 HR
 DB7 DB0

TENS 0-3				UNITS 0-9			
----------	--	--	--	-----------	--	--	--

DAY OF MONTH COUNTER
 (01-28, 29, 30, 31)
 DB7 DB0

X	TENS 0 or 1	UNITS 0-9					
---	-------------	-----------	--	--	--	--	--

MONTH COUNTER
 (JAN=1 DEC=12)
 DB7 0=NO LEAP YEAR
 1=LEAP YEAR

WRITE ONLY REGISTERS

DB7 DB0

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

CONTROL REGISTER
 DB0-DB1 - FREQUENCY SELECT
 DB2 - START/STOP
 DB3 - COUNTER/ALARM LATCH CONTROL
 DB4-DB7 - CLOCK OUTPUT SELECT

DB7 DB0

TENS 0-5				UNITS 0-9			
----------	--	--	--	-----------	--	--	--

SECONDS ALARM LATCH (00-59)
 DB7 DB0

TENS 0-5				UNITS 0-9			
----------	--	--	--	-----------	--	--	--

MINUTES ALARM LATCH (00-59)
 DB7 DB6 DB0

X	X	TENS 0-2	UNITS 0-9				
---	---	-------------	-----------	--	--	--	--

HOURS ALARM LATCH (01-12 or 00-23)
 12 HR, DB7=0 AM, 1=PM
 24 HR, DB7=X

READ ONLY REGISTER
 DB7 DB6 DB0

X	X	0	0	0	0	0	0
---	---	---	---	---	---	---	---

INTERRUPT STATUS REGISTER
 DB7=1 ALARM CIRCUIT ACTIVATED INT.
 DB6=1 CLOCK OUTPUT ACTIVATED INT.

REGISTER TRUTH TABLE

ADDRESS			ACTIVE SIGNAL		BIT 3 CONTROL REGISTER	REGISTER OPERATION
A2	A1	A0	TPB/ \overline{WR}	\overline{RD}		
0	1	0	X	—	0	Write Seconds Counter
0	1	0	—	X	0	Read Seconds Counter
0	1	1	X	—	0	Write Minutes Counter
0	1	1	—	X	0	Read Minutes Counter
1	0	0	X	—	0	Write Hours Counter
1	0	0	—	X	0	Read Hours Counter
1	0	1	X	—	0	Write Date Counter
1	0	1	—	X	0	Read Date Counter
1	1	0	X	—	0	Write Month Counter
1	1	0	—	X	0	Read Month Counter
0	1	0	X	—	1	Write Seconds Alarm Latch
0	1	1	X	—	1	Write Minutes Alarm Latch
1	0	0	X	—	1	Write Hours Alarm Latch
1	1	1	X	—	—	Write Control Register
1	1	1	—	X	—	Read Int. Status Register

CDP1879, CDP1879C-1

GENERAL OPERATION

The real-time clock contains seconds, minutes, and hours, date and month counters that hold time of day/calendar information (see Fig. 2). The frequency of an intrinsic oscillator is divided down to supply a once-a-second signal to the counter series string. The counters are separately addressable and can be written to or read from.

The real-time clock contains seconds, minutes and hour write-only alarm latches that store the alarm time (see Fig. 3). When the value of the alarm latches and counters are equal, the interrupt output is activated. The interrupt output can also be activated by a clock output transition. The clock output is derived from the prescaler and counters and can be one of 15 square-wave signals. The value in the read-only interrupt status register identifies the interrupt source.

Operational control of the real-time clock is determined by the byte in a write-only control register. The 8-bit value in this register determines the correct divisor for the prescaler, a data direction and alarm enable bit, clock output select, and start/stop control (see Fig. 4).

Data transfer and addressing are accomplished in two modes of operation, memory mapping and I/O mapping using the CDP1800-series microprocessors. The mode is selected by the level on an input pin. (I-O/MEM). Memory mapping implies use of the address lines as chip selects and address inputs using linear selection or partial or full decoding methods. I/O mapping with the CDP1800-series microprocessors involves use of the N line outputs in conjunction with input and output instructions to transfer data to and from memory.




Fig. 2 - Functional diagram - time counters highlighted.

CDP1879, CDP1879C-1




Fig. 3 - Functional diagram - alarm circuit, clock output, interrupt, and status registers highlighted.

OPERATIONAL SEQUENCE

Power is applied and the real-time clock is reset. This sets the interrupt output pin high. After the CS pin is set high and with address 7 on the address input lines, the control register is loaded via the data bus to configure the clock.

With selective addressing, the seconds through month counters are then written to and loaded to set the current time. The real-time clock will now hold the current "wall clock" time, with an accuracy determined by the crystal or external clock used. If the alarm function is desired, the control register is accessed and loaded again. This new byte will allow subsequent time data to be entered into the seconds, minutes and hours alarm latches. This sequence is also used when selecting one of the 15 available clock-out signals.

If the alarm function was selected, the interrupt output pin will be set low when the values in the seconds, minutes and hour alarm latches match those in the seconds, minutes and hour counters.

If one of the 15 sub second-to-day clock outputs is selected by the byte in the control register, the clock output pin toggles at that frequency (50% duty cycle). The interrupt output will also be set low on the first clock out negative transition. The interrupt source (alarm or clock out) can be determined by reading the interrupt status register. The clock output can be deselected by placing zero in the upper nibble of the control register if the alarm function is selected as the only interrupt source.

COUNTERS (See Fig. 2)

The counter section consists of an on-board oscillator, a prescaler and 5 counters that hold the time of day/calendar information.

1 of 4 possible external crystals determine the frequency of the on-board oscillator (32,768 Hz, 1.048576 MHz, 2.097152 MHz, 4.194304 MHz). The oscillator output is divided down by a prescaler that supplies a once-a-second pulse to the counters. The seconds counter divides the pulse by 60 and its output clocks the minute counter every 60 seconds. Further division by the minutes, hours, day of month and month counters result in 5 counters holding data that reflects the time/calendar from seconds to months. The counters are addressed separately and BCD data is transferred to and from via the data bus. The most significant bit of the hours counter (Bit 7) is user programmed to indicate AM or PM and will be inverted every 12th hour. (0 = AM, 1 = PM). Bit 6 of the hours counter is user programmed to enable the hours counter for 12 or 24 hour operation. (0 = 24, 1 = 12). If 24-hour operation is selected, the AM-PM bit is "don't care", but still toggles every 12th hour. Writing to the seconds counter resets the last 7 stages of the prescaler, allowing time accuracy to approximately 1/100 of a second.

The most significant bit of the month counter is a Leap Year bit. If it is set to "1", the counter will count to February 29, then roll to March 1. If set to "0" it will go to March 1st after February 28th.

CDP1879, CDP1879C-1




Fig. 4 - Functional diagram - control register highlighted.

ALARM AND INTERRUPT STATUS REGISTER (See Fig. 3)

The alarm circuit consists of 1) seconds, minutes and hour alarm latches that hold the alarm time, 2) the outputs of the seconds, minutes and hour counters, and 3) a comparator that drives an interrupt output. The comparator senses the counter and alarm latch values and activates the interrupt output (active low) when they are equal.

The write-only alarm latches have the same addresses as their comparable counters. Bit 3 in the control register determines data direction to the latches or counters and alarm enabling. For example, during a write cycle, if bit 3 in the control register is a "1", addressing the seconds counter or alarm latch will load the seconds alarm latch from the data bus and will enable the alarm function. Conversely, if bit 3 in the control register is a "0", addressing the seconds counter or alarm latch during a write cycle will place the value on the data bus into the seconds counter and will

disable the alarm function. The interrupt output can be activated by the alarm circuit or the clock output. When an interrupt occurs, the upper two bits of the interrupt status register identify the interrupt source. The interrupt status register has the same address as the control register. Addressing the interrupt status register with the \overline{RD} line active will place these register bits on the data bus. Bits 0-5 are held low. A "1" in bit 6 represents a clock output transition as the interrupt source. A "1" in bit 7 will identify the alarm circuit as the interrupt source.

Activating the reset pin (active low) resets the hour latch to "30" which prevents a match between alarm and time registers during an initialization procedure. Activating the reset pin or writing to the control register resets the interrupt output (high) and clears the interrupt status register.

CDP1879, CDP1879C-1

CLOCK OUTPUT (See Table I and Fig. 3)

One of 15 counter and prescaler overflows can be selected as a 50% duty cycle output signal that is available at the "clock out" pin. The frequency is selected by the upper nibble in the control register. For example, selecting a one-second clock output will result in a repetitive signal that will be high for 500 ms and low for the same period. The high-to-low transition of the output signal will set the clock bit in the status register and activate the interrupt output. The level of the "clock out" signal is derived from the value in the counter. Example: if hours clock is selected and the minutes counter holds 4 minutes, the clock out will be low for 26 minutes and high for 30 minutes. Thereafter, the clock out will toggle at a 50% duty cycle rate.

CONTROL REGISTER (See Table I and Fig. 4)

BIT							BIT
7	6	5	4	3	2	1	0

CONTROL REGISTER BYTE

The 8-bit value in the control register determines the following:

- Bit 0 and 1 — Frequency Select** — Since there are one of 4 possible crystals the oscillator in the real-time clock can operate with, these bit levels determine the prescaler divisor so that an accurate one second pulse is supplied to the counter series string.

BIT 1	BIT 0	FREQUENCY
0	0	32,768 Hz
0	1	1.048576 MHz
1	0	2.097152 MHz
1	1	4.194304 MHz
- Bit 2 — Start-Stop Control** — Counter enabling is controlled by the value at this location. A "1" will allow the counters to function and a "0" in this location will disable the counters.
- Bit 3 — Counter/Latch Control** — The level at this location controls two functions. It is required since the counters and alarm latches have the same addresses.
 - A "0" in bit 3 will direct subsequent data to or from the counter selected and the alarm function will be disabled.
 - A "1" in bit 3 will direct subsequent data to or from the alarm latch and will enable the alarm.
- Bits 4 to 7 — Clock Select** — These bits select one of 15 square-wave signals that will be present at the "clock-out" pin. If bits 4 to 7 are zero's, the clock output pin will be high. If a clock is selected, the first high-to-low clock out transition will activate the interrupt pin (active low) and place a "1" in bit 6 of the status register. Writing to the control register or activating the reset pin will set the interrupt pin high and reset the interrupt status register.

Normal operation requires the control register to be written to and loaded first with a control word. However, subsequent writing to a counter if a "clock out" is selected may cause an interrupt out signal. Therefore, "clock-out" should be deselected by writing zero's into bits 4 through 7 if the

interrupt is used. When the counters are loaded, the control register is again written to with the value in the upper nibble selecting the "clock out" signal. See Table I.

READ AND WRITE SIGNALS

When the I-O/ $\overline{\text{MEM}}$ pin is low, the real-time clock is enabled for memory mapped operation. Data on the bus is placed in, or read from a counter, alarm latch or register by 1) placing the CS pin high, 2) selective addressing, 3) placing the TPB/ $\overline{\text{WR}}$ pin low during a write cycle with the $\overline{\text{RD}}$ pin high or 4) setting the $\overline{\text{RD}}$ pin low during a read cycle with the TPB/ $\overline{\text{WR}}$ pin high.

The I/O mapping mode used with the CDP1800 series microprocessor is selected by setting the I-O/ $\overline{\text{MEM}}$ pin high. The TPB/ $\overline{\text{WR}}$ pin on the real-time clock is connected to the TPB output pin of the microprocessor. Data on the bus is written to or read from the counters, latches and registers by 1) placing the CS pin high, 2) selective addressing utilizing the microprocessor N lines and I/O instructions, 3) placing the TPB/ $\overline{\text{WR}}$ pin high with the $\overline{\text{RD}}$ pin low during an output or write operation (data is latched on TPB's trailing edge), 4) setting the $\overline{\text{RD}}$ line high during an input or read operation. Data is placed on the bus by the real-time clock between the trailing edges of TPA and TPB.

FREEZE CIRCUIT

Since writing to or reading from the counters or alarm latches is performed asynchronously, the once-a-second signal from the prescaler may pulse the counter series string during these operations. This can result in erroneous data. To avoid this occurring, a transparent "freeze" circuit is incorporated into the real-time clock. This circuit is designed to trap and hold the one-second input clock transition if it occurs during access times. When the operations are completed, it is inserted into the counter series string. To utilize the "freeze" circuit, address "1" (A0 = 1, A1 = 0, A2 = 0) is selected first while performing a write operation. Read or write accesses may now be performed with assurance the data is stable. All operations must be concluded within 250 ms of the address "1" access. If memory mapping any dummy write operation after selecting address "1" will set the "freeze" circuit. If using the I/O mode, a 61 output instruction will perform the same function. There is no time restriction on subsequent accesses as long as the read or write operations are preceded by selecting address "1".

POWER DOWN

Power down operation is initiated with a low signal on the "POWER DOWN" input pin. In conjunction with the interrupt output, it is used to supply external control circuits with a 3 level control signal. The operating current is not appreciably reduced during "POWER DOWN" operation. When power down is initiated, any inputs on the address or data bus are ignored. The clock output is set low. The interrupt output is tri-stated. If enabled previously, the alarm circuitry is active and will set the interrupt output pin low when alarm time occurs. The interrupt output will also go low if a clock was selected and an internal high-to-low transition occurs during power down. The clock output pin will remain low. If power down is initiated in the middle of a read or write sequence, it will not become activated until the read or write cycle is completed.

CDP1879, CDP1879C-1

PIN FUNCTIONS

VDD, VSS — Power and ground for device.

DB0 — DB7 — DATA BUS — 8-bit bidirectional bus that transfers BCD data to and from the counters, latches and registers.

A0, A1, A2 — Address inputs that select a counter, latch or register to read from or write to.

TPA — Strobe input used to latch the value on the chip select pin. CS is latched on the trailing edge of TPA. During memory mapping, it is used to latch the high order address bit used for the chip select. When the real-time clock is used with other microprocessors, or when the high order address of the CDP1800 series microprocessor is externally latched, it is connected to VDD. In the input/output mode, it is used to gate the N lines.

I-O/MEM — Tied low during memory mapping and high when the input/output mode of the CDP1800 series microprocessor is used.

RD, TPB/WR — **DIRECTION SIGNALS** — Active signals that determine data direction flow. In the memory mapped mode, data is placed on the bus from the counters or status register when RD pin is active.

Data is transferred to a counter, latch or the control register when RD is high and TPB/WR is active and latched on the trailing edge (low to high) of the TPB/WR signal.

In the input/output mode, data is placed on the bus from a counter or status register when RD is not active between the trailing edges of TPA and TPB. Data on the bus is written to a counter, latch, or the control register during TPB when RD

is active and latched on TPB's trailing edge. The following connections are required between the microprocessor and real-time clock in the CDP1800 series I/O mode.

MICROPROCESSOR REAL-TIME CLOCK

$\overline{\text{MRD}}$	$\overline{\text{RD}}$
TPB	TPB/WR
TPA	TPA
N LINES	ADDRESS LINES
I-O/MEM	VDD

CS — CHIP SELECT — Used to enable or disable the inputs and outputs. TPA is used to strobe and latch a positive level on this pin to enable the device.

XTAL AND XTAL — The frequency of the internal oscillator is determined by the value of the crystal connected to these pins. "XTAL" may be driven directly by an external frequency source.

CLOCK OUT — 1 of 15 square wave frequencies will appear at this pin when selected. During power down, this pin will be placed low, and will be high during normal operation when the clock is deselected.

POWER DOWN — POWER DOWN CONTROL — A low on this pin will place the device in the power down mode.

INT — Interrupt Output — A low on this pin indicates an active alarm time or high-to-low transition of the "clock out" signal.

RESET — A low on this pin clears the status register and places the interrupt output pin high.

FREQUENCY INPUT REQUIREMENTS

The Real-Time Clock operates with the following frequency input sources:

1. An external crystal that is used with the on-board oscillator. The oscillator is biased by a large feedback resistor and oscillates at the crystal frequency (see Fig. 6, Table III).

2. An external frequency input that is supplied at the XTAL input. XTAL is left open (see Fig. 5). A typical external oscillator circuit is shown in Fig. 7 in section, "Standby (Timekeeping) VOLTAGE OPERATION".

TABLE III - Typical Oscillator Circuit Parameters for Suggested Oscillator Circuit, see Fig. 6

PARAMETERS	4.197 MHz	2.097 MHz	1.049 MHz	32768 Hz*	UNITS
R _f	22	22	22	22	MΩ
C _o	39	39	39	39	pF
C _i	5	5	5	5	pF
R _s	—	—	—	200	KΩ
C _L	—	—	—	91	pF
Crystal Impedance	73	200	200	50K (max.)	Ω

*CDP1879C-1 only.

CDP1879, CDP1879C-1

FREQUENCY INPUT REQUIREMENTS (Cont'd)

Design Considerations for Stable Crystal Oscillation

1. Stray capacitances should be minimized for best oscillator performance. Circuit board traces should be kept to a maximum of 1 inch, and there should be no parallel traces.

2. A signal line or power source line must not cross or go near the oscillator circuit line.
3. It is advisable to put a 0.1-microfarad capacitor between VDD and VSS of the CDP1879.




Fig. 5 - Connections for an external-frequency source applied to real-time clock.




Fig. 6 - Suggested oscillator circuit applied to real-time clock (see Table III).

STANDBY (TIMEKEEPING) VOLTAGE OPERATION

When any one of the four specified crystals is used with the on-board oscillator, the Real-Time Clock can operate at a minimum of 4 volts VDD. However, at 32 kHz the clock will run (timekeeping only, no device READ/WRITE accesses) down to 3 volts at -40° to +85° C and 2.5 volts at 0° to +70° C. To achieve this low voltage operation, an external 32-kHz

clock source must be supplied at the XTAL input (see Fig. 7). The standby requirements for CHIP SELECT/DESELECT are listed in Table IV, and Fig. 8 indicates the timing waveforms. Fig. 9 illustrates the typical timekeeping curve over the full temperature range.




Fig. 7 - Typical external clock-source circuit.

Table IV - Standby (Timekeeping) Characteristics at Full-Temperature Range

CHARACTERISTIC	VDD (V)	VSTBY (V)	LIMITS				UNITS
			CDP1879		CDP1879C-1		
			Min.	Max.	Min.	Max.	
Chip Deselect to Standby (Timekeeping) Voltage Time t_{CSTBY}	5	2.5, 3	2	—	2	—	μ s
	10	2.5, 3	1	—	—	—	
Recovery to Normal Operation Time t_{RC}	5	2.5, 3	2	—	2	—	
	10	2.5, 3	1	—	—	—	

CDP1879, CDP1879C-1

STANDBY (TIMEKEEPING) VOLTAGE OPERATION (Cont'd)




Fig. 8 - Standby (timekeeping) voltage- and timing-waveforms.




Fig. 9 - Typical standby (timekeeping) voltage vs. full-temperature range.

APPLICATIONS

A typical application for this real-time clock is as a wake-up control to a CPU to reduce total system power in intermittent-use systems. A hookup diagram illustrating this feature is shown in Fig. 10. In this configuration, the alarm and power-down features of the CDP1879 are utilized in the control of the sleep and wake-up states of the CPU. A typical shut-down/start-up sequence for this system could proceed as follows:

1. The CPU has finished a current task and will be inactive for the next six hours.
2. The CPU loads the CDP1879 alarm registers with the desired wake-up time.
3. The CDP1800 Q output is set high, which stops the CPU oscillator (as an alternative, in an NMOS system, power to all components except the clock chip could be shut off).
4. This Q output signal is received by the CDP1879 as a power-down signal.
5. The CDP1879 tri-states the interrupt output pin.
6. The CDP1879 eventually times out, and sets an alarm by driving the INT output low.
7. The alarm signal resets the CPU (to avoid oscillator start-up problems) and flags the processor for a warm-start routine.
8. The CPU, once into its normal software sequence, writes to the CDP1879 control register to reset the interrupt request.




Fig. 10 - CPU wake-up circuit using the CDP1879 real-time clock.

CDP1879, CDP1879C-1

APPLICATIONS (Cont'd)




Fig. 11 - Typical CDP1802 memory-mapped system.




Fig. 12 - CDP1800-series memory-mapped write-cycle timing waveforms.





Fig. 13 - CDP1800-series memory-mapped read-cycle timing waveforms.


CDP1879, CDP1879C-1

APPLICATIONS (Cont'd)




92CM-34905

Fig. 14 - Typical CDP1802 input/output-mapped system.



92CM-34906

Fig. 15 - CDP1800-series input/output-mapping timing waveforms with output instruction.



92CM-34907

Fig. 16 - CDP1800-series input/output-mapping timing waveforms with input instruction.

CDP1879, CDP1879C-1

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$,

Input $t_r, t_f = 10\text{ ns}$, $C_L = 50\text{ pF}$

CHARACTERISTIC	V _{DD} (V)	LIMITS				UNITS	
		CDP1879		CDP1879C-1			
		Min.†	Max.	Min.†	Max.		
Read Cycle Times (see Fig. 17)							
Data Access from Address	t _{DA}	5 10	— —	400 190	— —	400 —	ns
Read Pulse Width	t _{RD}	5 10	270 160	— —	270 —	— —	
Data Access from Read	t _{DR}	5 10	— —	375 170	— —	375 —	
Address Hold after Read	t _{RH}	5 10	0 0	— —	0 —	— —	
Output Hold after Read	t _{DH}	5 10	50 40	230 130	50 —	230 —	
Chip Select Setup to TPA	t _{CS}	5 10	50 30	— —	50 —	— —	
	t _{CS}						

†Time required by a limit device to allow for the indicated function.




Fig. 17 - Read-cycle timing waveforms.

92CM-34639

CDP1879, CDP1879C-1

**DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$,
Input $t_r, t_f = 10\text{ ns}$, $C_L = 50\text{ pF}$**

CHARACTERISTIC Write Cycle Times (see Fig. 18)	V _{DD} (V)	LIMITS				UNITS
		CDP1879		CDP1879C-1		
		Min.†	Max.	Min.†	Max.	
Address Setup to $\overline{\text{Write}}$	5	225	—	225	—	ns
	10	110	—	—	—	
$\overline{\text{Write}}$ Pulse Width	5	150	—	150	—	
	10	70	—	—	—	
Data Setup to $\overline{\text{Write}}$	5	65	—	65	—	
	10	30	—	—	—	
Address Hold after $\overline{\text{Write}}$	5	0	—	0	—	
	10	0	—	—	—	
Data Hold after $\overline{\text{Write}}$	5	150	—	150	—	
	10	80	—	—	—	
Chip Select Setup to TPA	5	50	—	50	—	
	10	30	—	—	—	

†Time required by a limit device to allow for the indicated function.






Fig. 18 - Write-cycle timing waveforms.

92CM-34908

CDP1881, CDP1881C, CDP1882, CDP1882C

CMOS 6-Bit Latch and Decoder Memory Interfaces



Features

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Decodes up to 16 K-bytes of memory
- Interfaces directly with CDP1800-series microprocessors at maximum clock frequency
- Can replace existing CDP1866 and CDP1867 (upward speed and function capability)

The RCA-CDP1881 and CDP1882 are CMOS 6-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to four 4K x 8-bit memories to provide a 16K-byte memory system. With four 2K x 8-bit memories an 8K-byte system can be decoded.

The devices are also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to VDD, the latches are in the data-following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1881 and CDP1882 are intended for use with 2K or 4K-byte RAMs and are identical except that in the CDP1882 MWR and MRD are excluded.

The CDP1881 and CDP1882 are functionally identical to the CDP1881C and the CDP1882C. They differ in that the CDP1881 and CDP1882 have a recommended operating voltage range of 4 to 10.5 volts and their C versions have a recommended operating voltage range of 4 to 6.5 volts.

The CDP1881 and CDP1882 are supplied in 20-lead and 18-lead packages, respectively. The CDP1881 is supplied only in a dual-in-line plastic package (E suffix). The CDP1882 is supplied in dual-in-line, hermetic side-brazed ceramic (D suffix) and in plastic (E suffix) packages.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD})	
(Voltage referenced to V _{SS} terminal)	
CDP1881 and CDP1882	-0.5 to +11 V
CDP1881C and CDP1882C	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V _{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T _A = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T _A = +100 to 125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE-TEMPERATURE RANGE (T _{Stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C

CDP1881, CDP1881C, CDP1882, CDP1882C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range.

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1881, CDP1882		CDP1881C, CDP1882C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, V_{DD} ± 5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS	
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1881 CDP1882			CDP1881C CDP1882C				
				Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Quiescent Device Current	—	0, 5	5	—	1	10	—	5	50	μA	
I _{DD}	—	0, 10	10	—	10	100	—	—	—		
Output Low Drive (Sink) Current	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA	
I _{OL}	0.5	0, 10	10	3.2	6.4	—	—	—	—		
Output High Drive (Source) Current	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA	
I _{OH}	9.5	0, 10	10	-2.3	-4.6	—	—	—	—		
Output Voltage Low-Level	—	0, 5	5	—	0	0.1	—	0	0.1	V	
V _{OL‡}	—	0, 10	10	—	0	0.1	—	—	—		
Output Voltage High-Level	—	0, 5	5	4.9	5	—	4.9	5	—		
V _{OH‡}	—	0, 10	10	9.9	10	—	—	—	—		
Input Low Voltage	0.5, 4.5	—	5	—	—	1.5	—	—	1.5		
V _{IL}	1, 9	—	10	—	—	3	—	—	—		
Input High Voltage	0.5, 4.5	—	5	3.5	—	—	3.5	—	—		
V _{IH}	1, 9	—	10	7	—	—	—	—	—		
Input Leakage Current	Any	0, 5	5	—	—	±1	—	—	±1	μA	
I _{IN}	Input	0, 10	10	—	—	±2	—	—	—		
Input Capacitance	C _{IN}	—	—	—	5	7.5	—	5	7.5	pF	
Output Capacitance	C _{OUT}	—	—	—	10	15	—	10	15		
Operating Device Current	—	0, 5	0, 5	5	—	—	2	—	—	mA	
I _{DD1 Δ}	—	0, 10	0, 10	10	—	—	4	—	—		
Minimum Data Retention Voltage	V _{DR}	V _{DD} = V _{DR}			—	2	2.4	—	2	2.4	V
Data Retention Current	I _{DR}	V _{DD} = 2.4 V			—	0.01	1	—	0.5	5	μA

*Typical values are for T_A = 25°C.

‡I_{OL} = I_{OH} = 1 μA.

ΔOperating current is measured at 200 kHz for V_{DD} = 5 V and 400 kHz for V_{DD} = 10 V, with outputs open circuit.
(Equivalent to typical CDP1800 system at 3.2 MHz, 5-V; and 6.4 MHz, 10-V).

CDP1881, CDP1881C, CDP1882, CDP1882C




Fig. 1 - Functional diagram for the CDP1881, CDP1881C.




Fig. 2 - Functional diagram for the CDP1882, CDP1882C.

TRUTH TABLES for the CDP1881, CDP1881C and CDP1882, CDP1882C.

INPUTS						OUTPUTS			
MWR Δ	MRD Δ	CE	CLK	MA4	MA5	CS0	CS1	CS2	CS3
1	1	X	X	X	X	1	1	1	1
X	X	1	X	X	X	1	1	1	1
0	X	0	1	0	0	0	1	1	1
0	X	0	1	1	0	1	0	1	1
0	X	0	1	0	1	1	1	0	1
0	X	0	1	1	1	1	1	1	0
0	X	0	0	X	X	PREVIOUS STATE			
X	0	0	1	0	0	0	1	1	1
X	0	0	1	1	0	1	0	1	1
X	0	0	1	0	1	1	1	0	1
X	0	0	1	1	1	1	1	1	0
X	0	0	0	X	X	PREVIOUS STATE			

Δ CDP1881, CDP1881C Only

INPUTS			OUTPUTS
CE	CLK	MA0, MA1, MA2, MA3	A8, A9, A10, A11
X	1	1	1
X	1	0	0
X	0	X	PREVIOUS STATE

Logic 1 = High, Logic 0 = Low, X = Don't Care

CDP1881, CDP1881C, CDP1882, CDP1882C


DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD ± 5%, tr, tf = 20 ns, VIH = 0.7 VDD, VIL = 0.3 VDD, CL = 100 pF, See Fig. 3.

CHARACTERISTIC	VDD (V)	LIMITS						UNITS
		CDP1881, CDP1882			CDP1881C, CDP1882C			
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ	
Minimum Setup Time, Memory Address to CLOCK, tMA _{CL}	5	—	10	35	—	10	35	ns
	10	—	8	25	—	—	—	
Minimum Hold Time, Memory Address After CLOCK, tCLMA	5	—	8	25	—	8	25	
	10	—	8	25	—	—	—	
Minimum CLOCK Pulse Width, tCLCL	5	—	50	75	—	50	75	
	10	—	25	40	—	—	—	
Propagation Delay Times: Chip Enable to Chip Select, tCECS	5	—	75	150	—	75	150	
	10	—	45	100	—	—	—	
MRD or MWR to Chip Select*, tMCS	5	—	75	150	—	75	150	
	10	—	40	100	—	—	—	
CLOCK to Chip Select, tCLCS	5	—	100	175	—	100	175	
	10	—	65	125	—	—	—	
CLOCK to Address, tCLA	5	—	100	175	—	100	175	
	10	—	65	125	—	—	—	
Memory Address to Chip Select, tMACS	5	—	100	175	—	100	175	
	10	—	75	125	—	—	—	
Memory Address to Address, tMAA	5	—	80	125	—	80	125	
	10	—	40	60	—	—	—	

*Typical values are for TA = 25°C.

ΔMaximum limits of minimum characteristics are the values above which all devices function.

*For the CDP1881 and CDP1881C types only.



92CM-37295

Fig. 3 - CDP1881 and CDP1882 timing waveforms.

CDP1881, CDP1881C, CDP1882, CDP1882C

SIGNAL DESCRIPTIONS/PIN FUNCTIONS

CLOCK: Latch-Input Control - a high at the clock input will allow data to pass through the latch to the output pin. Data is latched on the high to low transition of the clock input. This input is connected to TPA in CDP1800-series systems.

MA0-MA3: Address inputs to the high-byte address latches.

MA4, MA5: High-byte address inputs decoded to produce chip selects $\overline{CS0} - \overline{CS3}$.

MRD, MWR: MEMORY READ (\overline{MRD}) and MEMORY WRITE (\overline{MWR}) signal inputs on the CDP1881, CDP1881C. A low at either input, when the \overline{CE} pin is low, will enable the decoder chip select outputs ($\overline{CS0} - \overline{CS3}$).

CE: CHIP ENABLE input - a low at the \overline{CE} input of CDP1882, CDP1882C will enable the chip select decoder. A low at the \overline{CE} input of CDP1881, CDP1881C, coincident with a low at either the \overline{MRD} or \overline{MWR} pin, will enable the chip select decoder. A high on this pin forces $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, and $\overline{CS3}$ to a high (false) state.

A8-A11: Latched high-byte address outputs.

CS0-CS3: One of four latched and decoded Chip Select outputs.

VDD, VSS: Power and ground pins, respectively.

APPLICATION INFORMATION

The CDP1881 and CDP1882 can interface directly with the multiplexed address bus of the CDP1800-series microprocessor family at maximum clock frequency. A single CDP1881 or CDP1882 is capable of decoding up to 16K-bytes of memory.

The CDP1881 is provided with \overline{MRD} and \overline{MWR} inputs for controlling bus contention, and is especially useful for interfacing with RAMs that do not have an output enable function (\overline{OE}). Fig. 4 shows the CDP1881 in a minimum system configuration which includes the CDP1833 ROM (1K x 8) and the CDM6117A RAM (2K x 8). The CDP1881, in this example performs the following functions:

- (1) Latch and decode high-order address bits for use as chip selects.
- (2) Gate chip selects with \overline{MRD} and \overline{MWR} to prevent bus contention with the CPU.
- (3) Latch high-order address bits A8 to A11.

A system using the CDP1882 is shown in Fig. 5. The CDP1882 performs the memory address latch and decoder functions. Note that the RAM has an output enable (\overline{OE}) pin which eliminates the need for \overline{MRD} and \overline{MWR} inputs on the latch/decoder. Instead, the \overline{MRD} line is connected directly to the RAM output enable (\overline{OE}) pin.

In Fig. 6 the CDP1882 is used to decode a 16K-byte ROM system consisting of four CDM5332s.






Fig. 4 - Minimum 1800-system using the CDP1881.

CDP1881, CDP1881C, CDP1882, CDP1882C



92CM-36399R1


Fig. 5 - CDP1800-series system using the CDP1882.



92CM-37293

Fig. 6 - 16K-byte ROM systems using the CDP1882.

CMOS 7-Bit Latch and Decoder Memory Interfaces



Features:

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Interfaces directly with the CDP1800-series microprocessors
- For upgrading existing CDP1866, CDP1867, CDP1881, and CDP1882 systems for increased memory capacity
- Allows decoding for systems up to 32K bytes

The RCA-CDP1883 is a CMOS 7-bit memory latch and decoder circuit intended for use in CDP1800-series microprocessor systems. It can serve as a direct interface between the multiplexed address bus of this system and up to four 8K x 8-bit memories to implement a 32K-byte memory system. With four 4K x 8-bit memories, a 16K-byte system can be decoded.

The device is also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to V_{DD}, the latches are in the data-following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1833 is compatible with CDP1800-series microprocessors operating at maximum clock frequency.

The CDP1883 and CDP1883C are functionally identical. They differ in that the CDP1883 has a recommended operating voltage range of 4 to 10.5 volts and the C version has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1883 and CDP1883C are supplied in 20-lead, dual-in-line plastic packages (E suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY—VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} terminal)

CDP1883	-0.5 to +11 V
CDP1883C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For T _A =-40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A =+60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T _A =FULL PACKAGE-TEMPERATURE RANGE	100 mW
--	--------

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE E	-40 to +85° C
----------------------	---------------

STORAGE-TEMPERATURE RANGE (T_{stg}) -65 to +150° C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
---	---------

CDP1883, CDP1883C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1883		CDP1883C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85° C, V_{DD} ± 5%, Except as Noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1883			CDP1883C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I _{DD}	—	0, 5	5	—	1	10	—	5	50	μA
	—	0, 10	10	—	10	100	—	—	—	
Output Low Drive (Sink) Current I _{OL}	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0, 10	10	3.2	6.4	—	—	—	—	
Output High Drive (Source) Current I _{OH}	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0, 10	10	-2.3	-4.6	—	—	—	—	
Output Voltage Low-Level V _{OL} ‡	—	0, 5	5	—	0	0.1	—	0	0.1	V
	—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High-Level V _{OH} ‡	—	0, 5	5	4.9	5	—	4.9	5	—	V
	—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage V _{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage V _{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Input Leakage Current I _{IN}	Any Input	0, 5	5	—	—	±1	—	—	±1	μA
	—	0, 10	10	—	—	±2	—	—	—	
Input Capacitance C _{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C _{OUT}	—	—	—	—	10	15	—	10	15	pF
Operating Device Current I _{DD1} Δ	0, 5	0, 5	5	—	—	2	—	—	2	mA
	0, 10	0, 10	10	—	—	4	—	—	—	
Minimum Data Retention Voltage V _{DR}	V _{DD} = V _{DR}			—	2	2.4	—	2	2.4	V
Data Retention Current I _{DR}	V _{DD} = 2.4 V			—	0.01	1	—	0.5	5	μA

*Typical values are for T_A = 25° C.

‡I_{OL} = I_{OH} = 1 μA.

ΔOperating current is measured at 200 kHz for V_{DD} = 5 V and 400 kHz for V_{DD} = 10 V, with outputs open circuit.

CDP1883, CDP1883C




Fig. 1 - Functional diagram for the CDP1883, CDP1883C.

TRUTH TABLES FOR CDP1883, CDP1883C

SIGNAL DESCRIPTIONS/PIN FUNCTIONS

CLOCK: Latch Input Control—a high on the clock input will allow data to pass through the latch to the output pin. Data is latched on the high-to-low transition of the clock input. This pin is connected to TPA in the CDP1800 system and tied to V_{DD} for other applications.

MA0-MA4: address inputs to the high byte address latches.

MA5-MA6: high byte address inputs decoded to produce chip selects CS0-CS3.

CE: CHIP ENABLE input. A low on this pin will enable the chip select decoder. A high on this pin forces the CS0, CS1, CS2, and CS3 outputs to a high (false) state.

A8-A12: latched high-byte address outputs.

CS0-CS3: one of four latched and decoded Chip Select outputs.

V_{DD}, V_{SS}: power and ground pins, respectively.

INPUTS				OUTPUTS			
CE	CLK	MA5	MA6	CS0	CS1	CS2	CS3
0	1	0	0	0	1	1	1
0	1	1	0	1	0	1	1
0	1	0	1	1	1	0	1
0	1	1	1	1	1	1	0
0	0	X	X	PREVIOUS STATE			
1	X	X	X	1	1	1	1

INPUTS			OUTPUTS
CE	CLK	MA0-4	A8-A12
X	1	1	1
X	1	0	0
X	0	X	PREVIOUS STATE

X = DON'T CARE


CDP1883, CDP1883C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF. See Fig. 2.

CHARACTERISTIC	V _{DD} (V)	LIMITS						UNITS	
		CDP1883			CDP1883C				
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ		
Minimum Setup Time, Memory Address to CLOCK	5	—	10	35	—	10	35	ns	
	t_{MACL}	10	—	8	25	—	—		
Minimum Hold Time, Memory Address After CLOCK	5	—	8	25	—	8	25		
	t_{CLMA}	10	—	8	25	—	—		
Minimum CLOCK Pulse Width	5	—	50	75	—	50	75		
	t_{CLCL}	10	—	25	40	—	—		
Propagation Delay Times:		5	—	75	150	—	75		150
Chip Enable to Chip Select	t_{CECS}	10	—	45	100	—	—		—
CLOCK to Chip Select	t_{CLCS}	5	—	100	175	—	100		175
		10	—	65	125	—	—		—
CLOCK to Address,	t_{CLA}	5	—	100	175	—	100	175	
		10	—	65	125	—	—	—	
Memory Address to Chip Select	t_{MACS}	5	—	100	175	—	100	175	
		10	—	75	125	—	—	—	
Memory Address to Address	t_{MAA}	5	—	80	125	—	80	125	
		10	—	40	60	—	—	—	

*Typical values are for $T_A = 25^\circ\text{C}$.

ΔMaximum limits of minimum characteristics are the values above which all devices function.



92CM-37284

Fig. 2 - CDP1883 timing waveforms.

CDP1883, CDP1883C


APPLICATION INFORMATION

The CDP1883 and CDP1883C can be interfaced, without external components, with CDP1800-series microprocessor systems. These microprocessors feature a multiplexed address bus and provide an address latch signal (TPA) that is used as the Clock input of the CDP1883.

This signal is used to latch 7 bits of the high-order address. The lower five high-order address inputs are latched and held to be used with the eight lower-order address inputs to


access an 8K x 8-bit memory. The two upper high-order address inputs are latched and decoded for use as chip selects.

The latched address and decoding functions of the CDP1883 and CDP1883C allow them to operate with 32K-byte memory systems. In addition, smaller memory systems can be configured with 4K x 8-bit or smaller memories, or a mix of memory sizes up to 8K x 8-bit.



92CM-37281


Fig. 3 - Minimum 1800-system using the CDP1883 to interface with an 8K x 8-bit memory.



92CM-37282

Fig. 4 - 32K-byte ROM system using the CDP1883.

CDP6402, CDP6402C



CMOS Universal Asynchronous Receiver/Transmitter (UART)

Features:

- Low-power CMOS circuitry — 7.5 mW typ. at 3.2 MHz (max. freq.) at $V_{DD} = 5 V$
- Baud rate - DC to 200K bits/sec (max.) at $V_{DD} = 5 V, 85^{\circ}C$
DC to 400K bits/sec (max.) at $V_{DD} = 10 V, 85^{\circ}C$
- 4 V to 10.5 operation
- Automatic data formatting and status generation
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1.5, or 2 stop bits
- Operating-temperature range: (CDP6402D, CD) -55 to +125° (CDP6402E, CE) -40 to +85°C
- Replaces industry types IM6402 and HD6402

The RCA CDP6402 and CDP6402C are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver converts serial start, data, parity, and stop bits to parallel

data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.

The data word can be 5, 6, 7 or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1.5, or 2 (when transmitting 5-bit code).




Fig. 1 - Functional block diagram.

CDP6402, CDP6402C

The CDP6402 and CDP6402C can be used in a wide range of applications including modems, printers, peripherals, video terminals, remote data acquisition systems, and serial data links for distributed processing systems.

operating voltage range of 4 to 10.5 volts, and the CDP6402C has a recommended operating voltage range of 4 to 6.5 volts. Both types are supplied in 40-lead dual-in-line ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).

The CDP6402 and CDP6402C are functionally identical. They differ in that the CDP6402 has a recommended

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
(Voltage referenced to V_{SS} Terminal)

CDP6402-0.5 to +11 V
CDP6402C-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 100 μA

POWER DISSIPATION PER PACKAGE (P_D):

For T _A = -40 to +60°C (PACKAGE TYPE E 500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E) Derate Lineary at 12 mW/°C to 200 mW
For T _A = -55 to 100°C (PACKAGE TYPE D) 500 mW
For T _A = + 100 to +125°C (PACKAGE TYPE D) Derate Lineary at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to +125°C
PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP6402		CDP6402C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at T_A=-40 to +85°C, V_{DD} ±10%, Except as noted

CHARACTERISTIC		CONDITIONS			LIMITS						UNITS
		V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP6402			CDP6402C			
					Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current	I _{DD}	—	0, 5	5	—	0.01	50	—	0.02	200	μA
Output Low Drive (Sink) Current	I _{OL}	0.4	0, 5	5	2	4	—	1.2	2.4	—	mA
		0.5	0, 10	10	5	7	—	—	—	—	
Output High Drive (Source) Current	I _{OH}	4.6	0, 5	5	-0.55	-1.1	—	-0.55	-1.1	—	mA
		9.5	0, 10	10	-1.3	-2.6	—	—	—	—	
Output Voltage Low-Level	V _{OL} ‡	—	0, 5	5	—	0	0.1	—	0	0.1	V
		—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High Level	V _{OH} ‡	—	0, 5	5	4.9	5	—	4.9	5	—	V
		—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage	V _{IL}	0.5, 4.5	—	5	—	—	0.8	—	—	0.8	V
		0.5, 9.5	—	10	—	—	0.2V _{DD}	—	—	—	
Input High Voltage	V _{IH}	0.5, 4.5	—	5	V _{DD} -2	—	—	V _{DD} -2	—	—	V
		0.5, 9.5	—	10	7	—	—	—	—	—	
Input Leakage Current	I _{IN}	Any Input	0, 5	5	—	±10 ⁻⁴	±1	—	—	±1	μA
		0, 10	0, 10	10	—	±10 ⁻⁴	±2	—	—	—	
3-State Output Leakage Current	I _{OUT}	0, 5	0, 5	5	—	±10 ⁻⁴	±1	—	±10 ⁻⁴	±1	μA
		0, 10	0, 10	10	—	±10 ⁻⁴	±10	—	—	—	
Operating Current,	I _{DD1} ‡	—	0, 5	5	—	1.5	—	—	1.5	—	mA
Input Capacitance	C _{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance	C _{OUT}	—	—	—	—	10	15	—	10	15	pF

*Typical values are for T_A=25°C and nominal V_{DD}. ‡I_{OL}=I_{OH}=1 μA.

‡Operating current is measured at 200 kHz or V_{DD} = 5 V and 400 kHz for V_{DD} = 10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

CDP6402, CDP6402C

DESCRIPTION OF OPERATION

Initialization and Controls

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to V_{SS} or V_{DD} with CRL to V_{DD}. When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

Transmitter Operation

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Fig. 2) on the TRO terminal.




Fig. 2 - Serial data format.

Transmitter timing is shown in Fig. 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the TBRL input. Valid data must be present at least t_{DT} prior to, and t_{DD} following, the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of TBRL clears TBRE. One Hi to Lo transition of TRC later, data is transferred to the transmitter register and TRE is cleared. TBRE is reset to a logic High one Hi to Lo transition after that.

Output data is clocked by TRC. The clock rate is 16 times the data rate. (C) A second pulse on TBRL loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.




Fig. 3 - Transmitter timing waveforms.

Receiver Operation

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Fig. 4.




Fig. 4 - Receiver timing waveforms.

(A) A low level on DRR clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. (C) 1/2 clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received. A logic high on PE indicates a parity error.

Start Bit Detection

The receiver uses a 16X clock for timing (Fig. 5). The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count 7 1/2. If the receiver clock is a symmetrical square wave, the center of the start bit will be located within ±1/2 clock cycle, ±1/32 bit or ±3.125%. The receiver begins searching for the next start bit at 9 clocks into the first stop bit.




Fig. 5 - Start bit timing waveforms.

CDP6402, CDP6402C

Table I - Control Word Function

CONTROL WORD					DATA BITS	PARITY BIT	STOP BIT(S)
CLS2	CLS1	PI	EPE	SBS			
L	L	L	L	L	5	ODD	1
L	L	L	L	H	5	ODD	1.5
L	L	L	H	L	5	EVEN	1
L	L	L	H	H	5	EVEN	1.5
L	L	H	X	L	5	DISABLED	1
L	L	H	X	H	5	DISABLED	1.5
L	H	L	L	L	6	ODD	1
L	H	L	L	H	6	ODD	2
L	H	L	H	L	6	EVEN	1
L	H	L	H	H	6	EVEN	2
L	H	H	X	L	6	DISABLED	1
L	H	H	X	H	6	DISABLED	2
H	L	L	L	L	7	ODD	1
H	L	L	L	H	7	ODD	2
H	L	L	H	L	7	EVEN	1
H	L	L	H	H	7	EVEN	2
H	L	H	X	L	7	DISABLED	1
H	L	H	X	H	7	DISABLED	2
H	H	L	L	L	8	ODD	1
H	H	L	L	H	8	ODD	2
H	H	L	H	L	8	EVEN	1
H	H	L	H	H	8	EVEN	2
H	H	H	X	L	8	DISABLED	1
H	H	H	X	H	8	DISABLED	2

X = Don't Care

Table II - Function Pin Definition

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
1	VDD	Positive Power Supply	15	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register. The Error is reset at the next character's stop bit if DRR has been performed (i.e., DRR; active low).
2	N/C	No Connection			
3	GND	Ground (VSS)			
4	RRD	A high level on RECEIVER REGISTER DISABLE forces the receiver holding register outputs RBR1-RBR8 to a high impedance state.			
5	RBR8	The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 characters are right justified to RBR1.	16	SFD	A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state.
6	RBR7	See Pin 5 - RBR8	17	RRC	The RECEIVER REGISTER CLOCK is 16X the receiver data rate.
7	RBR6				
8	RBR5				
9	RBR4				
10	RBR3				
11	RBR2				
12	RBR1				
13	PE		A high level on PARITY ERROR indicates that the received parity does not match parity programmed by control bits. The output is active until parity matches on a succeeding character. When parity is inhibited, this output is low.	18	DRR
14	FE	A high level on FRAMING ERROR indicates the first stop bit was invalid. FE will stay active until the next valid character's stop bit is received.	19	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.
			20	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.
			21	MR	A high level on MASTER RESET (MR) clears PE, FE, OE, DR, TRE and sets TBRE, TRO high. Less than 18 clocks after MR goes low, TRE returns high. MR does not clear the receiver buffer register, and is required after power-up.
			22	TBRE	A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data.

CDP6402, CDP6402C

Table II - Function Pin Definition (Cont'd)

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
23	TBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL requests data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are transmitted end to end.	34	CRL	A high level on CONTROL REGISTER LOAD loads the control register.
			35	PI*	A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces PE output low.
			36	SBS*	A high level on STOP BIT SELECT selects 1.5 stop bits for a 5 character format and 2 stop bits for other lengths.
24	TRE	A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits.	37	CLS2*	These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2 low 5-bits) (CLS1 high CLS2 low 6-bits) (CLS1 low CLS2 high 7-bits) (CLS1 high CLS2 high 8-bits).
25	TRO	Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.	38	CLS1*	See Pin 37 - CLS2
26	TBR1	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8-bits, the TBR8, 7, and 6 inputs are ignored corresponding to the programmed word length.	39	EPE*	When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity.
			40	TRC	The TRANSMITTER REGISTER CLOCK is 16X the transmit data rate.
27	TBR2	} See Pin 26 - TBR1	*See Table I (Control Word Function)		
28	TBR3				
29	TBR4				
30	TBR5				
31	TBR6				
32	TBR7				
33	TBR8				

CDP6402, CDP6402C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC †	VDD (V)	LIMITS				UNITS
		CDP6402		CDP6402C		
		Typ.*	Max.Δ	Typ.*	Max.Δ	

System Timing (See Fig. 6)

Minimum Pulse Width: CRL	tCRL	5	50	150	50	150	ns
		10	40	100	—	—	
Minimum Setup Time Control Word to CRL	tCWC	5	20	50	20	50	
		10	0	40	—	—	
Minimum Hold Time Control Word after CRL	tCCW	5	40	60	40	60	
		10	20	30	—	—	
Propagation Delay Time SFD High to SOD	tSFDH	5	130	200	130	200	
		10	100	150	—	—	
SFD Low to SOD	tSFDL	5	130	200	130	200	
		10	40	60	—	—	
RRD High to Receiver Register High Impedance	tRRDH	5	80	150	80	150	
		10	40	70	—	—	
RRD Low to Receiver Register Active	tRRDL	5	80	150	80	150	
		10	40	70	—	—	

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.




Fig. 6 - System timing waveforms.

92CM - 38055

CDP6402, CDP6402C


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC †	V _{DD} (V)	LIMITS				UNITS	
		CDP6402		CDP6402C			
		Typ.*	Max.Δ	Typ.*	Max.Δ		
Transmitter Timing (See Fig. 7)							
Minimum Clock Period (TRC)	t_{CC}	5 10	250 125	310 155	250 —	310 —	ns
Minimum Pulse Width: Clock Low Level	t_{CL}	5 10	100 75	125 100	100 —	125 —	
Clock High Level	t_{CH}	5 10	100 75	125 100	100 —	125 —	
$\overline{\text{TBRL}}$	t_{THTH}	5 10	80 40	200 100	80 —	200 —	
Minimum Setup Time: $\overline{\text{TBRL}}$ to Clock	t_{THC}	5 10	175 90	275 150	175 —	275 —	
Data to $\overline{\text{TBRL}}$ ✕	t_{DT}	5 10	20 0	50 40	20 —	50 —	
Minimum Hold Time: Data after $\overline{\text{TBRL}}$ ✕	t_{TD}	5 10	40 20	60 30	40 —	60 —	
Propagation Delay Time: Clock to Data Start Bit	t_{CD}	5 10	300 150	450 225	300 —	450 —	
Clock to TBRE	t_{CT}	5 10	330 100	400 150	330 —	400 —	
$\overline{\text{TBRL}}$ to TBRE	t_{TTHR}	5 10	200 100	300 150	200 —	300 —	
Clock to TRE	t_{TTS}	5 10	330 100	400 150	330 —	400 —	

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.



* THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF $\overline{\text{TBRL}}$

** THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST $1/2$ CLOCK PERIOD + t_{THC} AFTER THE TRAILING EDGE OF $\overline{\text{TBRL}}$ AND TRANSMISSION OF A START BIT OCCURS $1/2$ CLOCK PERIOD + t_{CD} LATER

Fig. 7 - Transmitter timing waveforms.

CDP6402, CDP6402C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,


$V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC †	V _{DD} (V)	LIMITS				UNITS	
		CDP6402		CDP6402C			
		Typ.*	Max.Δ	Typ.*	Max.Δ		
Receiver Timing (See Fig. 8)							
Minimum Clock Period (RRC)	t _{CC}	5	250	310	250	310	ns
Minimum Pulse Width:	t _{CL}	5	100	125	100	125	
		10	75	100	—	—	
Clock Low Level	t _{CH}	5	100	125	100	125	
		10	75	100	—	—	
Clock High Level	t _{DD}	5	50	75	50	75	
		10	25	40	—	—	
Minimum Setup Time: Data Start Bit to Clock	t _{DC}	5	100	150	100	150	
		10	50	75	—	—	
Propagation Delay Time: DATA RECEIVED RESET to Data Received	t _{DDA}	5	150	250	150	250	
		10	75	125	—	—	
Clock to Data Valid	t _{CDV}	5	275	400	275	400	
		10	110	175	—	—	
Clock to DR	t _{CDA}	5	275	400	275	400	
		10	110	175	—	—	
Clock to Overrun Error	t _{COE}	5	275	400	275	400	
		10	100	150	—	—	
Clock to Parity Error	t _{CPE}	5	240	375	240	375	
		10	120	175	—	—	
Clock to Framing Error	t _{CFE}	5	200	300	200	300	
		10	100	150	—	—	

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.



* IF A START BIT OCCURS AT A TIME LESS THAN t_{DC} BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.


** IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

Fig. 8 - Receiver timing waveforms.

CDP65C51

Product Preview

CMOS Asynchronous Communications Interface Adapter (ACIA)

**Features:**

- Compatible with 8-bit microprocessors
- Full duplex operation with buffered receiver and transmitter
- Data set/modem control functions
- Internal baud rate generator with 15 programmable baud rates (50 to 19,200)
- Program-selectable internally or externally controlled receiver rate
- Programmable word lengths, number of stop bits, and parity bit generation and detection
- Programmable interrupt control
- Program reset
- Program-selectable serial echo mode
- Two chip selects
- 2 MHz or 1 MHz operation (CDP65C51-2, CDP65C51-1, respectively)
- Single 3 V to 6 V power supply
- 28-pin plastic or ceramic (DIP or D1C)
- Full TTL compatibility

The RCA-CDP65C51 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

The CDP65C51 has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or at 1/16 times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at 1/16 times the external clock rate. The CDP65C51 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd, or no parity; 1, 1½, or 2 stop bits.

The CDP65C51 is designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit the CPU to easily select the CDP65C51 operating modes and data checking parameters and determine operational status.

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the RTS line, receiver interrupt control, and the state of the DTR line.

The Control Register controls the number of stop bits, word length, receiver clock source and baud rate.

The Status Register indicates the states of the IRQ, DSR, and DCD lines, Transmitter and Receiver Data Registers, and Overrun, Framing and Parity Error conditions.

The Transmitter and Receiver Data Registers are used for temporary data storage by the CDP65C51 Transmit and Receiver circuits.

The CDP65C51-1 and CDP65C51-2 are capable of interfacing with microprocessors with cycle times of 1 MHz and 2 MHz, respectively.

The CDP65C51 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 28-lead, dual-in-line plastic (E suffix) packages.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltage referenced to V_{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD} + 0.5$ V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to 125° C (PACKAGE TYPE D)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE D	-55 to $+125^\circ$ C
PACKAGE TYPE E	-40 to $+85^\circ$ C
STORAGE-TEMPERATURE RANGE (T_{STG})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C

RECOMMENDED OPERATING CONDITIONS at $T_A = 0^\circ$ to $+70^\circ$ C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	3	6	V
Input Voltage Range	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = 0^\circ$ to $+70^\circ$ C, $V_{CC} \pm 5\%$

CHARACTERISTIC		LIMITS			UNITS
		Min.	Typ.	Max.	
Quiescent Device Current	I_{DD}	—	50	200	μ A
Output Low Current (Sinking): $V_{OL} = 0.4$ V (D0-D7, TxD, RxC, \overline{RTS} , \overline{DTR} , \overline{IRQ})	I_{OL}	1.6	—	—	mA
Output High Current (Sourcing): $V_{OH} = 4.6$ V (D0-D7, TxD, RxC, \overline{RTS} , \overline{DTR})	I_{OH}	-1	—	—	mA
Output Low Voltage: $I_{LOAD} = 1.6$ mA (D0-D7, TxD, RxC, \overline{RTS} , \overline{DTR} , \overline{IRQ})	V_{OL}	—	—	0.4	V
Output High Voltage: $I_{LOAD} = -100$ μ A (D0-D7, TxD, RxC, \overline{RTS} , \overline{DTR})	V_{OH}	2.4	—	—	V
Input Low Voltage	V_{IL}	V_{SS}	—	0.8	V
Input High Voltage (Except XTLI and XTLO) (XTLI and XTLO)	V_{IH}	2 3	— —	V_{DD} V_{DD}	V
Input Leakage Current: $V_{IN} = 0$ to 5 V (ϕ 2, R/W, RES, CS0, $\overline{CS1}$, RS0, RS1, \overline{CTS} , RxD, \overline{DCD} , \overline{DSR})	I_{IN}	—	—	± 1	μ A
Input Leakage Current for High Impedance State (Three State)	I_{TSI}	—	—	± 1.2	μ A
Output Leakage Current (off state): $V_{OUT} = 5$ V (\overline{IRQ})	I_{OFF}	—	—	2	μ A
Input Capacitance (except XTLI and XTLO)	C_{IN}	—	—	10	pF
Output Capacitance	C_{OUT}	—	—	10	pF

CDP65C51

CDP65C51 INTERFACE REQUIREMENTS

This section describes the interface requirements for the CDP65C51 ACIA. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pin-out configuration for the CDP65C51.




Fig. 1 - CDP65C51 interface diagram.

MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

RES (Reset) (4)

During system initialization a low on the $\overline{\text{RES}}$ input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the $\overline{\text{DSR}}$ and $\overline{\text{DCD}}$ lines, and the transmitter Empty bit, which will be set.

φ2 (Input Clock) (27)

The input clock is the system φ2 clock and is used to clock all data transfers between the system microprocessor and the CDP65C51.

R/W (Read/Write) (28)

The R/W input, generated by the microprocessor, is used to control the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the CDP65C51, a low allows a write to the CDP65C51.

IRQ (Interrupt Request) (26)

The IRQ pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common IRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.

D0-D7 (Data Bus) (18-25)

The D0-D7 pins are the eight data lines used to transfer data between the processor and the CDP65C51. These lines are bi-directional and are normally high-impedance except during Read cycles when the CDP65C51 is selected.

CS0, CS1 (Chip Selects) (2,3)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The CDP65C51 is selected when CS0 is high and CS1 is low.

RS0, RS1 (Register Selects) (13,14)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various CDP65C51 internal registers. The following table shows the internal register select coding.

TABLE I

RS1	RS0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

Only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset (RES); these differences are shown in Figs. 3, 4 and 5.

ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

XTLI, XTLO (Crystal Pins) (6,7)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

RxD (Receive Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

CDP65C51

CDP65C51 INTERFACE REQUIREMENTS (Cont'd)

RxC (Receive Clock) (5)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

RTS (Request to Send) (8)

The RTS output pin is used to control the modem from the processor. The state of the RTS pin is determined by the contents of the Command Register.

CTS (Clear to Send) (9)

The CTS input pin is used to control the transmitter operation. The enable state is with CTS low. The transmitter is automatically disabled if CTS is high.

DTR (Data Terminal Ready) (11)

This output pin is used to indicate the status of the CDP65C51 to the modem. A low on DTR indicates the CDP65C51 is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

DSR (Data Set Ready) (17)

The DSR input pin is used to indicate to the CDP65C51 the status of the modem. A low indicates the "ready" state and a high, "not-ready".

DCD (Data Carrier Detect) (16)

The DCD input pin is used to indicate to the CDP65C51 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

CDP65C51 INTERNAL ORGANIZATION

This section provides a functional description of the CDP65C51. A block diagram of the CDP65C51 is presented in Fig. 2.

DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/W line is high and the chip is selected, the Data Bus Buffer passes the data to the system data lines from the CDP65C51 internal data bus. When the R/W line is low and the chip is selected, the Data Bus Buffer writes the data from the system data bus to the internal data bus.

INTERRUPT LOGIC

The Interrupt Logic will cause the IRQ line to the microprocessor to go low when conditions are met that require the attention of the microprocessor. The conditions which

can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect (DCD) logic and the Data Set Ready (DSR) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal data bus and the direction of the transfer to or from the register.

The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table 1, previously.




Fig. 2 - Internal organization.

92CM-36890

CDP65C51

CDP65C51 INTERNAL ORGANIZATION (Cont'd)

TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system $\phi 2$ clock input. The chip will perform data transfers to or from the microcomputer data bus during the $\phi 2$ high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset (RES) line goes low. See the individual register description for the state of the registers following a hardware reset.

TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the CDP65C51 Transmitter and Receive Circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RS0) and Register Select 1 (RS1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

STATUS REGISTER

Fig. 3 indicates the format of the CDP65C51 Status Register. A description of each status bit follows.




Fig. 3 - Status register format

Receiver Data Register Full (Bit 3)

This bit goes to a "1" when the CDP65C51 transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a "0" when the processor reads the Receiver Data Register.

Transmitter Data Register Empty (Bit 4)

This bit goes to a "1" when the CDP65C51 transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a "0" when the processor writes new data onto the Transmitter Data Register.

Data Carrier Detect (BIT 5) and Data Set Ready (Bit 6)

These bits reflect the levels of the \overline{DCD} and \overline{DSR} inputs to the CDP65C51. A "0" indicates a low level (true condition) and a "1" indicates a high (false). Whenever either of these inputs change state, an immediate processor interrupt occurs, unless the CDP65C51 is disabled (bit 0 of the Command Register is a "0"). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

Framing Error (Bit 1), Overrun (2), and Parity Error (Bit 0)

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

Interrupt (Bit 7)

This bit goes to a "0" when the Status Register has been read by the processor, and goes to a "1" whenever any kind of interrupt occurs.

CONTROL REGISTER

The Control Register selects the desired baud rate, frequency source, word length, and the number of stop bits.

Selected Baud Rate (Bits 0,1,2,3)

These bits, set by the processor, select the Transmitter baud rate, which can be at 1/16 an external clock rate or one of 15 other rates controlled by the internal baud rate generator as shown in Fig. 4.

Receiver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A "0" causes the Receiver to operate at a baud rate of 1/16 an external clock. A "1" causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Fig. 4.


Word Length (Bits 5,6)

These bits determine the word length to be used (5, 6, 7 or 8 bits). Fig. 4 shows the configuration for each number of bits desired.

Stop Bit Number (Bit 7)

This bit determines the number of stop bits used. A "0" always indicates one stop bit. A "1" indicates 1½ stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.

CDP65C51 INTERNAL ORGANIZATION (Cont'd)




92CM-36781

Fig. 4 - CDP65C51 control register.

COMMAND REGISTER

The Command Register controls specific modes and functions.



* BITS 2 AND 3 MUST BE ZERO FOR RECEIVER ECHO MODE. RTS WILL BE LOW.

92CM-36790

Fig. 5 - CDP65C51 command register.

CDP65C51

CDP65C51 INTERNAL ORGANIZATION (Cont'd)

TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP65C51. Fig. 6 shows the transmitter and Receiver layout.




Fig. 6 - Transmitter receiver clock circuits.

CDP65C51 OPERATION

TRANSMITTER AND RECEIVER OPERATION

Continuous Data Transmit (Fig. 7)

In the normal operating mode, the processor interrupt (IRQ) is used to signal when the CDP65C51 is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor

reads the Status Register of the CDP65C51, the interrupt is cleared. The processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "MARK" will be transmitted.




Fig. 7 - Continuous data transmit.

Continuous Data Receive (Fig. 8)

Similar to the above case, the normal mode is to generate a processor interrupt when the CDP65C51 has received a full

data word. This occurs at about the 8/16 point through the Stop Bit. The processor must read the Status Register and read the data word before the next interrupt, otherwise the Overrun condition occurs.




Fig. 8 - Continuous data receive.

CDP65C51 OPERATION (Cont'd)

Transmit Data Register Not Loaded By Processor (Fig. 9)

If the processor is unable to load the Transmit Data Register in the allocated time, then the TxD line will go to the

"MARK" condition until the data is loaded. When the processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word.




Fig. 9 - Transmit data register not loaded by processor.

Effect of \overline{CTS} on Transmitter (Fig. 10)

\overline{CTS} is the Clear-to-Send Signal generated by the modem. It is normally low (True State) but may go high in the event of some modem problems. When this occurs, the TxD line immediately goes to the "MARK" condition. Interrupts

continue at the same rate, but the Status Register does not indicate that the Transmit Data Register is empty. Since there is no status bit for \overline{CTS} , the processor must deduce that \overline{CTS} has gone to the FALSE (high) state. This is covered later. \overline{CTS} is a transmit control line only, and has no effect on the CDP65C51 Receiver Operation.




Fig. 10 - Effect of \overline{CTS} on transmitter.

CDP65C51

CDP65C51 OPERATION (Cont'd)

Effect of Overrun on Receiver (Fig. 11)

See for normal Receiver operation. If the processor does not read the Receiver data Register in the allocated time, then, when the following interrupt occurs, the new data

word is not transferred to the Receiver Data Register, but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.




Fig. 11 - Effect of overrun on receiver.

Echo Mode Timing (Fig. 12)

In Echo Mode, the Tx D line re-transmits the data on the Rx D line, delayed by 1/2 of the bit time.




Fig. 12 - Echo mode timing.

Effect of CTS on Echo Mode Operation (Fig. 13)

See "Effect of CTS on Transmitter" for the effect of CTS on the Transmitter. Receiver operation is unaffected by CTS, so, in Echo Mode, the Transmitter is affected in the same

way as "Effects of CTS on Transmitter". In this case, however, the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.




Fig. 13 - Effect of CTS on echo mode.

CDP65C51 OPERATION (Cont'd)

Overrun in Echo Mode (Fig. 14)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in "Effect of Overrun on Receiver".

For the re-transmitted data, when overrun occurs, the Tx D line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.





Fig. 14 - Overrun in echo mode.

92CM-36788

Framing Error (Fig. 15)

Framing Error is caused by the absence of Stop Bit(s) on received data. The status bit is set when the processor interrupt occurs.

Subsequent data words are tested for Framing Error separately, so the status bit will always reflect the last data word received.



- NOTES:
1. FRAMING ERROR DOES NOT INHIBIT RECEIVER OPERATION.
 2. IF NEXT DATA WORD IS OK, FRAMING ERROR IS CLEARED.

Fig. 15 - Framing error.

92CM-36789

CDP65C51

CDP65C51 OPERATION (Cont'd)

Effect of \overline{DCD} on Receiver (Fig. 16)

\overline{DCD} is a modem output used to indicate the status of the carrier-frequency-detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (RxD) on the CDP65C51 some time later. The CDP65C51 will cause a processor interrupt whenever \overline{DCD} changes state and will

indicate this condition via the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the CDP65C51 automatically checks the level of the \overline{DCD} line, and if it has changed, another interrupt occurs.




Fig. 16 - Effect of \overline{DCD} on receiver.

92CM-36786

Timing with 1½ Stop Bits (Fig. 17)

It is possible to select 1½ Stop Bits, but this occurs only for

5-bit data words with no parity bit. In this case, the processor interrupt for Receiver Data Register Full occurs in halfway through the trailing half-Stop Bit.




Fig. 17 - Timing with 1-1/2 stop bits.

92CM-36787

Transmit Continuous "BREAK" (Fig. 18)

This mode is selected via the CDP65C51 Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and transmitter-holding registers have been emptied.

At least one full "BREAK" character will be transmitted, even if the processor quickly re-programs the Command Register transmit mode. Later, when the Command Register is programmed back to normal transmit mode, a Stop Bit will occur, from one to fifteen clock periods at the next bit time.




Fig. 18 - Transmit continuous "BREAK".

92CM-36785

CDP65C51

CDP65C51 OPERATION (Cont'd)

Receive Continuous "BREAK" (Fig. 19)

In the event the modem transmits continuous "BREAK"

characters, the CDP65C51 will terminate receiving. Reception will resume only after a Stop Bit is encountered by the CDP65C51.




Fig. 19 - Receive continuous "BREAK".

STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the CDP65C51 should be interrogated, as follows:

1. Read Status Register
This operation automatically clears Bit 7 (IRQ). Subsequent transitions on DSR and DCD will cause another interrupt.
2. Check IRQ Bit
If not set, interrupt source is not the CDP65C51.
3. Check DCD and DSR
These must be compared to their previous levels, which must have been saved by the processor. If they are both "0" (modem "on-line") and they are unchanged then the remaining bits must be checked.
4. Check RDRF (Bit 3)
Check for Receiver Data Register Full.
5. Check Parity, Overrun, and Framing Error (Bits 0-2)
Only if Receiver Data Register is Full.
6. Check TDRE (Bit 4)
Check for Transmitter Data Register Empty.
7. If none of the above, then $\overline{\text{CTS}}$ must have gone to the FALSE (high) state.

PROGRAMMED RESET OPERATION

A program reset occurs when the processor performs a write operation to the CDP65C51 with RS0 low and RS1 high. The program reset operates somewhat different from the hardware reset ($\overline{\text{RES}}$ pin) and is described as follows:

1. Internal registers are not completely cleared. The data sheet indicates the effect of a program reset on internal registers.
2. The $\overline{\text{DTR}}$ line goes high immediately.
3. Receiver and transmitter interrupts are disabled immediately. If $\overline{\text{IRQ}}$ is low when the reset occurs, it stays low until serviced, unless interrupt was caused by DCD or DSR transition.
4. $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ interrupts disabled immediately. If $\overline{\text{IRQ}}$ is low and was caused by DCD or DSR, then it goes

high, also $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ status bits subsequently will follow the input lines, although no interrupt will occur.

5. Overrun cleared, if set.

MISCELLANEOUS NOTES ON OPERATION

1. If Echo Mode is selected, $\overline{\text{RTS}}$ goes low.
2. If Bit 0 of Command Register is "0" (disabled), then:
 - a) All interrupts disabled, including those caused by DCD and $\overline{\text{DSR}}$ transitions.
 - b) Receiver disabled, but a character currently being received will be completed first.
3. Odd parity occurs when the sum of all the "1" bits in the data word (including the parity bit) is odd.
4. In the receive mode, the received parity bit does not go into the Receiver Data Register, but is used to generate parity error for the Status Register.
5. Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.
6. If the RxD line inadvertently goes low and then high during the first 9 receiver clocks after a Stop Bit; a false Start Bit will result.
For false Start Bit detection, the CDP65C51 does not begin to receive data, instead, only a true Start Bit initiates receiver operation.
7. A precaution to consider with the crystal oscillator circuit is:
The XTLL input may be used as an external clock input. The XTLO pin must be floating and may not be used for any other function.
8. $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ transitions, although causing immediate processor interrupts, have no effect on transmitter operation. Data will continue to be sent, unless the processor forces transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to float (un-connected). If unused, they must be terminated either to GND or V_{DD}.

GENERATION OF NON-STANDARD BAUD RATES

Divisors

The internal counter/divider circuit selects the appropriate divisor for the crystal frequency by means of bits 0-3 of the CDP65C51 Control Register.

The divisors, then, are determined by bits 0-3 in the Control Register and their values are shown in Table II.

CDP65C51

CDP65C51 OPERATION (Cont'd)
Table II - Divisor Selection for the CDP65C51

CONTROL REGISTER BITS				DIVISOR SELECTED FOR THE INTERNAL COUNTER	BAUD RATE GENERATED WITH 1.8432 MHz CRYSTAL	BAUD RATE GENERATED WITH A CRYSTAL OF FREQUENCY (F)
3	2	1	0			
0	0	0	0	No Divisor Selected	16 x External Clock at Pin R x C	16 x External Clock at Pin R x C
0	0	0	1	36,864	$\frac{1.8432 \times 10^6}{36,864} = 50$	$\frac{F}{36,864}$
0	0	1	0	24,576	$\frac{1.8432 \times 10^6}{24,576} = 75$	$\frac{F}{24,576}$
0	0	1	1	16,768	$\frac{1.8432 \times 10^6}{16,768} = 109.92$	$\frac{F}{16,768}$
0	1	0	0	13,696	$\frac{1.8432 \times 10^6}{13,696} = 134.58$	$\frac{F}{13,696}$
0	1	0	1	12,288	$\frac{1.8432 \times 10^6}{12,288} = 150$	$\frac{F}{12,288}$
0	1	1	0	6,144	$\frac{1.8432 \times 10^6}{6,144} = 300$	$\frac{F}{6,144}$
0	1	1	1	3,072	$\frac{1.8432 \times 10^6}{3,072} = 600$	$\frac{F}{3,072}$
1	0	0	0	1,536	$\frac{1.8432 \times 10^6}{1,536} = 1200$	$\frac{F}{1,536}$
1	0	0	1	1,024	$\frac{1.8432 \times 10^6}{1,024} = 1800$	$\frac{F}{1,024}$
1	0	1	0	768	$\frac{1.8432 \times 10^6}{768} = 2400$	$\frac{F}{768}$
1	0	1	1	512	$\frac{1.8432 \times 10^6}{512} = 3600$	$\frac{F}{512}$
1	1	0	0	384	$\frac{1.8432 \times 10^6}{384} = 4800$	$\frac{F}{384}$
1	1	0	1	256	$\frac{1.8432 \times 10^6}{256} = 7200$	$\frac{F}{256}$
1	1	1	0	192	$\frac{1.8432 \times 10^6}{192} = 9600$	$\frac{F}{192}$
1	1	1	1	96	$\frac{1.8432 \times 10^6}{96} = 19200$	$\frac{F}{96}$

Generating Other Baud Rates

By using a different crystal, other baud rates may be generated. These can be determined by:

$$\text{Baud Rate} = \frac{\text{Crystal Frequency}}{\text{Divisor}}$$

Furthermore, it is possible to drive the CDP65C51 with an

off-chip oscillator to achieve the same thing. In this case, XTLI (pin 6) must be the clock input and XTLO (pin 7) must be a no-connect.

DIAGNOSTIC LOOP-BACK OPERATING MODES

A simplified block diagram for a system incorporating a CDP65C51 ACIA is shown in Fig. 20.




Fig. 20 - Simplified system diagram.

CDP65C51 OPERATION (Cont'd)

Occasionally it may be desirable to include in the system a facility for "loop-back" diagnostic testing, of which there are two kinds:

1. Local Loop-Back

Loop-back from the point of view of the processor. In this case, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.

2. Remote Loop-Back

Loop-back from the point of view of the Data Link and Modem. In this case, the processor, itself, is disconnected and all received data is immediately retransmitted, so the system on the other end of the Data Link may operate independent of the local system.

The CDP65C51 does not contain automatic loop-back operating modes, but they may be implemented with the addition of a small amount of external circuitry.

Fig. 21 indicates the necessary logic to be used with the CDP65C51.

The LLB line is the positive-true signal to enable local loop-back operation. Essentially, LLB=high does the following:

1. Disables outputs TxD, DTR, and RTS (to Modem).
2. Disables inputs RxD, DCD, CTS, DSR (from Modem).
3. Connects transmitter outputs to respective receiver inputs:
 - a) TxD to RxD
 - b) DTR to DCD
 - c) RTS to CTS

LLB may be tied to a peripheral control pin to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.

Remote loop-back does not require this circuitry, so LLB must be set low. However, the processor must select the following:

1. Control Register bit 4 must be "1", so that the transmitter clock=receiver clock.
2. Command Register bit 4 must be "1" to select Echo Mode.
3. Command Register bits 3 and 2 must be "1" and "0", respectively, to disable \overline{IRQ} interrupt to transmitter.
4. Command Register bit 1 must be "0" to disable IRQ interrupt for receiver.

In this way, the system re-transmits received data without any effect on the local system.


DCD AND DSR AS SWITCH SENSE INPUTS

The CDP65C51 (Asynchronous Communication Interface Adapter) has several special-purpose control pins. Among them are the input signals, DCD (Data Carrier Detect) and DSR (Data Set Ready). The normal functions of these pins are adequately described in the CDP65C51 data sheet and are not covered here. However, it is possible to use these pins as switch sense inputs; that is, as input pins used to detect the state of switches or circuit jumpers in the system.

An important requirement of the use of DCD and DSR as sense inputs is that they must not normally change state during system operation. If they do, and if the CDP6551 is enabled, then immediate processor interrupts will occur and normal operation will be interrupted. If, however, these pins are connected to switches or circuit-board jumper wires which do not change state during operation, then they can be sensed by the processor and may be used to select special operating modes.

The circuit connections are quite simple and are outlined in Fig. 22.

Note that pull-up resistors are required, since DCD and DSR are high-impedance inputs on the CDP65C51.



NOTES: 1. HIGH ON LLB SELECTS LOCAL LOOP-BACK MODE.
 2. HIGH ON HC157 SELECT INPUT GATES "B" INPUTS TO "Y" OUTPUTS; LOW GATES "A" TO "Y".

Fig. 21 - Loop-back circuit schematic.

CDP65C51

CDP65C51 OPERATION (Cont'd)

In order to sense the state of the inputs, it is necessary to do the following:

1. Disable the CDP65C51 by setting bit 0 of the Command Register to a "0".
2. Read the CDP65C51 Status Register. Bits 5 and 6 will then indicate the levels on $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$, respectively. A "0" is a low level and a "1" is a high.

As long as the CDP65C51 is disabled, the Status Register will reflect the levels on the pins and no interrupts will occur, even if the pins change state. However, if the CDP65C51 is enabled, then changes of state of the $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ levels cause immediate interrupts and the Status Register indicates the levels taken on the interrupt. Subsequent level changes are not indicated by the Status

Register until the interrupt is serviced. Thus, it is not convenient to use $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ as general switching inputs, but they may easily be used as inputs which do not change regularly.





Fig. 22 - Circuit connections for $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$.

DYNAMIC ELECTRICAL CHARACTERISTICS—READ/WRITE CYCLE

$V_{CC}=5\text{ V} \pm 5\%$, $T_A=0\text{ to }70^\circ\text{ C}$, $C_L=75\text{ pF}$

CHARACTERISTIC		LIMITS				UNITS
		CDP65C51-1		CDP65C51-2		
		Min.	Max.	Min.	Max.	
Cycle Time	t_{CYC}	1	40	0.5	40	μs
$\phi 2$ Pulse Width	t_C	400	—	200	—	ns
Address Set-Up Time	t_{AC}	120	—	70	—	ns
Address Hold Time	t_{CAH}	0	—	0	—	ns
R/ $\overline{\text{W}}$ Set-Up Time	t_{WC}	120	—	70	—	ns
R/ $\overline{\text{W}}$ Hold Time	t_{CWH}	0	—	0	—	ns
Data Bus Set-Up Time	t_{DCW}	150	—	60	—	ns
Data Bus Hold Time	t_{HW}	20	—	20	—	ns
Read Access Time (Valid Data)	t_{CDR}	—	200	—	150	ns
Read Hold Time	t_{HR}	20	—	20	—	ns
Bus Active Time (Invalid Data)	t_{CDA}	40	—	40	—	ns



92CM-36775

Fig. 23 - Timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS—TRANSMIT/RECEIVE, See Figs. 24, 25 and 26.

CHARACTERISTIC		LIMITS		UNITS
		ALL TYPES		
		Min.	Max.	
Transmit/Receive Clock Rate	t_{CCY}	400*	—	ns
Transmit/Receive Clock High Time	t_{CH}	175	—	ns
Transmit/Receive Clock Low Time	t_{CL}	175	—	ns
XTLI to Tx D Propagation Delay	t_{DD}	—	500	ns
RTS Propagation Delay	t_{DLY}	—	500	ns
IRQ Propagation Delay (Clear)	t_{IRQ}	—	500	ns

($t_r, t_f = 10$ to 30 ns)

*The baud rate with external clocking is: $Baud\ Rate = \frac{1}{16 \times t_{CCY}}$




Fig. 24 - Transmit-timing waveforms with external clock.




Fig. 25 - Interrupt- and output-timing waveforms.





Fig. 26 - Receive external clock timing waveforms.

CDP68HC68A1

Product Preview

TERMINAL ASSIGNMENT



CMOS Serial 10 Bit A/D Converter

Features:

- 10-bit resolution
- 8-bit accuracy
- 8-bit mode
- SPI (Serial Peripheral Interface)
- No zero or fullscale adjustments required
- Operators ratiometrically or with internal 5 volt reference
- 100 μ s conversion time
- 8 multiplexed analog input channels
- Independent channel select with autoscanning
- Multiple modes of operation
- On chip oscillator
- Low power CMOS circuitry
- 16-pin dual-in-line plastic package

The CDP68HC68A1 is a CMOS 10-bit successive approximation analog to digital converter (A/D) with a serial peripheral interface (SPI) bus and eight analog inputs. A precision on chip voltage reference is available for 5 volt operation or the V_{DD} pin may be used with an external reference for ratiometric operation. The operating range of the converter includes the entire V_{DD} to V_{SS} voltage range for each of the eight inputs.

The CDP68HC68A1 implements a switched capacitor, successive approximation A/D conversion technique which provides an inherent sample and hold function. An on chip Schmitt oscillator provides the internal timing of the A/D converter. It can be driven by an external oscillator or system clock or connected to an external capacitor to provide an independent clock. The minimum conversion time per input is 100 microseconds. Each conversion requires 14 oscillator clock pulses in the 10-bit mode and 12 in the 8-bit mode.

A unique features of the CDP68HC68A1 allows any combination of the eight input channels to be selected and sequentially scanned in any one of three modes. The mode selection enables single, 8 channel or continuous conversion operation. The device has three write only registers which are used to select the mode of operation, input channels, and starting address. The 10-bit conversion data is stored (right justified) in two 8-bit bytes. The most significant byte contains two status bits which may be monitored by the microcomputer. An 8-bit mode is available which performs an eight bit conversion and stores the data in a single eight bit byte. In the 10-bit mode, all sixteen data bytes are directly addressable and in the 8-bit mode only the eight bit data byte is accessible. A status register is available to monitor the status of the conversion and the current channel address. The status register can be used for system polling or the \overline{INT} pin can be used for interrupt driven communications.

The CDP68HC68A1 is supplied in a 16-lead dual-in-line plastic package (E suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltage referenced to V_{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V_{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 12 mW/ $^\circ$ C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	40 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE E	-40 to $+85^\circ$ C
STORAGE-TEMPERATURE RANGE (T_{STG})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C

CDP68HC68A1

OPERATING CONDITIONS at $T_A = -40^\circ$ to $+85^\circ\text{C}$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		LIMITS		UNITS
		Min.	Max.	
DC Operating Voltage Range	Internal Reference Mode	4.5	6	V
	Ratiometric Mode	3	7	
Input Voltage Range	V_{IH}	$0.7 V_{DD}$	$V_{DD} + 0.3$	
	V_{IL}	-0.3	$0.2 V_{DD}$	
Serial Clock Frequency	$V_{DD} = 3\text{ V}$ f_{clk}	—	1.05	MHZ
	$V_{DD} = 4.5\text{ V}$	—	2.1	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = V = 5\text{ V} \pm 10\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS			
		CDP68HC68A1						
		MIN.	TYP.*	MAX.				
Standby Device Current	I_{DD}	—	1	15	μA			
Output Voltage High Level	V_{OH}	$I_{OH} = -1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	3.7	—	—	V		
Output Voltage Low Level	V_{OL}	$I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	—	—	0.4			
Output Voltage High Level	V_{OH}	$I_{OH} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	4.4	—	—			
Output Voltage Low Level	V_{OL}	$I_{OL} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	—	—	0.1			
Input Leakage Current	I_{IN}	—	—	—	± 1	μA		
3-State Output Leakage Current	I_{OUT}	—	—	—	± 10	μA		
Operating Device Current	Outputs Open Circuited $V_{IN} = V_{IL}, V_{IH}$					mA		
Internal Reference Mode							1.5	2
Crystal Operation							1	1.5
Driven Oscillator							1	1.5
Operating Device Current								
Ratiometric Mode							0.5	1
Crystal Operation								
Driven Oscillator								
Input Capacitance	C_{IN}	$V_{IN} = 0$, $T_A = 25^\circ\text{C}$	—	4	6	pF		


* Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

CDP68HC68T1

Product Preview

CMOS Real-Time Clock with RAM and Power Sense/Control

TERMINAL ASSIGNMENT



Features:

- SPI (Serial Peripheral Interface)
- Full clock features: sec., min., hrs (12/24, AM/PM), day of week, date, month, year, (0-99), auto leap yr
- 32-Word x 8-bit RAM
- Seconds, minutes, hours alarm
- Automatic power loss detection
- Minimum standby (timekeeping) voltages: 2.2 volts
- Selectable crystal or 50/60 Hz line input
- Buffered clock output
- Battery input pin
- Three independent interrupt modes: alarm, periodic or power down sense

The CDP68HC68T1, real-time clock provides a time/calendar function, a 32 byte static RAM and a 3-wire serial peripheral interface (SPI bus). The primary function of the clock is to divide down a frequency input that can be supplied by the on-board oscillator in conjunction with an external crystal or by an external clock source. The clock either operates with a 32+kHz, 1+MHz, 2+MHz or 4+MHz crystal or it can be driven by an external clock source at the same frequencies. In addition, the frequency can be selected to allow operation from a 50 or 60 Hz input. The time registers furnish seconds, minutes, and hours data while the calendar registers offer day of week, date, month and year information. The data in the time/calendar registers is in BCD format. In addition, 12 or 24 hour operation can be selected with an AM-PM indicator available in the 12 hour mode. The T1 has a separate clock output that supplies one of 7 selectable frequencies.

Computer handshaking is established with a "wired or"

interrupt output. The interrupt can be activated by any one of three separate internal sources. The first is an alarm circuit that consists of seconds, minutes and hours alarm latches that trigger the interrupt when they are in coincidence with the value in the seconds, minutes and hours time counters. The second interrupt source is one of 15 periodic signals that range from subsecond to daily intervals. The final interrupt source is from the power sense circuit that is used with the LINE input pin to monitor power failures. Two other pins, the power supply enable (PSE) output and the V_{SYS} input are used for external power control. The CPU R reset output pin is available for power down operation and is activated under software control. CPU R is also activated by a watchdog circuit that if enabled requires the CPU to toggle the CE pin periodically without a serial data transfer.

The CDP68HC68T1 is available in a 16-lead hermetic dual-in-line ceramic package (D suffix) and in a 16-lead dual-in-line plastic package (E suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltage referenced to V_{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V_{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_b):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types)	40 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$

CDP68HC68T1

OPERATING CONDITIONS at $T_A = -40^\circ$ to $+85^\circ$ C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		LIMITS		UNITS
		Min.	Max.	
DC Operating Voltage Range		3	6	V
DC Standby (Timekeeping) Voltage *	V_{STBY}	2.2	—	
Input Voltage Range	V_{IH}	$0.7 V_{DD}$	$V_{DD} + 0.3$	
	V_{IL}	-0.3	$0.3 V_{DD}$	
Serial Clock Frequency	f_{SCK}	—	2.1	MHz

* Timekeeping function only, no READ/WRITE accesses




Fig. 1 - Real-time clock functional diagram.

CDP68HC68T1

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = V_{BATT} = 5\text{ V} \pm 10\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS	
		CDP68HC68T1				
		MIN.	TYP.*	MAX.		
Quiescent Device Current	I_{DD}	—	10	100	μA	
Output Voltage High Level	V_{OH}	$I_{OH} = -1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	3.7	—	V	
Output Voltage Low Level	V_{OL}	$I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	—	0.4		
Output Voltage High Level	V_{OH}	$I_{OH} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	4.4	—		
Output Voltage Low Level	V_{OL}	$I_{OL} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	—	0.1		
Input Leakage Current	I_{IN}	—	—	± 1		μA
3-State Output Leakage Current	I_{OUT}	—	—	± 10	μA	
Operating Current # ($I_{DD} + I_{bb}$) Crystal Oscillator		32 kHz	—	0.2	0.25	mA
		1 MHz	—	0.5	1	
		2 MHz	—	1	2	
		4 MHz	—	2	4	
External Clock		32 kHz	—	0.1	0.15	
		1 MHz	—	0.6	0.9	
		2 MHz	—	1	1.5	
		4 MHz	—	1.5	2	
Input Capacitance	C_{IN}	$V_{IN} = 0$, $T_A = 25^\circ\text{C}$	—	—	2	pF
Maximum Clock Rise and Fall Times *	t_r , t_f	—	—	—	2	μs

• Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

Outputs open circuited.

* Except XTAL input.

CDP68HC68T1




Fig. 2 - Address map.

TABLE 1 - Clock/Calendar and Alarm Data Modes

ADDRESS LOCATION (H)	FUNCTION	DECIMAL RANGE	BCD DATA RANGE	BCD DATE • EXAMPLE
20	Seconds	0-59	00-59	18
21	Minutes	0-59	00-59	49
22	* Hours 12 Hour Mode	1-12	81-92 (AM) A1-B2 (PM)	A3
	Hours 24 Hour Mode	0-23	00-23	15
23	Day of the Week (Sunday = 1)	1-7	01-07	03
24	Day of the Month (Date)	1-31	01-31	29
25	Month Jan = 1, Dec = 12	1-12	01-12	10
26	Years	0-99	00-99	85
28	Alarm Seconds	0-59	00-59	18
29	Alarm Minutes	0-59	00-59	49
2A	** Alarm Hours 12 Hour Mode	1-12	01-12 (AM) 21-32 (PM)	23
	Alarm Hours 24 Hour Mode	0-23	00-23	15

• Example: 3:49:18, Tuesday, Oct. 29, 1985.

* Most significant Bit, D7, is "0" for 24 hours, and "1" for 12 hour mode.
Data Bit D5 is "1" for P.M. and "0" for A.M. in 12 hour mode.

** Alarm hours, Data Bit D5 is "1" for P.M. and "0" for A.M. in 12 hour mode.
Data Bits D7 and D6 are DON'T CARE.

CDP68HC68T1

PROGRAMMERS MODEL - CLOCK REGISTERS


HEX ADDRESS	WRITE/READ REGISTERS	NAME
	DB7 DB0	
20	TENS 0-5 UNITS 0-9	← SECONDS (00-59)
21	TENS 0-5 UNITS 0-9	← MINUTES (00-59)
22	12 HR. X PM/AM 24 TENS 0-2 UNITS 0-9	← DB7, 1 = 12 HR, 0 = 24 HR DB5 = 1 PM, 0 = AM HOURS (01-12 OR 00-23)
23	X X X X X UNITS 1-7	← SUNDAY = 1 DAY OF WK (01-07)
24	TENS 0-3 UNITS 0-9	← (DATE) DAY OF MONTH $\begin{pmatrix} 01-28 \\ 29 \\ 30 \\ 31 \end{pmatrix}$
25	TENS 0-1 UNITS 0-9	← MONTH (01-12) - JAN = 1 DEC = 12
26	TENS 0-9 UNITS 0-9	← YEARS (00-99)
31	7 6 5 4 3 2 1 0	← CONTROL
32	7 6 5 4 3 2 1 0	← INTERRUPT

WRITE ONLY REGISTERS		
28	TENS 0-5 UNITS 0-9	← ALARM SECONDS (00-59)
29	TENS 0-5 UNITS 0-9	← ALARM MINUTES (00-59)
2A	X X PM/AM TENS 0-2 UNITS 0-9	← ALARM HOURS (01-12 or 00-23) PLUS AM/PM IN 12 HR. MODE PM = 1, AM = 0

READ ONLY REGISTER

30	7 6 5 4 3 2 1 0	STATUS
----	-------------------	--------

NOTE: X = DON'T CARE WRITES
X = 0 WHEN READ



CDP68HC68T1

FUNCTIONAL DESCRIPTION

The SPI real-time clock consists of a clock/calendar and a 32 x 8 RAM. Communications is established via the SPI (Serial Peripheral Interface) bus. In addition to the clock/calendar data from seconds to years, and system flexibility provided by the 32 byte RAM, the clock features computer handshaking with an interrupt output and a separate square wave clock output that can be one of 7 different frequencies. An alarm circuit is available that compares the alarm latches with the seconds, minutes and hours time counters and activates the interrupt output when they are equal. The clock is specifically designed to aid in power down/up applications and offers several pins to aid the designer of battery back-up systems.

CLOCK/CALENDAR (See Figs. 1 and 2.)

The clock/calendar portion of this device consists of a long string of counters that is toggled by a 1 Hz input. The 1 Hz input is generated by a prescaler driven by an on-board oscillator that utilizes one of four possible external crystals or that can be driven by an external clock source. The 1 Hz trigger to the counters can also be supplied by a 50 or 60 Hz input source that is connected to the LINE input pin.

The time counters offer seconds, minutes and hours data in 12 or 24 hour format. An AM/PM indicator is available that once set, toggles every 12 hours. The calendar counters consist of day (day of week), date (day of month), month and years information. Data in the counters is in BCD format. The hours counter utilizes BCD for hour data plus bits for 12/24 hour and AM/PM. The 7 time counters are accessed serially at addresses 20H through 26H (See Table 1).

RAM

The real time clock also has a static 32 x 8 RAM that is located at addresses 00-1FH. Transmitting the address/control word with bit 5 low selects RAM access. Bits 0 through 4 select the RAM location.

ALARM

The alarm is set by accessing the three alarm latches and loading the required data. The alarm latches consist of seconds, minutes and hours registers. When their outputs equal the values in the seconds, minutes and hours time counters, an interrupt is generated. The interrupt output will go low if the alarm bit in the Interrupt Control register is set high. The alarm interrupt bit in the Status register is set when the interrupt occurs. To preclude a false interrupt when loading the time counters, the alarm interrupt bit should be set low in the Interrupt Control register. This procedure is not required when the alarm time is set.

WATCHDOG FUNCTION (See Fig. 6.)

When bit 7 in the Interrupt Control register is set high, the Clock's CE (chip enable) pin must be toggled at a regular interval without a serial data transfer. If the CE is not toggled, the clock will supply a CPU reset pulse and bit 6 in the Status Register will be set. Typical service and reset times are listed below.

	50 Hz		60 Hz		XTAL	
	Min.	Max.	Min.	Max.	Min.	Max.
Service Time	—	10ms	—	8.3ms	—	7.8ms
Reset Time	20	40ms	16.7	33.3ms	15.6	31.3ms

CLOCK OUT

The value in the 3 least significant bits of the Clock Control register selects one of seven possible output frequencies. (See Clock Control Register). This square wave signal is available at the CLK OUT pin. When Power Down operation is initiated, the output is set low.

CONTROL REGISTERS AND STATUS REGISTERS

The operation of the Real-Time Clock is controlled by the Clock Control and Interrupt Control registers. Both registers are read-write registers. Another register, the Status register, is available to indicate the operating conditions. The Status register is a read only register.

POWER CONTROL

Power control is composed of two operations, Power Sense and Power Down/Up. Two pins are involved in power sensing, the LINE input pin and the INT output pin. Two additional pins are utilized during power down/up operation. They are the PSE (Power Supply Enable) output pin and V_{SVS} input pin.

POWER SENSING (See Fig. 3.)

When Power Sensing is enabled (Bit 5 = 1 in Interrupt Control Register), AC transients are sensed at the LINE input pin. Threshold detectors determine when transients cease. After a delay of 2.68 to 4.64ms plus the input circuit RC time constant, an interrupt is generated and a bit is set in the status register. This bit can then be sampled to see if system power has turned back on.




Fig. 3 - Power sensing functional diagram.

CDP68HC68T1

POWER DOWN (See Fig. 4.)

Power down is a processor-directed operation. A bit is set in the Interrupt Control Register to initiate operation. 3 pins are affected. The PSE (Power Supply Enable) output, normally high, is placed low. The CLK OUT is placed low. The CPUR output, connected to the processors reset input is also placed low. In addition, the Serial Interface and Power Sense are disabled.




Fig. 4 - Power down functional diagram.

POWER UP (See Figs. 5 and 6.)

Two conditions will terminate the Power Down mode. The first condition (See Fig. 5) requires an interrupt. The interrupt can be generated by the alarm circuit or the programmable periodic interrupt signal.

The second condition that releases Power Down occurs when the level on the Vsys pin rises about 1 volt above the level at the VBATT input, after previously falling to the level of VBATT. See Fig. 6.




Fig. 5 - Power up functional diagram (Initiated by Interrupt Signal).




Fig. 6 - Power up functional diagram (Initiated by a rise in voltage on the "Vsys" pin).

PIN FUNCTIONS

CLK OUT - Clock output pin. One of 7 frequencies can be selected (or this output can be set low) by the levels of the three LSB's in the clock control register. If a frequency is selected, it will toggle with a 50% duty cycle. (ex. If 1Hz is selected, the output will be high for 500ms and low for the same period). During power down operation (bit 6 in Interrupt Control Register set to "1"), the clock out pin will be set low.

CPUR - CPU reset output pin. This output is placed low from 15 to 40ms when the watchdog function detects a CPU failure. The low level time is determined by the frequency input source selected as the time standard. When power down is initiated the CPUR pin is set low.

INT - Interrupt output pin. This output is driven from a single NFET pulldown transistor and must be tied to an external pullup resistor. The output is activated to a low level when:

- 1 - Power sense operation is selected (B5 = 1 in Interrupt Control Register) and a power failure occurs.
- 2 - A previously set alarm time occurs.
- 3 - A previously selected periodic interrupt signal activates.

The status register must be read to set the Interrupt output high after the selected periodic interval occurs. This is also true when conditions 1 and 2 activate the interrupt. If power down had been previously selected, the interrupt will also reset the power down functions.

SCK, MOSI, MISO - See Serial Peripheral Interface (SPI) section in this data sheet.

CE - A positive chip enable input. A low level at this input holds the serial interface logic in a reset state. This pin is also used for the watchdog function.

Vss - The negative power supply pin that is connected to ground.

CDP68HC68T1

PSE - Power supply enable output pin. This pin is used to control power to the system. The pin is set high when:

- 1 - V_{SYS} rises above the V_{BATT} voltage after V_{SYS} was placed low by a system failure.
 - 2 - An interrupt occurs.
 - 3 - A power-on reset.
- The PSE pin is set low by writing a high into bit 6 (power down bit) in the Interrupt Control Register.

POR - Power-on reset. A schmitt trigger input that generates a power-on internal reset signal using an external R-C network. Both control registers and frequency dividers for the oscillator and line input are reset. The status register is reset except for the first time up bit (B4), which is set.

LINE - This input is used for two functions. The first function utilizes the input signal as the frequency source for the timekeeping counters. This function is selected by setting bit 6 in the Clock Control Register. The second function enables the line input to sense a power failure. Threshold detectors operating above and below V_{DD} sense an AC voltage loss. Bit 5 must be set to "1" in the Interrupt Control Register and crystal or external clock source operation is required. Bit 6 in the Clock Control Register must be low to select XTAL operation.

V_{SYS} - This input is connected to the system voltage. After the CPU initiates power down by setting bit 6 in the Interrupt Control Register to "1", the level on this pin will terminate power down if it rises 0.7 volt above the level at the V_{BATT} input pin after previously falling below $V_{BATT} + 0.7$ volts. When power down is terminated, the PSE pin will return high and the Clock Output will be enabled. The CPUR output pin will also return high.

V_{BATT} - The oscillator power source. The positive terminal of the battery should be connected to this pin. When the level on the V_{SYS} pin falls below $V_{BATT} + 0.7$ volts, the V_{BATT} pin will be internally connected to V_{DD} . When the "LINE" input is used as the frequency source, V_{BATT} may be tied to V_{DD} or V_{SS} . The "XTAL IN" pin must be at V_{SS} if V_{BATT} is at V_{SS} . If V_{BATT} is connected to V_{DD} , the "XTAL IN" pin can be tied to V_{SS} or V_{DD} .

XTAL IN, XTAL OUT - These pins are connected to a 32,768 Hz, 1.048576 MHz, 2.097152 MHz or 4.194304 MHz crystal. If an external clock is used, it should be connected to "XTAL IN" with "XTAL OUT" left open.

V_{DD} - The positive power supply pin.

REGISTERS

CLOCK CONTROL REGISTER (Write/Read) - Address 31H

D7	D6	D5	D4	D3	D2	D1	D0
START	LINE	XTAL SEL	XTAL SEL	50 Hz	CLK OUT	CLK OUT	CLK OUT
STOP	XTAL	1	0	60 Hz	2	1	0

START-STOP - A high written into this bit will enable the counter stages of the clock circuitry. A low will hold all bits reset in the divider chain from 32 Hz to 1 Hz. A clock out selected by bits 0, 1 and 2 will not be affected by the stop function except the 1 and 2 Hz outputs.

LINE-XTAL - When this bit is set high, clock operation will use the 50 or 60 cycle input present at the LINE input pin. When the bit is low, the crystal input will generate the 1 Hz time update.

XTAL SELECT - One of 4 possible crystals are selected by value in these two bits.

- 0 = 4.194304 MHz
- 1 = 2.097152 MHz
- 2 = 1.048576 MHz
- 3 = 32,768 Hz

50-60 Hz - 50 Hz is selected as the line input frequency when this bit is set high. A low will select 60 Hz. The power sense bit in the Interrupt Control Register must be set low for line frequency operation.

CLOCK OUT - The three bits specify one of the 7 frequencies to be used as the square-wave clock output.

- 0 = XTAL
 - 1 = XTAL/2
 - 2 = XTAL/4
 - 3 = XTAL/8
 - 4 = Disable (low output)
 - 5 = 1 Hz
 - 6 = 2 Hz
 - 7 = 50 or 60 Hz
- XTAL Operation = 64 Hz

All bits are reset by a power-on reset. Therefore, the XTAL is selected as the clock output at this time.

CDP68HC68T1**INTERRUPT CONTROL REGISTER (Write/Read) - Address 32H**

D7	D6	D5	D4	D3	D2	D1	D0
WATCHDOG	POWER DOWN	POWER SENSE	ALARM		PERIODIC SELECT		

WATCHDOG - When this bit is set high, the watchdog operation will be enabled. This function requires the CPU to toggle the CE pin periodically without a serial transfer requirement. In the event this does not occur, a CPU reset will be issued.

POWER DOWN - A high in this location will initiate a power down. A CPU reset will occur, the CLK OUT and PSE output pins will be set low and the serial interface will be disabled.

POWER SENSE - This bit is used to enable the line input pin to sense a power failure. It is set high for this function. When power sense is selected, the input to the 50/60 Hz prescaler is disconnected, therefore crystal operation is

required when power sense is enabled. An interrupt is generated when a power failure is sensed and the power sense and Interrupt True bit in the Status Register are set.

ALARM - The output of the alarm comparator is enabled when this bit is set high. When a comparison occurs between the seconds, minutes and hours time and alarm counters, the interrupt output is activated. When loading the time counters, this bit should be set low to avoid a false interrupt. This is not required when loading the alarm counters.

PERIODIC SELECT - The value in these 4 bits will select the frequency of the periodic output as listed below. (See Table I).

Table I - Periodic Interrupt Output

D0-D3 VALUE	PERIODIC-INTERRUPT OUTPUT FREQUENCY	FREQUENCY TIMEBASE	
		XTAL	LINE
0	Disable		
1	2048 Hz	X	
2	1024 Hz	X	
3	512 Hz	X	
4	256 Hz	X	
5	128 Hz	X	
6	64 Hz	X	
	50 or 60 Hz		X
7	32 Hz	X	
8	16 Hz	X	
9	8 Hz	X	
10	4 Hz	X	
11	2 Hz	X	X
12	1 Hz	X	X
13	Minute	X	X
14	Hour	X	X
15	Day	X	X

All bits are reset by power-on reset.

STATUS REGISTER (Read Only) - Address 30H

D7	D6	D5	D4	D3	D2	D1	D0
0	WATCHDOG	TEST MODE	FIRST TIME UP	INTERRUPT TRUE	POWER SENSE INTERRUPT	ALARM INTERRUPT	CLOCK INTERRUPT

WATCHDOG: - If this bit is set high, the watchdog circuit has detected a CPU failure.

TEST MODE - When this bit is set high, the device is in the TEST MODE.

FIRST TIME UP - Power-on reset sets this bit high. This signifies that data in the RAM and Clock is not valid and should be initialized.

INTERRUPT TRUE - A high in this bit signifies that one of the three interrupts (Power Sense, Alarm, and Clock) is valid.

POWER SENSE INTERRUPT - This bit set high signifies that the power sense circuit has generated an interrupt.

ALARM INTERRUPT - When the seconds, minutes and hours time and alarm counter are equal, this bit will be set high.

CLOCK INTERRUPT - A periodic interrupt will set this bit high.

All bits are reset by a power-on reset except the "FIRST-TIME UP" which is set. All bits except the power sense bit are reset after a read of this register.

SERIAL PERIPHERAL INTERFACE (SPI)

PIN SIGNAL DESCRIPTION

SCK (Serial Clock Input)* - This input causes serial data to be latched from the MOSI input and shifted out one the MISO output.

MOSI (Master Out/Slave In)* - Data bytes are shifted in at this pin most significant bit (MSB) first.





MISO (Master In/Slave Out)* - Data bytes are shifted out at this pin most significant bit (MSB) first.

CE (Chip Enable)** - A positive chip enable input. A low level at this input holds the serial interface logic in a reset state, and disables the output driver at the MISO pin.

* These inputs will retain their previous state if the line driving them goes into a High-Z state.

** The CE input has as internal pull-down device - if the input is in a low state before going to a High Z, the input can be left in a High Z.

TRUTH TABLE


MODE	SIGNAL			
	CE	SCK	MOSI	MISO
DISABLED RESET	L	INPUT DISABLED	INPUT DISABLED	HIGH Z
WRITE	H	CPOL = 1  CPOL = 0 	DATA BIT LATCH	HIGH Z
READ	H	CPOL = 1  CPOL = 0 	X	NEXT DATA BIT SHIFTED OUT Δ

Δ MISO remains at a High Z until 8 bits of data are ready to be shifted out during a READ. It remains at a High Z during the entire WRITE cycle.

CDP68HC68T1

FUNCTIONAL DESCRIPTION

The Serial Peripheral Interface (SPI) utilized by the CDP68HC68T1 is a serial synchronous bus for address and data transfers. The clock, which is generated by the microcomputer, is active only during address and data transfers. In systems using the CDP68HC05C4 or CDP68HC05D2, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. A unique feature of the CDP68HC68T1 is that it automatically determines the level of the inactive clock by sampling SCK when CE becomes active (see Fig. 7). Input data (MOSI) is latched internally on the Internal Strobe edge and output data (MISO) is shifted out on the Shift edge, as defined by Fig. 7. There is one clock for each data bit transferred (address as well as data bits are transferred in groups of 8).



NOTE: "CPOL" IS A BIT THAT IS SET IN THE MICROCOMPUTER'S CONTROL REGISTER
92CS-37945

Fig. 7 - Serial RAM clock (SCK) as a function of MCU clock polarity (CPOL).

ADDRESS AND DATA FORMAT

There are three types of serial transfer.

1. Address Control - Fig. 8
2. READ or WRITE Data - Fig. 9
3. Watchdog Reset (actually a non-transfer) - Fig. 10

The Address/Control and Data bytes are shifted MSB first, into the serial data input (MOSI) and out of the serial data output (MISO).

Any transfer of data requires an Address/Control byte to specify a Write or Read operation and to select a Clock or RAM location, followed by one or more bytes of data.

Data is transferred out of MISO for a Read and into MOSI for a Write operation.


ADDRESS/CONTROL BYTE - Fig. 8

It is always the first byte received after CE goes true. To transmit a new address, CE must first go false and then

true again. Bit 5 is used to select between Clock and RAM locations.

BIT	7	6	5	4	3	2	1	0
	W/R	0	CLK RAM	A4	A3	A2	A1	A0

- 0-4** **A0-A4** Selects 5 Bit HEX Address of RAM or specifies Clock Register. Most significant Address Bit. If equal to "1", A0 through A4 selects a Clock Register. If equal to "0", A0 through A4 selects one of 32 RAM locations. Must be set to "0" when not in Test Mode
- 5** **CLOCK/RAM**
- 6** **0**
- 7** **W/R** W/R = "1" initiates one or more WRITE cycles. W/R = "0", initiates one or more READ cycles.



* SCK CAN BE EITHER POLARITY.

92CM-37946

Fig. 8 - Address/Control byte transfer waveforms.

READ/WRITE DATA - (See Fig. 9.)

Read/Write data follows the Address/Control byte.




Fig. 9 - Read/Write data transfer waveforms.

WATCHDOG RESET - (See Fig. 10.)

When watchdog operation is selected, CE must be toggled periodically or a CPU reset will be outputted.




Fig. 10 - Watchdog operation waveforms.

ADDRESS AND DATA

Data transfers can occur one byte at a time (Fig. 11) or in a multi-byte burst mode (Fig. 12). After the Real Time Clock is enabled, an Address/Control word is sent to select the CLOCK or RAM and select the type of operation (i.e., Read or Write). For a single byte Read or Write one byte is transferred to or from the clock register or RAM location specified in the Address/Control byte, the Real-Time Clock is then disabled. Additional reading or writing requires re-enabling the device and providing a new Address/Control byte.

If the Real-Time Clock is not disabled, additional bytes can be read or written in a burst mode. Each Read or Write cycle causes the latched clock register or RAM address to automatically increment. Incrementing continues after each transfer until the device is disabled. After incrementing to 1FH the address will "wrap" to 00H and continue. Therefore, when the RAM is selected the address will "wrap" to 00H and when the clock is selected, the address will "wrap" 20H.

CDP68HC68T1




Fig. 11 - Single byte transfer waveforms.




Fig. 12 - Multiple-byte transfers waveforms.

CDP68HC68T1

DYNAMIC CHARACTERISTICS

DYNAMIC ELECTRICAL CHARACTERISTICS - BUS TIMING $V_{DD} \pm 10\%$, $V_{SS} = 0$ V dc, $T_A = -40^\circ$ to $+85^\circ$ C, $C_L = 200$ pF, See Figs. 13 and 14

IDENT. NO.	CHARACTERISTIC	LIMITS (ALL TYPES)				UNITS	
		$V_{DD} = 3.3$ V		$V_{DD} = 5$ V			
		Min.	Max.	Min.	Max.		
①	Chip Enable Set-Up Time	t_{EVCV}	200	—	100	—	ns
②	Chip Enable After Clock Hold Time	t_{CVEX}	250	—	125	—	
③	Clock Width High	t_{WH}	400	—	200	—	
④	Clock Width Low	t_{WL}	400	—	200	—	
⑤	Data In to Clock Set-Up Time	t_{DVCV}	200	—	100	—	
⑦	Clock to Data Propagation Delay	t_{CDV}	—	200	—	100	
⑧	Chip Disable to Output High Z	t_{EXOZ}	—	200	—	100	
⑪	Output Rise Time	t_r	—	200	—	100	
⑫	Output Fall Time	t_f	—	200	—	100	
A	Data In After Clock Hold Time	t_{DVA}	200	—	100	—	
B	Clock to Data Out Active	t_{CVA}	—	200	—	100	
C	Clock Recovery Time	t_{REC}	200	—	200	—	




Fig. 13 - WRITE cycle timing waveforms.

92CM-37951

CDP68HC68T1





Fig. 14 - READ cycle timing waveforms.


SYSTEM DIAGRAMS



Example of a system in which power is always on. Clock circuit driven by line input frequency. Power-on-reset circuit included to detect power-failure.

Fig. 15 - Power-on always system-diagram.

CDP68HC68T1




Example of a system in which the power is controlled by an external source. The LINE input pin can sense when the switch opens by use of the POWER SENSE INTERRUPT. The CDP68HC68T1 crystal drives the clock input to the CPU using the CLK OUT pin. On power down when $V_{SYS} < V_{BATT} + -7V$, V_{BATT} will power the CDP68HC68T1. A threshold detect activates a p-channel switch, connecting V_{BATT} to V_{DD} . V_{BATT} always supplies power to the oscillator, keeping voltage frequency variation to a minimum.

Fig. 16 - Externally controlled power system-diagram.

A Procedure for Power-Down Operation might consist of the following:

1. Set power sense operation by writing bit 5 high in the Interrupt Control Register.
2. When an interrupt occurs, the CPU reads the status register to determine the interrupt source.
3. Sensing a power failure, the CPU does the necessary housekeeping to prepare for shutdown.
4. The CPU reads the status register again after several milliseconds to determine validity of power failure.
5. The CPU sets power down bit 6 in the Interrupt Control Register when power down is verified. This causes the CPU reset and clock out to be held low and disconnects the serial interface.
6. When power returns and V_{SYS} rises about V_{BATT} , power down is terminated. The CPU reset is released and serial communications is established.

CDP68HC68T1



Example of an automotive system. The V_{sys} and LINE inputs can be used to sense the ignition turning on and off. An external switch is included to activate the system without turning on the ignition. Also, the CMOS CPU is not powered down with the system V_{DD}, but is held in a low power reset mode during power down. When restoring power the CDP68HC68T1 will enable the CLK OUT pin and set the PSE and CPUR high.


Fig. 18 - Automotive system-diagram.

92CM-37956

CDP6818

Advance Information/
Preliminary Data

CMOS Real-Time Clock with RAM



Features:

- Low-Power, High-Speed, High-Density CMOS
- Internal Time Base and Oscillator
- Counts Seconds, Minutes, and Hours of the Day
- Counts Days of the Week, Date, Month, and Year
- 3 V to 6 V Operation
- Time Base Input Options: 4.194304 MHz, 1.048576 MHz, or 32.768 kHz
- Time Base Oscillator for Parallel Resonant Crystals
- 40 to 200 μ W Typical Operating Power at Low Frequency Time Base
- 4.0 to 20 mW Typical Operating Power at High Frequency Time Base
- Binary or BCD Representation of Time, Calendar, and Alarm
- 12- or 24-Hour Clock with AM and PM in 12-Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Microprocessor Bus Compatible
- MOTEL Circuit for Bus Universality
- Multiplexed Bus for Pin Efficiency
- Interfaced with Software as 64 RAM Locations
- 14 Bytes of Clock and Control Registers
- 50 Bytes of General Purpose RAM
- Status Bit Indicates Data Integrity
- Bus Compatible Interrupt Signals (\overline{IRQ})
- Three Interrupts are Separately Software Maskable and Testable
 - Time-of-Day, Alarm, Once-per-Second to Once-per-Day
 - Periodic Rates from 30.5 μ s to 500 ms
 - End-of-Clock Update Cycle
- Programmable Square-Wave Output Signal
- Clock Output May Be Used as Microprocessor Clock Input
 - At Time Base Frequency +1 or +4
- 24-Pin Dual-In-Line Package

The CDP6818 Real-Time Clock plus RAM is a peripheral device which includes the unique MOTEL concept for use with many 8-bit microprocessors, microcomputers, and larger computers. This device combines three unique features: a complete time-of-day clock with alarm and one hundred year calendar, a programmable periodic interrupt and square-wave generator, and 50 bytes of low-power static RAM. The CDP6818 uses high-speed CMOS technology to interface with 1 MHz processor buses, while consuming very little power.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS device (in an otherwise NMOS/TTL system) including all the common battery backed-up functions such as RAM, time, and calendar. Secondly, the CDP6818 may be used with a CMOS microprocessor to relieve the software of the timekeeping workload and to extend the available RAM of an MPU such as the CDP6805E2.




Fig. 1 — Block diagram.

MAXIMUM RATINGS (Voltages referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V_{DD}	-0.3 to +8	V
All Input Voltages Except OSC1	V_{in}	$V_{SS} - 0.5$ to $V_{DD} + 0.5$	V
Current Drain per Pin Excluding V_{DD} and V_{SS}	I	10	mA
Operating Temperature Range	T_A	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C

DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = 0^\circ$ to 70°C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Frequency of Operation	f_{osc}	32.768	4194.304	kHz
Output Voltage	V_{OL}	-	0.1	V
$I_{Load} < 10 \mu\text{A}$	V_{OH}	$V_{DD} - 0.1$	-	
I_{DD} - Bus Idle (External clock) CKOUT = f_{osc} , $C_L = 15 \text{ pF}$; SQW Disabled, $\overline{CE} = V_{DD} - 0.2$; C_L (OSC2) = 10 pF $f_{osc} = 4.194304 \text{ MHz}$ $f_{osc} = 1.048516 \text{ MHz}$ $f_{osc} = 32.768 \text{ kHz}$	I_{DD1} I_{DD2} I_{DD3}	- - -	3 0.8 50	mA mA μA
I_{DD} - Quiescent $f_{osc} = \text{DC}$; OSC1 = DC; All Other Inputs = $V_{DD} - 0.2 \text{ V}$; No Clock	I_{DD4}	-	50	μA
Output High Voltage AD0-AD7 CKOUT ($I_{Load} = -1.6 \text{ mA}$, SQW, $I_{Load} = -1.0 \text{ mA}$)	V_{OH}	4.1	-	V
Output Low Voltage AD0-AD7 CKOUT ($I_{Load} = 1.6 \text{ mA}$, IRQ, and SQW, $I_{Load} = 1.0 \text{ mA}$)	V_{OL}	-	0.4	V
Input High Voltage CKFS, AD0-AD7, DS, AS, R/W, \overline{CE} , PS RESET OSC1	V_{IH}	$V_{DD} - 2$ $V_{DD} - 0.8$ $V_{DD} - 1$	V_{DD} V_{DD} V_{DD}	V
Input Low Voltage AD0-AD7, DS, AS, R/W, \overline{CE} CKFS, PS, RESET OSC1	V_{IL}	V_{SS} V_{SS} V_{SS}	0.8 0.8 0.8	V
Input Current	All Inputs I_{in}	-	± 1	μA
Three-State Leakage	AD0-AD7 I_{TSL}	-	± 10	μA

DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 3 \text{ Vdc}$, $V_{SS} = 0 \text{ Voc}$, $T_A = 0^\circ$ to 70°C unless otherwise noted)


Characteristics	Symbol	Min	Max	Unit
Frequency of Operation	f_{osc}	32.768	32.768	kHz
Output Voltage	V_{OL}	-	0.1	V
$I_{LOAD} < 10 \mu\text{A}$	V_{OH}	$V_{DD} - 0.1$	-	
I_{DD} - Bus Idle CKOUT = f_{osc} , $C_L = 15 \text{ pF}$, SQW Disabled, $\overline{CE} = V_{DD} - 0.2$, C_L (OSC2) = 10 pF $f_{osc} = 32.768 \text{ kHz}$	I_{DD3} I_{DD4}	- -	50 50	μA μA
I_{DD} - Quiescent $f_{osc} = \text{DS}$; OSC1 = DC; All Other Inputs = $V_{DD} - 0.2 \text{ V}$; No Clock				
Output High Voltage ($I_{Load} = -0.25 \text{ mA}$, All Outputs)	V_{OH}	2.7	-	V
Output Low Voltage ($I_{Load} = 0.25 \text{ mA}$, All Outputs)	V_{OL}	-	0.3	V
Input High Voltage AD0-AD7, DS, AS, R/W, \overline{CE} , RESET, CKFS, PS, OSC1	V_{IH}	2.1 2.5	V_{DD} V_{DD}	V
Input Low Voltage (All Inputs)	V_{IL}	V_{SS}	0.5	V
Input Current	All Inputs I_{in}	-	± 1	μA
Three-State Leakage	IRQ, AD0-AD7 I_{TSL}	-	± 10	μA

CDP6818

BUS TIMING

Ident. Number	Characteristics	Symbol	V _{DD} = 3.0 V 50 pF Load		V _{DD} = 5.0 V ± 10% 2 TTL and 130 pF Load		Unit
			Min	Max	Min	Max	
1	Cycle Time	t _{cyc}	5000	—	953	dc	ns
2	Pulse Width, DS/E Low or RD/WR High	PW _{EL}	1000	—	300	—	ns
3	Pulse Width, DS/E High or RD/WR Low	PW _{EH}	1500	—	325	—	ns
4	Input Rise and Fall Time	t _r , t _f	—	100	—	30	ns
8	R/W Hold Time	t _{RWH}	10	—	10	—	ns
13	R/W Setup Time Before DS/E	t _{RWS}	200	—	165	—	ns
14	Chip Enable Setup Time Before AS/ALE Fall	t _{CS}	200	*	55	*	ns
15	Chip Enable Hold Time	t _{CH}	10	—	0	—	ns
18	Read Data Hold Time	t _{DHR}	10	1000	10	100	ns
21	Write Data Hold Time	t _{DHW}	100	—	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	t _{ASL}	200	—	50	—	ns
25	Muxed Address Hold Time	t _{AHL}	100	—	20	—	ns
26	Delay Time DS/E to AS/ALE Rise	t _{ASD}	500	—	50	—	ns
27	Pulse Width, AS/ALE High	PW _{ASH}	600	—	135	—	ns
28	Delay Time, AS/ALE to DS/E Rise	t _{ASED}	500	—	60	—	ns
30	Peripheral Output Data Delay Time from DS/E or RD	t _{DDR}	1300	—	20	240	ns
31	Peripheral Data Setup Time	t _{DSW}	1500	—	200	—	ns

NOTE: Designations E, ALE, \overline{RD} , and \overline{WR} refer to signals from alternative microprocessor signals.
 *See Important Application Notice (refer to Fig. 23).



NOTE V_{HIGH} = V_{DD} - 2.0 V, V_{LOW} = 0.8 V, for V_{DD} = 5.0 V ± 10%

Fig. 2 — CDP6818 bus timing waveforms.





Fig. 3 — Bus-read timing competitor multiplexed bus.




NOTE: $V_{HIGH} = V_{DD} - 2.0\text{ V}$, $V_{LOW} = 0.8\text{ V}$, for $V_{DD} = 5.0\text{ V} \pm 10\%$

Fig. 4 — Bus-write timing competitor multiplexed bus.

CDP6818


TABLE 1 — SWITCHING CHARACTERISTICS (V_{DD} = 5 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = 0° to 70°C)

Description	Symbol	Min	Max	Unit
Oscillator Startup	t _{RC}	—	100	ms
Reset Pulse Width	t _{RWL}	5	—	μs
Reset Delay Time	t _{RLH}	5	—	μs
Power Sense Pulse Width	t _{PWL}	5	—	μs
Power Sense Delay Time	t _{PLH}	5	—	μs
IRQ Release from DS	t _{IRDS}	—	2	μs
IRQ Release from RESET	t _{IRR}	—	2	μs
VRT Bit Delay	t _{VRTD}	—	2	μs



NOTE: V_{HIGH} = V_{DD} - 2.0 V, V_{LOW} = 0.8 V, for V_{DD} = 5.0 V ± 10%

Fig. 5 — \overline{IRQ} release delay timing waveforms.



All Outputs Except OSC2 (See Figure 10)

Fig. 6 — TTL equivalent test load.





Fig. 7 — Power-up timing waveforms.



① The VRT bit is set to a "1" by reading Control Register #D. The VRT Bit can only be cleared by pulling the PS Pin low (see REGISTER D (\$OD)).

Fig. 8 — Conditions that clear VRT bit timing waveforms.

CDP6818

MOTEL

The MOTEL circuit is a new concept that permits the CDP6818 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus microprocessors.

Practically all microprocessors interface with one of two synchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry standard bus structure is now available. The MOTEL concept is shown logically in Figure 9.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and R/\overline{W} are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of R/\overline{W} . With competitor buses, the inversion of \overline{RD} and \overline{WR} create functionally identical internal read and write enable signals.

The CDP6818 automatically selects the processor type by using AS/ALE to latch the state of the DS/ \overline{RD} pin. Since DS is always low and \overline{RD} is always high during AS and ALE, the latch automatically indicates which processor type is connected.




Fig. 9 — Functional diagram of MOTEL circuit.

SIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major internal functions of the CDP6818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

V_{DD}, V_{SS}

DC power is provided to the part on these two pins, V_{DD} being the most positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

OSC1, OSC2 — TIME BASE, INPUTS

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 kHz may be connected to OSC1 as shown in Figure 10. The time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant

AT cut crystal at 4.194304 MHz or 1.048576 MHz frequencies. The crystal connections are shown in Figure 11 and the crystal characteristics in Figure 12.

CKOUT — CLOCK OUT, OUTPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

CKFS — CLOCK OUT FREQUENCY SELECT, INPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. CKFS tied to V_{DD} causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is at V_{SS}, CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.






Fig. 10 — External Time-base connection.



*32.768 KHz — Consult manufacturers specification

Fig. 11 — Crystal oscillator connection.



f_{osc}	4.194304 MHz	1.048576 MHz	32.768 KHz
R_s max	75 Ω	700 Ω	50 K
C_0 max	7 pF	5 pF	1.7 pF
C1	0.012 pF	0.008 pF	0.003 pF
C_{in}/C_{out}	15-30 pF	15-40 pF	10-22 pF
Q	50 k	35 k	30 k
R	—	—	300-470 K
R_f	10M	10M	22M

Fig. 12 — Crystal parameters.

CDP6818

TABLE 2 — CLOCK OUTPUT FREQUENCIES

Time Base (OSC1) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304 MHz	High	4.194304 MHz
4.194304 MHz	Low	1.048576 MHz
1.048576 MHz	High	1.048576 MHz
1.048576 MHz	Low	262.144 kHz
32.768 kHz	High	32.768 kHz
32.768 kHz	Low	8.192 kHz

SQW — SQUARE WAVE, OUTPUT

The SQW pin can output a signal one of 15 of the 22 internal-divider stages. The frequency and output enable of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using a bit in Register B.

AD0-AD7 — MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6818 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6818 latches the address from AD0 to AD5. Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the CDP6818 outputs 8 bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or \overline{RD} rises in the other case.

AS — MULTIPLEXED ADDRESS STROBE, INPUT

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the CDP6818. The automatic MOTEL circuitry in the CDP6818 also latches the state of the DS pin with the falling edge of AS or ALE.

DS — DATA STROBE OR READ, INPUT

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and $\phi 2$ ($\phi 2$ clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second MOTEL interpretation of DS is that of \overline{RD} , \overline{MEMR} , or $\overline{I/OW}$ emanating from a competitor type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6818, latches the state of the DS pin on the falling edge of AS/ALE. When the 6800 mode of MOTEL is desired DS must be low during AS/ALE, which is

the case with the CDP6805 family of multiplexed bus processors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

 $\overline{R/W}$ — READ/WRITE, INPUT

The MOTEL circuit treats the $\overline{R/W}$ pin in one of two ways. When a 6805 type processor is connected, $\overline{R/W}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on $\overline{R/W}$ while DS is high, whereas a write cycle is a low on $\overline{R/W}$ during DS.

The second interpretation of $\overline{R/W}$ is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/OW}$ from competitor type processors. The MOTEL circuit in this mode gives $\overline{R/W}$ pin the same meaning as the write (\overline{W}) pulse on many generic RAMs.

 \overline{CE} — CHIP ENABLE, INPUT

The chip-enable (\overline{CE}) signal must be asserted (low) for a bus cycle in which the CDP6818 is to be accessed. \overline{CE} is not latched and must be stable during DS and AS (in the 6805 mode of MOTEL) and during \overline{RD} and \overline{WR} (in the competitor mode). Bus cycles which take place without asserting \overline{CE} cause no actions to take place within the CDP6818. When \overline{CE} is high, the multiplexed bus output is in a high-impedance state.

When \overline{CE} is high, all address, data, DS, and $\overline{R/W}$ inputs from the processor are disconnected within the CDP6818. This permits the CDP6818 to be isolated from a powered-down processor. When \overline{CE} is held high, an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on \overline{CE} when the main power is off.

 \overline{IRQ} — INTERRUPT REQUEST, OUTPUT

The \overline{IRQ} pin is an active low output of the CDP6818 that may be used as an interrupt input to a processor. The \overline{IRQ} output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the \overline{IRQ} pin, the processor program normally reads Register C. The RESET pin also clears pending interrupts.

When no interrupt conditions are present, the \overline{IRQ} level is in the high-impedance state. Multiple interrupting devices may thus be connected to an \overline{IRQ} bus with one pullup at the processor.

 \overline{RESET} — RESET, INPUT

The \overline{RESET} pin does not affect the clock, calendar, or RAM functions. On the powerup, the \overline{RESET} pin must be held low for the specified time, t_{ALH} , in order to allow the power supply to stabilize. Figure 13 shows a typical representation of the \overline{RESET} pin circuit.

When \overline{RESET} is low the following occurs:


- Periodic Interrupt Enable (PIE) bit is cleared to zero,
- Alarm Interrupt Enable (AIE) bit is cleared to zero,
- Update ended Interrupt Enable (UIE) bit is cleared to zero,
- Update ended Interrupt Flag (UF) bit is cleared to zero,
- Interrupt Request status Flag (IRQF) bit is cleared to zero,
- Periodic Interrupt Flag (PF) bit is cleared to zero,

- g) Alarm Interrupt Flag (AF) bit is cleared to zero,
- h) \overline{IRQ} pin is in high-impedance state, and
- i) Square Wave output Enable (SQWE) bit is cleared to zero.

PS — POWER SENSE, INPUT

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register D. When the PS pin is low the VRT bit is cleared to zero.

During powerup, the PS pin must be externally held low for the specified time, t_{PL} . As power is applied the VTR bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. When normal operation commences PS should be permitted to go high after a powerup to allow the VRT bit to be set by a read of Register D. Figure 14 shows a typical circuit connection for the power-sense pin.



D1 = D2 = D3 = 1N4148 or Equivalent

Note: If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet V_{IN} requirements.

Fig. 13 — Typical power-up delay circuit for \overline{RESET} .

POWER-DOWN CONSIDERATIONS

In most systems, the CDP6818 must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power consumption, and ensure hardware reliability.

The chip enable (\overline{CE}) pin controls all bus inputs ($\overline{IR}/\overline{W}$, DS, AS, AD0-AD7). \overline{CE} , when negated, disallows any unintended modification of the RTC data by the bus. \overline{CE} also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.


During and after the power source conversion, the V_{IN} maximum specification must never be exceeded. Failure to meet the V_{IN} maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.

ADDRESS MAP

Figure 15 shows the address map of the CDP6818. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except Registers C and D which are read only. Bit 7 of Register A and the high order bit of the seconds byte are also read only. Bit 7, of the second byte, always reads "0". The contents of the four control and status registers are described in the Register section.

TIME, CALENDAR, AND ALARM LOCATIONS

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm byte may be either binary or binary-coded decimal (BCD).



D1 = D2 = 1N4148 or Equivalent

Fig. 14 — Typical power-up delay circuit for POWER SENSE.

CDP6818

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.

Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or

0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hour byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessible by the processor program. Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248 μ s at the 4.194304 MHz and 1.048567 MHz time bases and 1948 μ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.




Fig. 15 — Address map.

TABLE 3 — TIME, CALENDAR, AND ALARM DATA MODES

Address Location	Function	Decimal Range	Range		Example*	
			Binary Data Mode	BCD Data Mode	Binary Data Mode	BCD Data Mode
0	Seconds	0-59	\$00-\$3B	\$00-\$59	15	21
1	Seconds Alarm	0-59	\$00-\$3B	\$00-\$59	15	21
2	Minutes	0-59	\$00-\$3B	\$00-\$59	3A	58
3	Minutes Alarm	0-59	\$00-\$3B	\$00-\$59	3A	58
4	Hours (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
5	Hours Alarm (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours Alarm (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
6	Day of the Week Sunday = 1	1-7	\$01-\$07	\$01-\$07	05	05
7	Day of the Month	1-31	\$01-\$1F	\$01-\$31	0F	15
8	Month	1-12	\$01-\$0C	\$01-\$12	02	02
9	Year	0-99	\$00-\$63	\$00-\$99	4F	79

*Example: 5:58:21 Thursday February 15 1979 (Time is A.M.)

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from C0 to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

STATIC CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the CDP6818. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional CDP6818S may be included in the system. The time/calendar functions may be disabled by holding the DV0-DV2 dividers, in Register A, in the reset state or by setting the SET bit in CR2 Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of Register A, Registers C and D, and the high-order Bit of the seconds byte cannot effectively be used as general purpose RAM.

INTERRUPTS

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to 30.517 μ s. The update-ended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to an interrupt-enable bit permits that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the IRQ pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs a flag bit is set to a "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after the read cycle. One, two, or three flag bits may be found to be set when Register C is read. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the corresponding interrupt-enable bit is also set, the IRQ pin is asserted low. IRQ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IRQF bit in Register C is a "1" whenever the IRQ pin is being driven low.

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register C clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

DIVIDER STAGES

The CDP6818 has 22 binary-divider stages following the time base as shown in Figure 1. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DV0) in Register A.

DIVIDER CONTROL

The divider-control bits have three uses, as shown in Table 4. Three usable operating time bases may be selected (4.194304 MHz, 1.048576 MHz, or 32.768 kHz). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is one second later. The divider-control bits are also used to facilitate testing the CDP6818.

CDP6818

TABLE 4 – DIVIDER CONFIGURATIONS

Time-Base Frequency	Divider Bits Register A			Operation Mode	Divider Reset	Bypass First N-Divider Bits
	DV2	DV1	DV0			
4.194304 MHz	0	0	0	Yes		N = 0
1.048576 MHz	0	0	1	Yes		N = 2
32.768 kHz	0	1	0	Yes		N = 7
Any	1	1	0	No	Yes	
Any	1	1	1	No	Yes	

Note: Other combinations of divider bits are used for test purposes only.

SQUARE-WAVE OUTPUT SELECTION

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal on the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 5. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymmetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

PERIODIC INTERRUPT SELECTION

The periodic interrupt allows the \overline{IRQ} pin to be triggered from once every 500 ms to once every 30.517 μ s. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 5 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits on bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

TABLE 5 – PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

Rate Select Control Register A				4.194304 or 1.048576 MHz Time Base		32.768 kHz Time Base	
				Periodic Interrupt Rate tPI	SQW Output Frequency	Periodic Interrupt Rate tPI	SQW Output Frequency
RS3	RS2	RS1	RS0				
0	0	0	0	None	None	None	None
0	0	0	1	30.517 μ s	32.768 kHz	3.90625 ms	256 Hz
0	0	1	0	61.035 μ s	16.384 kHz	7.8125 ms	128 Hz
0	0	1	1	122.070 μ s	8.192 kHz	122.070 μ s	8.192 kHz
0	1	0	0	244.141 μ s	4.096 kHz	244.141 μ s	4.096 kHz
0	1	0	1	488.281 μ s	2.048 kHz	488.281 μ s	2.048 kHz
0	1	1	0	976.562 μ s	1.024 kHz	976.562 μ s	1.024 kHz
0	1	1	1	1.953125 ms	512 Hz	1.953125 ms	512 Hz
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz
1	1	1	0	250 ms	4 Hz	250 ms	4 Hz
1	1	1	1	500 ms	2 Hz	500 ms	2 Hz

UPDATE CYCLE

The CDP6818 executes an update cycle once-per-second, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes 248 μ s while a 32.768 kHz time base update cycle takes 1984 μ s. During the update cycle, the time, calendar, and alarm bytes are not accessible by the processor program. The CDP6818 protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transferred to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins 244 μ s later. Therefore, if a low is read on the UIP bit, the user has at least 244 μ s before the time/calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the

time needed to read valid time/calendar data to exceed 244 μ s.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit on Register C (see Figure 16). Periodic interrupts that occur at intervals greater than $t_{BUC} + t_{UC}$ allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within $(T_{PI} + 2) + t_{BUC}$ to insure that data is not read during the update cycle. To properly set the internal counters for Daylight Savings Time operation, the user must set the time at least two seconds before the rollover will occur. Likewise, the time must be set at least two seconds before the end of the 29th or 30th day of the month.

REGISTERS

The CDP6818 has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.


REGISTER A (\$0A)

MSB							LSB		Read/Write Register except UIP
b7	b6	b5	b4	b3	b2	b1	b0		
UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0		

UIP — The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1" the update cycle is in progress or will soon begin. When UIP is a "0" the update cycle is not in progress and will not be for at least 244 μ s (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero — it is not in transition. The UIP bit is a read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" inhibits any update cycle and then clears the UIP status bit.

TABLE 6 — UPDATE CYCLE TIMES

UIP Bit	Time Base (OSC1)	Update Cycle Time (t_{UC})	Minimum Time Before Update Cycle (t_{BUC})
1	4.194304 MHz	248 μ s	—
1	1.048576 MHz	248 μ s	—
1	32.768 kHz	1984 μ s	—
0	4.194304 MHz	—	244 μ s
0	1.048576 MHz	—	244 μ s
0	32.768 kHz	—	244 μ s



t_{PI} = Periodic Interrupt Time Interval (500 ms, 250 ms, 125 ms, 62.5 ms, etc. per Table 5)

t_{UC} = Update Cycle Time (248 μ s or 1984 μ s)

t_{BUC} = Delay Time Before Update Cycle (244 μ s)

Fig. 16 — Update-ended and periodic interrupt relationships.

CDP6818

DV2, DV1, DV0 — Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of 4.194304 MHz, 1.048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins one-half second later. These three read/write bits are not affected by **RESET**.

RS3, RS2, RS1, RS0 — The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tape selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the **PIE** bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by **RESET**.

REGISTER B (\$0B)

MSB							LSB		Read/Write Register
b7	b6	b5	b4	b3	b2	b1	b0		
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE		

SET — When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is read/write bit which is not modified by **RESET** or internal functions of the CDP6818.

PIE — The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit in Register C to cause the $\overline{\text{IRQ}}$ pin to be driven low. A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Register A. A zero in PIE blocks $\overline{\text{IRQ}}$ from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal CDP6818 functions, but is cleared to "0" by a **RESET**.

AIE — The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) to assert $\overline{\text{IRQ}}$. An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary 11XXXXXX). When the AIE bit is a "0", the AF bit does not initiate an $\overline{\text{IRQ}}$ signal. The **RESET** pin clears AIE to "0". The internal functions do not affect the AIE bit.

UIE — The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flage (UF) bit to assert $\overline{\text{IRQ}}$. The **RESET** pin going low or the SET bit going high clears the UIE bit.

SQWE — When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the fre-

quency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the **RESET** pin. SQWE is a read/write bit.

DM — The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or **RESET**. A "1" in DM signifies binary data, while a "0" in DM specifies binary-coded-decimal (BCD) data.

24/12 — The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by the software.

DSE — The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or **RESET**.

REGISTER C (\$0C)

MSB						LSB		Read-Only Register
b7	b6	b5	b4	b3	b2	b1	b0	
$\overline{\text{IRQ}}$	PF	AF	UF	0	0	0	0	

$\overline{\text{IRQ}}$ — The interrupt request flag ($\overline{\text{IRQ}}$) is set to a "1" when one or more of the following are true:

PF = PIE = "1"

AF = AIE = "1"

UF = UIE = "1"

i.e., $\overline{\text{IRQ}} = \text{PF} \cdot \text{PIE} + \text{AF} \cdot \text{AIE} + \text{UF} \cdot \text{UIE}$

Any time the $\overline{\text{IRQ}}$ bit is a "1", the $\overline{\text{IRQ}}$ pin is driven low. All flag bits are cleared after Register C is read by the program or when the **RESET** pin is low.

PF — The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an $\overline{\text{IRQ}}$ signal and sets the $\overline{\text{IRQ}}$ bit when PIE is also a "1." The PF bit is cleared by a **RESET** or a software read of Register C.

AF — A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the $\overline{\text{IRQ}}$ pin to go low, and a "1" to appear in the $\overline{\text{IRQ}}$ bit, when the AIE bit also is a "1." A **RESET** or a read of Register C clears AF.

UF — The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the $\overline{\text{IRQ}}$ bit to be a "1", asserting $\overline{\text{IRQ}}$. UF is cleared by a Register C read or a **RESET**.

b3 TO b0 — The unused bits of Status Register 1 are read as "0's". They can not be written.

CDP6818

REGISTER D (\$0D)

MSB							LSB	Read Only Register
b7	b6	b5	b4	b3	b2	b1	b0	
VRT	0	0	0	0	0	0	0	


VRT — The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RESET pin. The VRT bit can only be set by reading Register D.

b6 TO b0 — The remaining bits of Register D are unused. They cannot be written, but are always read as "0's."

TYPICAL INTERFACING

The CDP6818 is best suited for use with microprocessors which generate an address-then-data multiplexed bus. Figures 17 and 18 show typical interfaces to bus-compatible processors. These interfaces assume that the address decoding can be done quickly. However, if standard metal-gate CMOS gates are used the CE setup time may be violated. Figure 19 illustrates an alternative method of chip selection which will accommodate such slower decoding.

The CDP6818 can be interfaced to single-chip microcomputers (MCU) by using eleven port lines as shown in Figure 20. Non-multiplexed bus microprocessors can be interfaced with additional support.



*QMOS decoder

Fig. 17 — CDP6818 interfaced to CDP6805E2 compatible multiplexed bus microprocessors.

CDP6818





Fig. 18 — CDP6818 interfaced to competitor compatible multiplexed bus microprocessors.



This illustrates the use of CMOS gating for address decoding.

Fig. 19 — CDP6818 interface to CDP6805E2 CMOS multiplexed microprocessor with slow address decoding.

CDP6818




Fig. 20 — CDP6818 interfaced with the ports of a typical single-chip microcomputer.

There is one method of using the multiplexed bus CDP6818 with non-multiplexed bus processors. The interface uses available bus control signals to multiplex the address and data bus together.

An example using either the 6800, 6802, 6808, or 6809 microprocessor is shown in Figure 21

Figure 22 illustrates the subroutines which may be used for data transfers in a non-multiplexed system. The subroutines


should be entered with the registers containing the following data:

Accumulator A: The address of the RTC to be accessed.

Accumulator B: Write: The data to be written

Read: The data read from the RTC

The RTC is mapped to two consecutive memory locations RTC and RTC + 1 as shown in Figure 21.



92CS-37724

Fig. 21 — CDP6818 interfaced with Motorola type processors

CDP6818

FIGURE 22 — SUBROUTINE FOR READING AND WRITING THE CDP6818 WITH A NON-MULTIPLEXED BUS

READ	STA	RTC	Generate AS and Latch Data from ACCA
	LDAB	RTC+1	Generate DS and Get Data
	RTS		
WRITE	STA	RTC	Generate AS and Latch Data from ACCA
	STAB	RTC+1	Generate DS and Store Data
	RTS		

IMPORTANT APPLICATION NOTICE

The CDP6818 with a bottom brand code of 6RR requires a synchronization of the \overline{CE} pin with address strobe. The following circuit will satisfy that condition and also shows a typical

application of power down circuitry. If \overline{CE} is grounded at all times (no power down required) the following circuit need not be used.





Fig. 23 — Typical Application Circuit

Advance Information/
Preliminary Data

TERMINAL ASSIGNMENT



CMOS Parallel Interface

- Features:**
- 24 individual programmed I/O pins
 - MOTEL circuit for bus compatibility with many microprocessors
 - Multiplexed bus compatible with: CDP6805E2 and competitive microprocessors
 - Data direction registers for ports A, B, and C
 - Reset input to clear interrupts and initialize internal registers
 - Four port C I/O pins may be used as Control Lines for:
 - Four interrupt inputs
 - Input byte latch
 - Output pulse
 - Handshake activity
 - 15 registers addressed as memory locations
 - Handshake control logic for input and output peripheral operation
 - Interrupt output pin
 - 3 volt to 5.5 volt operating VDD

The RCA-CDP6823 CMOS parallel interface (CPI) provides a universal means of interfacing external signals with the CDP6805E2 CMOS microprocessor and other multiplexed bus microprocessors. The unique MOTEL circuit on-chip allows direct interfacing to most industry CMOS microprocessors, as well as many NMOS MPUs.

The CDP6823 CPI includes three bidirectional 8-bit ports or 24 I/O pins. Each I/O line may be separately established as an input or an output under program control via data direction registers associated with each port. Using the bit change and test instructions of the CDP6805E2, each individual I/O pin can be separately accessed. All port registers are read/write bytes to accommodate read-modify-write instructions.

The CDP6823 is supplied in a 40-lead hermetic dual-in-line side-brazed ceramic package (D suffix) and in a 40-lead dual-in-line plastic package (E suffix).

The RCA-CDP6823 is equivalent to and is a direct replacement for the industry type MC146823.




Fig. 1 - Functional block diagram.

CDP6823

MAXIMUM RATINGS (Voltages reference to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +8	V
All Input Voltages	V _{in}	V _{SS} -0.5 to V _{DD} +0.5	V
Current Drain per Pin Excluding V _{DD} and V _{SS}	I	10	mA
Operating Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance			
Ceramic	θ _{JA}	50	°C/W
Plastic		100	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≥ (V_{in} or V_{out}) ≥ V_{DD}. Leakage currents are reduced and reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

DC ELECTRICAL CHARACTERISTICS (V_{DD}=5 Vdc ± 10%, V_{SS}=0 Vdc, T_A=0°C to 70°C, unless otherwise noted)

Parameter	Symbol	Min	Max	Unit
Output Voltage (I _{Load} ≤ 10 μA)	V _{OL} V _{OH}	-	0.1 -	V V
Output High Voltage (I _{Load} = -1.6 mA) AD0-AD7 (I _{Load} = -0.2 mA) PA0-PA7, PC0-PC7 (I _{Load} = -0.36 mA) PB0-PB7	V _{OH} V _{OH} V _{OH}	4.1 4.1 4.1	V _{DD} V _{DD} V _{DD}	V
Output Low Voltage (I _{Load} = 1.6 mA) AD0-AD7, PB0-PB7 (I _{Load} = 0.8 mA) PA0-PA7, PC0-PC7 (I _{Load} = 1 mA) \overline{IRQ}	V _{OL} V _{OL} V _{OL}	V _{SS} V _{SS} V _{SS}	0.4 0.4 0.4	V
Input High Voltage, AD0-AD7, AS, DS, R/ \overline{W} , \overline{CE} , PA0-PA7, PB0-PB7, PC0-PC7 RESET	V _{IH} V _{IH}	V _{DD} -2.0 V _{DD} -0.8	V _{DD} V _{DD}	V
Input Low Voltage (All Inputs)	V _{IL}	V _{SS}	0.8	V
Quiescent Current - No dc Loads (All Ports Programmed as Inputs, All Inputs = V _{DD} - 0.2 V)	I _{DD}	-	160	μA
Total Supply Current (All Ports Programmed as Inputs, CE = V _{IL} , t _{cyc} = 1 μs)	I _{DD}	-	3	mA
Input Current, \overline{CE} , AS, R/ \overline{W} , DS, RESET	I _{in}	-	±1	μA
Hi-Z State Leakage, AD0-AD7, PA0-PA7, PB0-PB7, PC0-PC7	I _{TSL}	-	±10	μA






Fig. 2 - Equivalent test loads.

BUS TIMING ($V_{DD}=5\text{ Vdc} \pm 10\%$, $V_{SS}=0\text{ Vdc}$, $T_A=0^\circ\text{ to }70^\circ\text{C}$, unless otherwise noted)

Ident. Number	Characteristics	Symbol	Min	Max	Unit
1	Cycle Time	t_{cyc}	1000	dc	ns
2	Pulse Width, DS/E Low or $\overline{RD}/\overline{WR}$ High	PWEL	300	—	ns
3	Pulse Width, DS/E High or $\overline{RD}/\overline{WR}$ Low	PWEH	325	—	ns
4	Input Rise and Fall Time	t_r, t_f	—	30	ns
8	$\overline{R}/\overline{W}$ Hold Time	t_{RWH}	10	—	ns
13	$\overline{R}/\overline{W}$ and \overline{CE} Setup Time Before DS/E	t_{RWS}	25	—	ns
15	Chip Enable Hold Time	t_{CH}	0	—	ns
18	Read Data Hold Time	t_{DHR}	10	100	ns
21	Write Data Hold Time	t_{DHW}	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	t_{ASL}	25	—	ns
25	Muxed Address Hold Time	t_{AHL}	20	—	ns
26	Delay Time DS/E to AS/ALE Rise	t_{ASD}	60	—	ns
27	Pulse Width, AS/ALE High	PWASH	170	—	ns
28	Delay Time, AS/ALE to DS/E Rise	t_{ASED}	60	—	ns
30	Peripheral Output Data Delay Time from DS/E or \overline{RD}	t_{DDR}	20	240	ns
31	Peripheral Data Setup Time	t_{DSW}	220	—	ns

NOTE: Designations E, ALE, \overline{RD} , and \overline{WR} refer to signals from alternative microprocessor signals.



NOTE: $V_{HIGH}=V_{DD}-2\text{ V}$, $V_{LOW}=0.8\text{ V}$, for $V_{DD}=5\text{ V} \pm 10\%$

Fig. 3 - Bus timing diagram.

CDP6823





Fig. 4 - Bus READ timing competitor multiplexed bus.



NOTE: $V_{HIGH} = V_{DD} - 2V$, $V_{LOW} = 0.8V$, for $V_{DD} = 5V \pm 10\%$

Fig. 5 - Bus WRITE timing competitor multiplexed bus.

CONTROL TIMING ($V_{DD}=5\text{ Vdc} \pm 10\%$, $V_{SS}=0\text{ Vdc}$, $T_A=0^\circ\text{C}$ to 70°C)

Parameter	Symbol	Min	Max	Unit
Interrupt Response (Input Modes 1 and 3)	t_{IRQR}	TBD	—	μs
Delay, CA1 (CB1) Active Transition to CA2 (CB2) High (Output Mode 0)	t_{C2}	TBD	—	μs
Delay, CA2 Transition from Positive Edge of AS (Output Modes 0 and 1)	t_{A2}	TBD	—	μs
Delay, CB2 Transition from Negative Edge of AS (Output Modes 0 and 1)	t_{B2}	TBD	—	μs
CA2/CB2 Pulse Width (Output Mode 1)	t_{PW}	TBD	TBD	ns
Delay, V_{DD} Rise to RESET High	t_{RLH}	TBD	—	μs
Pulse Width, RESET	t_{RW}	TBD	—	ns

TBD = To be determined.




Fig. 6 - Control timing diagrams.

CDP6823

GENERAL DESCRIPTION

The CDP6823, CMOS parallel interface (CPI), contains 24 individual bidirectional I/O lines configured in three 8-bit ports. The 15 internal registers, which control the mode of operation and contain the status of the port pins, are accessed via an 8-bit multiplexed address/data bus. The lower four address bits (AD0-AD3) of the multiplexed address bus determine which register is to be accessed (see Register Address Map shown below). The four address bits (AD4, AD5, AD6, and AD7) must be separately decoded to position this memory map within each 256-byte address space available via the 8-bit multiplexed address bus. For more detailed information, refer to **REGISTER DESCRIPTION**.

REGISTER ADDRESS MAP

0	Port A Data, Clear CA1 Interrupt	P1DA
1	Port A Data, Clear CA2 Interrupt	P2DA
2	Port A Data	PDA
3	Port B Data	PDB
4	Port C Data	PDC
5	Not Used	—
6	Data Direction Register for Port A	DDRA
7	Data Direction Register for Port B	DDRB
8	Data Direction Register for Port C	DDRC
9	Control Register for Port A	CRA
A	Control Register for Port B	CRB
B	Pin Function Select Register for Port C	FSR
C	Port B Data, Clear CB1 Interrupt	P1DB
D	Port B Data, Clear CB2 Interrupt	P2DB
E	Handshake/Interrupt Status Register	HSR
F	Handshake Over-Run Warning Register	HWR

The CPI is implemented with the MOTEL circuit which allows direct interface with either of the two major multiplexed microprocessor bus types. A detailed description of the MOTEL circuit is provided in the **MOTEL** section.

Three data direction registers (DDRs), one for each port, determine which pins are outputs and which are inputs. A logic zero on a DDR bit configures its associated pin as an input; and a logic one configures the pin as an output. Upon reset, the DDrs are cleared to logic zero to configure all port pins as inputs.

Actual port data may be read or written via the port data registers (PDA, PDB, and PDC). Ports A and B each have two additional data registers (P1DA and P2DA - P1DB and P2DB) which are used to clear the associated handshake/interrupt status register bits (HSA1 and HSA2 - HSB1 and HSB2), respectively. Port A may also be configured as an 8-bit latch when used with CA1. Reset has no effect on the contents of the port data registers. Users are advised to initialize the port data registers before changing any port pin to an output.

Four pins on port C (PC4/CA1, PC5/CA2, PC6/CB1, and PC7/CB2) may additionally be programmed as handshake lines for ports A and B via the port C function select register (FSR). Both ports A and B have one input-only line and one bidirectional handshake line each associated with them. The handshake lines may be programmed to perform a variety of tasks such as interrupt requests, setting flags, latching data, and data transfer requests and/or acknowledgments. The handshake functions are programmed via control registers A and B (CRA and CRB). Additional information may be found in **PIN DESCRIPTIONS**, **REGISTER DESCRIPTION**, or **HANDSHAKE OPERATION**.

MOTEL

The MOTEL circuit is a concept that permits the CDP6823 to be directly interfaced with different types of multiplexed bus microprocessors without any additional external logic. For a more detailed description of the multiplexed bus, see **MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS (AD0-AD7)**. Most multiplexed microprocessors use one of two synchronous buses to interface peripherals. An industry standard bus structure is now available.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. The MOTEL concept is shown logically in Fig. 7.

The microprocessor type is automatically selected by the MOTEL circuit through latching the state of the DS/ \overline{RD} pin with AS/ALE. Since DS is always low during AS and \overline{RD} is always high during ALE, the latch automatically indicates with which type microprocessor bus it is interfaced.




Fig. 7 - Functional diagram of MOTEL circuit.

PIN DESCRIPTION

The following paragraphs contain a brief description of the input and output pins. References (if applicable) are given to other paragraphs that contain more detail about the function being performed.

Multiplexed Bidirectional Address/Data Bus (AD0-AD7)

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion of the bus cycle for data. Address-then-data multiplexing does not slow the access time of the CDP6823 since the bus reversal from address to data is occurring during the internal register access time.

The address must be valid t_{ASL} prior to the fall of AS/ALE at which time the CDP6823 latches the address present on the AD0-AD3 pins. Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the CDP6823 outputs eight bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to high impedance) t_{DHR} hold time after DS falls in this case of MOTEL or \overline{RD} rises in the other case.

Address Strobe (AS)

The address strobe input pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the addresses AD0-AD3 to be latched within the CDP6823. The automatic MOTEL circuit in the CDP6823 also latches the state of the DS pin with the falling edge of AS or ALE.

Data Strobe or Read (DS)

The DS input pin has two interpretations via the MOTEL circuit. When generated by a Motorola microprocessor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), or $\phi 2$ ($\phi 2$ clock). During read cycles, DS or \overline{RD} signifies the time that the CPI is to drive the bidirectional bus. In write cycles, the trailing edge of DS or rising edge of \overline{WR} causes the parallel interface to latch the written data present on the bidirectional bus.

The second MOTEL interpretation of DS is that of \overline{RD} , \overline{MEMR} , or $\overline{I/OR}$ originating from a competitor-type micro processor. In this case, DS identifies the time period when the parallel interface drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6823, latches the state of the DS pin on the falling edge of AS/ALE. When the mode of MOTEL is desired DS must be low during AS/ALE, which is the case with the multiplexed bus microprocessors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

Read/Write (R/ \overline{W})

The MOTEL circuit treats the R/ \overline{W} input pin in one of two ways. The microprocessor is connected, R/ \overline{W} is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/ \overline{W} while DS is high, whereas a write cycle is a low on R/ \overline{W} while DS is high.

The second interpretation of R/ \overline{W} is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/OW}$ from competitor-type micro processors. The MOTEL circuit in this mode gives the R/ \overline{W} pin the same meaning as the write (\overline{W}) pulse on many generic RAMs.

Chip Enable (\overline{CE})

The \overline{CE} input signal must be asserted (low) for the bus cycle in which the CDP6823 is to be accessed. \overline{CE} is not latched and must be stable prior to and during DS (in the 6805 mode of MOTEL) and prior to and during \overline{RD} and \overline{WR} (in the competitor mode of MOTEL). Bus cycles which take place without asserting \overline{CE} cause no actions to take place within the CDP6823. When \overline{CE} is high, the multiplexed bus output is in a high-impedance state.

When \overline{CE} is high, all data, DS, and R/ \overline{W} inputs from the microprocessor are disconnected within the CDP6823. This permits the CDP6823 to be isolated from a powered-down microprocessor.

Reset (\overline{RESET})

The \overline{RESET} input pin is an active-low line that is used to restore all register bits, except the port data register bits, to logical zeros. After reset, all port lines are configured as inputs and no interrupt or handshake lines are enabled.

Interrupt Request (\overline{IRQ})

The \overline{IRQ} output line is an open-drain active-low signal that may be used to interrupt the microprocessor with a service request. The "open-drain" output allows this and other interrupt request lines to be wire ORed with a pullup resistor. The \overline{IRQ} line is low when bit 7 of the status register is high. Bit 7 (IRQF) of the handshake/interrupt status register (HSR) is set if any enabled handshake transition occurs; and its associated control register bit is set to allow interrupts. Refer to **INTERRUPT DESCRIPTION** or **HANDSHAKE OPERATION** for additional information.

Port A, Bidirectional I/O Lines (PA0-PA7)

Each line of port A, PA0-PA7, is individually programmable as either an input or output via its data direction register (DDRA). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one. See Fig. 8 for typical I/O circuitry and Table 1 for I/O operation.

TABLE 1 — PORT DATA REGISTER ACCESSES (ALL PORTS)

R/ \overline{W}	DDR Bit	Results
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

There are three data registers associated with port A: PDA, P1DA, and P2DA. P1DA and P2DA are accessed when certain handshake activity is desired. See **HANDSHAKE OPERATION** for more information.

Data written to the port A data register, PDA, is latched into the port A output latch regardless of the state of the DDRA. Data written to P1DA or P2DA is ignored and has no effect upon the output data latch or the I/O lines. An MPU read of port bits programmed as outputs reflect the last value written to the PDA register. Port A pins programmed as inputs may be latched via the handshake line PC4/CA1 (see

CDP6823




Fig. 8 - Typical port I/O circuitry.

HANDSHAKE OPERATION) and latched input data may be read via any of the three port A data registers. If the port A input latch feature is not enabled, an MPU read of any port A data register reflects the current status of the port A input pins if the corresponding DDRA bits equal zero. Reset has no effect upon the contents of the port A data register; however, all pins will be placed in the input mode (all DDRA bits forced to equal zero) and all handshake lines will be disabled.

Port B Bidirectional I/O Lines (PB0-PB7)

Each line of port B, PB0-PB7, is individually programmable as either an input or an output via its data direction register (DDRB). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one.

There are three data registers associated with port B: PDB, P1DB, and P2DB. PDB is used for simple port B data reads and writes. P1DB and P2DB are accessed when certain handshake activity is desired. See **HANDSHAKE OPERATION** for more information.

Data written to PDB or P1DB data register is latched into the port B output latch regardless of the state of the DDRB. An MPU read of port bits programmed as outputs reflect the last value written to a port B data register. An MPU read of any port B register reflects the current status of the input pins whose DDRB bits equal zero. Reset has no effect upon the contents of the port B data register; however, all pins will be placed in the input mode (all DDRB bits forced to equal zero) and all handshake lines will be disabled.

Port C, Bidirectional I/O Lines (PC0-PC3)

Each line of port C, PC0-PC3, is individually programmable as either an input or an output via its data direction register (DDRC). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one. Port C data register (PDC) is used for simple port C data reads and writes.

Data written into PDC is latched into the port C data latch regardless of the state of the DDRC. An MPU read of port C bits programmed as outputs reflect the last value written to the PDC register. An MPU read of the port C register reflects

the current status of the corresponding input pins whose DDRC bits equal zero. Reset has no effect upon the contents of the port C data register; however, all pins will be placed in the input mode (all DDRC bits forced to equal zero) and all handshake lines will be disabled.

Port C Bidirectional I/O Line or Port A Input Handshake Line (PC4/CA1)

This line may be programmed as either a simple port C I/O line or as a handshake line for port A via the port C function select register (FSR). If programmed as a port C I/O pin, PC4/CA1 performs as described in the PC0-PC3 pin description. If programmed as a port A handshake line, PC4/CA1 performs as described in **HANDSHAKE OPERATION**.

Port C Bidirectional I/O Line or Port A Bidirectional Handshake Line (PC5/CA2)

This line may be programmed as either a simple port C I/O line or as a handshake line for port A via the port C function select register (FSR). If programmed as a port C I/O pin, PC5/CA2 performs as described in the PC0-PC3 pin description. If programmed as a port A handshake line, PC5/CA2 performs as described in **HANDSHAKE OPERATION**.

Port C Bidirectional I/O Line or Port B Input Handshake Line (PC6/CB1)

This line may be programmed as either a simple port C I/O line or as a handshake line for port B via the port C function select register (FSR). If programmed as a port C I/O pin, PC6/CB1 performs as described in the PC0-PC3 pin description. If programmed as a port B handshake line, PC6/CB1 performs as described in **HANDSHAKE OPERATION**.

Port C Bidirectional I/O Line or Port B Bidirectional Handshake Line (PC7/CB2)

This line may be programmed as either a simple port C I/O line or as a handshake line for port B via the port C function select register (FSR). If programmed as a port C I/O line, PC7/CB2 performs as described in the PC0-PC3 pin description. If programmed as a port B handshake line, PC7/CB2 performs as described in **HANDSHAKE OPERATION**.

HANDSHAKE OPERATION

Up to four port C pins can be configured as handshake lines for ports A and B (one input-only and one bidirectional line for each port) via the port C function select register (FSR). The direction of data flow for the two bidirectional handshake lines (CA2 and CB2) is determined by bits 5 and 7, respectively, of the port C data direction register (DDRC). Actual handshake operation is defined by the appropriate port control register (CRA or CRB).

The control registers allow each handshake line to be programmed to operate in one of four modes. CA2 and CB2 each have four input and four output modes. For detailed information, see Tables 2 and 3.

A summary of the handshake modes is given in the input and output sections that follow. All handshake activity is disabled by reset.

Input

Handshake lines programmed as inputs operate in any of

four different modes as defined by the control registers (see Table 2). A bit in the handshake/interrupt status register (HSR) is set to a logic one on an active transition of any handshake line programmed as an input. Modes 0 and 1 define a negative transition as active; modes 2 and 3 define a positive transition as active. If modes 1 or 3 are selected on any input handshake line then the active transition of that line results in the IRQF bit of the HSR being set to a logic one and causes the interrupt line (IRQ) to go low. IRQ is released by clearing the HSR bits that are input handshake lines which have interrupts enabled.

If an active transition occurs while the associated HSR bit is set to a logic one, the corresponding bit in the handshake warning register (HWR) is set to a logic one indicating that service of at least one active transition was missed. An HWR bit is cleared to a logic zero by first accessing the appropriate port data register, to clear the appropriate HSR status bit, followed by a read of the HWR.

TABLE 2 — INPUT HANDSHAKE MODES

Mode	Control Register Bits*	Active Edge	Status Bit In HSR	$\overline{\text{IRQ}}$ Pin
0	00	– Edge	Set high on active edge.	Disabled
1	01	– Edge	Set high on active edge.	Goes low when corresponding status flag in HSR goes high.
2	10	+ Edge	Set high on active edge.	Disabled
3	11	+ Edge	Set high on active edge.	Goes low when corresponding status flag in HSR goes high.

*Cleared to logic zero on reset.

TABLE 3 — OUTPUT HANDSHAKE LINES (CA2 AND CB2 ONLY)

Mode	Control Register CRA(B) Bits 3 and 4*	Handshake Line Set High	Handshake Line Cleared Low	Default Level
0	00	Handshake set high on active transition of CA1 input. Handshake set high on active transition of CB1 input.	Read of P1DA or a read of P2DA while HSA1 is cleared. Write of port B P1DB or write of P2DB while HSB1 is cleared.	High
1	01	High on the first positive (negative) transition of AS while CA2 (CB2) is low.	Low on the first positive (negative) transition on AS following a read (write) of port A(B) data registers P1DA(B) or P2DA(B).	High
2	10	Never	Always	Low
3	11	Always	Never	High

*Cleared to logic zero on reset.

CDP6823

Input Latch

Port A input-only handshake line (PC4/CA1) can be programmed to function as a latch enable for port A input data via CA1 LE (bit 2 of CRA). If CA1 LE is programmed to a logic one, an active transition of PC4/CA1 will latch the current status of the port A input pins into all three port A data registers (PDA, P1DA, and P2DA). When CA1 LE is enabled, port A and PC4/CA1 function as an 8-bit transparent latch; that is, if the HSA1 bit in the HSR is a logic zero then a read of any port A register reflects the current state of the port A input pins and corresponding bits of the output data latch for port A output pins. If HSA1 is a logic one, a read of any port A data register reflects the state of the port A input pins when HSA1 was set and the corresponding bits of the port A output data latch for port A output pins.

Further transitions of PC4/CA1 result only in setting the HWA1 bit in the HWR and do not relatch data into the port A registers. Latched data is released only by clearing HSA1 in the HSR to a logic zero (HSA1 is cleared by reading P1DA).

Output

Each bidirectional handshake line programmed as an output by the DDRC operates in one of four modes as described in Table 3. Modes 2 and 3 force the output handshake line to reflect the state of bit 4 in the appropriate control register.

In modes 0 and 1, PC5/CA2 is forced low during the cycle following a read of P1DA or a read of P2DA while HSA1 is cleared. PC7/CB2 is forced low during the cycle following a write to P1DB or a write to P2DB while HSB1 is cleared. Because of these differences, port A is the preferred input port and port B is the preferred output port.

In mode 0, PC5/CA2 (PC7/CB2) is set high by an active transition of PC4/CA1 (PC6/CB1). In mode 1, PC5/CA2 (PC7/CB2) is set high in the cycle following the cycle in which PC5/CA2 (PC7/CB2) goes low. Mode 1 forces a low-going pulse on PC5/CA2 (PC7/CB2) following a read (write) of P1DA (P1DB) or P2DA (P2DB) that is approximately one cycle time wide.

When entering an output handshake mode for the first time after a reset, the handshake line outputs the default level as listed in Table 3.

INTERRUPT DESCRIPTION

The CDP6823 allows an MPU interrupt request (\overline{IRQ} low) via the input handshake lines. The input handshake line, operating in modes 1 or 3 as defined by the control registers (CRA and CRB), causes \overline{IRQ} to go low when \overline{IRQF} (interrupt flag) in the HSR is set to a logic one. \overline{IRQ} is released when \overline{IRQF} is cleared. See **Handshake/Interrupt Status Register** under **REGISTER DESCRIPTION** for additional information.

REGISTER DESCRIPTION

The CDP6823 has 15 registers (see Fig. 1) which define the mode of operation and status of the port pins. The following paragraphs describe these registers.

Register Names:

Control Register A (CRA)
Control Register B (CRB)

Register Addresses:

\$9 (CRA)
\$A (CRB)

Register Bits:

	7	6	5	4	3	2	1	0
\$9	X	X	X	CA2 Mode	CA1 LE	CA1 Mode		
\$A	X	X	X	CB2 Mode	X	CB1 Mode		

Purpose:

These two registers control the handshake and interrupt activity for those pins defined as handshake lines by the port C function select register (FSR).

Description:

CA2 and CB2 are programmed as inputs or outputs via the associated DDRC bits. Each handshake line is controlled by two mode bits. Bit 2 of CRA enables the Port A latch for an active CA1 transition. Table 2 describes the input handshake modes (CA1, CB1, CA2, CB2) and Table 3 describes the output handshake modes for CA2 and CB2.

Register Names:

Port A Data Registers (PDA, P1DA, P2DA)

Register Addresses:

\$2 (PDA), \$0 (P1DA), \$1 (P2DA)

Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Purpose:

These three registers serve different purposes. PDA is used to read input data and latch data written to the port A output pins. P1DA and P2DA are used to read input data and to affect handshake and status activity for PC4/CA1 and PC5/CA2. If enabled, port A input data may be latched into the three port A data registers on an active PC4/CA1 transition as described in **HANDSHAKE OPERATION**.

Description:

Data written into PDA is latched into the port A output latch (see Fig. 3) regardless of the state of DDRA. Output pins, as defined by DDRA, assume the logic levels of the corresponding bits in the PDA output latch. The PDA output latch allows the user to read the state of the port A output data. If the input latch is not enabled, a read of any port A data register reflects the current state of the port A input pins as defined by DDRA and the contents of the output latch for output pins. Writes into P1DA or P2DA have no effect upon the output pins or the output data latch. Users are recommended to initialize the port A output latch before changing any pin to an output via the DDRA.

MPU accesses of P1DA or P2DA are primarily used to affect handshake and status activity. A summary of the effects on the status and warning bits of port A data register accesses is given in Table 4. For more information, see **HANDSHAKE OPERATION** and **Control Register A (CRA)** under **REGISTER DESCRIPTION**. Reset has no effect upon the contents of any port A data register.

Register Names:

Port B Data Registers (PDB, P1DB, P2DB)

Register Addresses:

\$3 (PDB), \$C (P1DB), \$D (P2DB)

Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Purpose:

These three registers serve different purposes. The Port B data registers are used to read input data and to latch data written to the port B output pins. Writes to PDB and P1DB affect the contents of the output data latch while writes to P2DB do not affect the output data latch. P1DB and P2DB accesses additionally affect handshake and status activity for PC6/CB1 and PC7/CB2.

Description:

Data written into PDB and P1DB port B registers is latched into the port B output latch (see Fig. 3) regardless of the state of DDRB. Output pins, as defined by DDRB, assume the logic levels of the corresponding bits in the port B output latch. Reads of any port B data registers reflect the contents of the output data latch for output pins and the current state of the input pins (as determined by DDRB). Users are recommended to initialize the port B output latch before changing any pin to an output via the DDRB.

MPU accesses of P1DB or P2DB are primarily used to affect handshake and status activity. A summary of the effects on status and warning register bits of port B data register accesses is given in Table 5. For more information, see **HANDSHAKE OPERATION** or **Control Register B (CRB)** under **REGISTER DESCRIPTION**. Reset has no effect upon the contents of any port B data register.

TABLE 4 — SUMMARY OF EFFECTS ON HANDSHAKE STATUS, WARNING BITS, AND OUTPUT LATCH BY PORT A DATA REGISTER ACCESSES

Register Accessed	HSR Bit	HWR Bit	Handshake Reaction	Output Latch	
				Read	Write
PDA	None	None	None	Yes	Yes
P1DA	HSA1 cleared to a logic zero.	HWA1 loaded into buffer latch.	CA2 goes low if output modes 0 or 1 are selected in the CRA.	Yes	No
P2DA	HSA2 cleared to a logic zero.	HWA2 loaded into buffer latch.	CA2 goes low if output modes 0 or 1 are selected in the CRA.	Yes	No

TABLE 5 — SUMMARY OF EFFECTS ON HANDSHAKE STATUS, WARNING BITS, AND OUTPUT LATCH BY PORT B DATA REGISTER ACCESSES

Register Accessed	HSR Bit	HWR Bit	Handshake Reaction	Output Latch	
				Read	Write
PDB	None	None	None	Yes	Yes
P1DB	HSB1 cleared to a logic zero.	HWB1 loaded into buffer latch.	CB2 goes low if output modes 0 or 1 are selected in the CRB.	Yes	Yes
P2DB	HSB2 cleared to a logic zero.	HWA2 loaded into buffer latch.	CB2 goes low if output modes 0 or 1 are selected in CRB.	Yes	No

CDP6823

Register Name:

Port C Data Register (PDC)

Register Address:

\$4

Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Purpose:

The port C data register (PDC) is used to read input data and to latch data written to the output pins.

Description:

Data is written into the port C output latch (see Fig. 3) regardless of the state of DDRC. Any port C pin defined as a handshake line by the port C function select register (FSR) is not affected by PDC. Output pins, as defined by DDRC, assume logic levels of the corresponding bits in the port C output latch. A read of PDC reflects the contents of the output latch for output pins and the current state of the input pins (as reflected in the DDRC). Reset has no effect upon the contents of PDC. Users are recommended to initialize the port C output data latch before changing any pin to an output via the DDRC.

Register Name:

Data Direction Register for Port A (B) (C)

Register Address:

\$6 (\$7) (\$8)

Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Purpose:

Each of the three data direction registers (DDRA, DDRB, and DDRC) define the direction of data flow of the port pins for ports A, B, and C.

Description:

A logic zero in a DDR bit places the corresponding port pin in the input mode. A logic one in a DDR bit places the corresponding pin in the output mode. Any port C pins defined as bidirectional handshake lines also use the port C DDR (DDRC). Input-only handshake lines are not affected by DDRC. Reset clears all DDR bits to logic zero configuring all port pins as inputs. The DDRs have no write-inhibit control over the port data output latches. Data may be written to the port data registers even though the pins are configured as inputs.

Register Name:

Port C Pin Function Select Register (FSR)

Register Address:

\$B

Register Bits:

7	6	5	4	3	2	1	0
CFB2	CFB1	CFA2	CFA1	XX	XX	XX	XX

Purpose:

The port C pin function select register defines whether the multifunction port C pins are to operate as "normal" port C lines or as handshake lines.

Description:

A logic zero in any FSR bit defines the corresponding port C pin as a "normal" I/O pin. A logic one in any valid FSR bit defines the corresponding port C pin as a handshake line. Pins defined as handshake lines function according to the contents of control register A (CRA) or control register B (CRB). The port C data direction register (DDRC) is valid regardless of FSR contents for all pins except PC4/CA1 and PC6/CB1. Transitions on port C pins not defined as handshake pins do not effect the handshake/interrupt status register. Reset clears all FSR bits to a logic zero. Users are recommended to initialize the data direction and control registers before modifying the FSR.

Register Name:

Handshake/Interrupt Status Register (HSR)

Register Address:

\$E

Register Bits:

7	6	5	4	3	2	1	0
IRQF	XX	XX	XX	HSB2	HSA2	HSB1	HSA1

Purpose:

The handshake interrupt status register is a read-only flag register that may be used during a polling routine to determine if any enabled input handshake transition, as defined by the control register (CRA and CRB), has occurred.

Description:

If an enabled input handshake transition occurs then the appropriate HSR bit (HSB2, HSA2, HSB1, or HSA1) is set. The IRQF flag bit (bit 7, IRQF) is set when one or more of the HSR bits 0-3 and their corresponding control register bits are set to a logic one as shown in the following equation:

$$\text{Bit 7} = \text{IRQF} = [\text{HSB2} \cdot \text{CRB2}(3)] + [\text{HSA2} \cdot \text{CRA2}(3)] \\ + [\text{HSB1} \cdot \text{CRB1}(0)] + [\text{HSA1} \cdot \text{CRA1}(0)]$$

The numbers in () indicate which bit in the control register enables the interrupt.

Handshake/interrupt status register bits are cleared by accessing the appropriate port data register. The following table lists the HSR bit and the port data register that must be accessed to clear the bit.

To Clear HSR Bit	Access Register
HSB2	P2DB
HSA2	P2DA
HSB1	P1DB
HSA1	P1DA

Reset clears all handshake/interrupt status register bits to a logic zero.

CDP6823

Register Name:

Handshake Warning Register (HWR)

Register Address:

\$F

Register Bits:

7	6	5	4	3	2	1	0
XX	XX	XX	XX	HWB2	HWA2	HWB1	HWA1

Purpose:

The warning register is a read-only flag register that may be used to determine if a second attempt to set a handshake/interrupt status register bit has been made before the original had been serviced.

Description:

Each bit in the handshake/interrupt status register, except IRQF, has a corresponding bit in the handshake warning register. If an attempt is made to set a bit in the handshake/interrupt status register that is already set, then the corresponding bit in the handshake warning register is also set. An attempt is the occurrence of any enabled input handshake transition as defined by the control registers.

A handshake warning register bit is cleared by first reading the appropriate data register then reading the handshake warning register. Reading the data register (either P1DA, P2DA, P1DB, or P2DB) loads a buffer latch with the proper bit in the handshake warning register (HWA1, HWA2, HWB1, and HWB2, respectively). The next read of the handshake warning register clears the appropriate bit

without affecting the other three handshake warning register bits. The upper four bits, HWR4-HWR7, always read as logic zeros. If a port data register is not read before reading the handshake warning register, then the handshake warning register bits will remain unaffected. Reset clears all HWR bits to a logic zero.

Recommended status register handling sequence:

1. Read status register (User determines which if any enabled handshake transition occurred)
2. Read/write port data indicated by latches appropriate warning status register (Clears associated status bit and register bit in the buffer latch)
3. Read warning register (Latched warning bit is cleared and the remaining bits are unaffected)

TYPICAL INTERFACING

The CDP6823 is best suited for use with microprocessors which generate an address-then-data-multiplexed bus. Fig. 9 shows the CDP6823 in a typical CMOS system that uses the CDP6805E2 CMOS MPU. Other multiplexed microprocessors can be used as easily.

A single-chip microcomputer (MCU) may be interfaced with 11 port lines as shown in Fig. 10. This interface also requires some software overhead to gain up to 13 additional I/O lines and the CDP6823 handshake lines.




Fig. 9 - A typical CMOS microprocessor system.

CDP6823





Fig. 10 - CDP6823 interfaced with the ports of a typical single-chip microprocessor.

CMOS Dual Counter-Timer



Features:

- Compatible with general-purpose and multiplexed address and data bus microprocessor systems
- Will accept separate read and write signals or a common read/write signal with data strobe
- Two 16-bit down-counters and two 8-bit control registers
- 5 modes including a versatile variable-duty cycle mode
- Programmable gate-level select
- Two-complemented output pins for each counter-timer
- Software-controlled interrupt output

The RCA-CDP6848 and CDP6848C^Δ are dual counter-timers consisting of two 16-bit programmable down counters that are independently controlled by separate control registers. The value in the registers determine the mode of operation and control functions. Counters and registers are directly addressable in memory space by many general-industry-type microprocessors.

Each counter-timer can be configured in five modes with the additional flexibility of gate-level control. The control registers in addition to mode formatting, allow software start and stop, interrupt enable, and an optional read control that allows a stable readout from the counters. Each counter-timer has software control of a common interrupt

output with an interrupt status register indicating which counter-timer has timed out.

In addition to the interrupt output, true and complemented outputs are provided for each counter-timer for control of peripheral devices.

The CDP6848 and CDP6848C are functionally identical. They differ in that the CDP6848 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP6848C has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 28-lead dual-in-line ceramic packages (D suffix), and 28-lead dual-in-line plastic packages (E suffix).

^ΔFormerly RCA Dev. Type No. TA11430 and TA11430C, respectively.

Table I - Mode Description

Mode	Function	Application
1 Timeout	Outputs change when clock decrements counter to "0"	Event counter
2 Timeout Strobe	One clockwise output pulse when clock decrements counter to "0"	Trigger pulse
3 Gate-Controlled One Shot	Outputs change when clock decrements counter to "0". Retriggerable	Time-delay generation
4 Rate Generator	Repetitive clockwise output pulse	Time-base generator
5 Variable-Duty Cycle	Repetitive output with programmed duty cycle	Motor control

CDP6848, CDP6848C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})(Voltage referenced to V_{SS} terminal)

CDP6848 -0.5 to +11 V

CDP6848C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mWFor T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mWFor T_A = -55 to +100°C (PACKAGE TYPE D) 500 mWFor T_A = +100 to 125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mWOPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to +125°C

PACKAGE TYPE E -40 to +85°C

STORAGE-TEMPERATURE RANGE (T_{stg})

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, V_{DD} ±5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP6848			CDP6848C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I _{DD}	—	0, 5	5	—	0.01	50	—	0.02	200	μA
	—	0, 10	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current I _{OL}	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0, 10	10	2.6	5.2	—	—	—	—	
Output High Drive (Source) Current I _{OH}	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0, 10	10	-2.6	-5.2	—	—	—	—	
Output Voltage Low-Level V _{OL} ‡	—	0, 5	5	—	0	0.1	—	0	0.1	V
	—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High Level V _{OH} ‡	—	0, 5	5	4.9	5	—	4.9	5	—	V
	—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage V _{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage V _{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Input Leakage Current I _{IN}	Any Input	0, 5	5	—	—	±1	—	—	±1	μA
	—	0, 10	10	—	—	±2	—	—	—	
Operating Current I _{DD1} Δ	—	0, 5	5	—	1.5	3	—	1.5	3	mA
	—	0, 10	10	—	6	12	—	—	—	
Input Capacitance C _{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C _{OUT}	—	—	—	—	10	15	—	10	15	

*Typical values are for T_A = 25°C and nominal V_{DD}. ‡I_{OL} = I_{OH} = 1 μA.ΔOperating current is measured at 200 kHz for V_{DD} = 5 V and 400 kHz for V_{DD} = 10 V, with open outputs.

CDP6848, CDP6848C

OPERATING CONDITIONS at TA = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		LIMITS				UNITS
		CDP6848		CDP6848C		
		Min.	Max.	Min.	Max.	
DC Operating Voltage Range		4	10.5	4	6.5	V
Input Voltage Range		V _{SS}	V _{DD}	V _{SS}	V _{DD}	
Maximum Clock Input Rise or Fall Time	tr, tf	—	5	—	5	μs
Minimum Clock Pulse Width	twL, twH	200	—	200	—	ns
Clock Input Frequency	fCL	DC	Δ	DC	•	MHz

Δ VDD = 9.5, fCL = 2.5 MHz
 • VDD = 4.75 V, fCL = 1 MHz




Fig. 1 - Functional diagram CDP6848 and CDP6848C.

Functional Definitions for CDP6848 and CDP6848C Terminals


TERMINAL	USAGE	TERMINAL	USAGE
VDD-VSS DB0-DB7 DS/WR, RD/RD A0, A1, A2	Power Data to and from device Directional control signals Address that select counters or registers	CS INT RESET	Active high input that enables device Low when counter is "0" When active, TAO, TBO are low, TAO-bar, TBO-bar are high. Interrupt status register is cleared counter A and B are stopped.
TACL, TBCL TAG, TBG TAO, TAO-bar TBO, TBO-bar ADDRESS STROBE	Clocks used to decrement counters Gate inputs that control counters Complemented outputs of Timer A Complemented outputs of Timer B Latches the address on pins A0, A1, and A2	MODE	Determine the operation of the directional control Mode = 0 requires a 8085 interface Mode = 1 requires a CDP6805 interface

CDP6848, CDP6848C

REGISTER TRUTH TABLE

ADDRESS			ACTIVE		REGISTER OPERATION
A2	A1	A0	DS/WR	RD	
1	1	0	X		Write Counter A MSB
1	1	0		X	Read Counter A MSB
0	1	0	X		Write Counter A LSB
0	1	0		X	Read Counter A LSB
1	0	0	X		Control Register A
1	1	1	X		Write Counter B MSB
1	1	1		X	Read Counter B MSB
0	1	1	X		Write Counter B LSB
0	1	1		X	Read Counter B LSB
1	0	1	X		Control Register B
1	0	0		X	Interrupt Status Register
1	0	1		X	
0	0	0			Not Used
0	0	1			Not Used

PROGRAMMING MODEL



CDP6848, CDP6848C

Functional Description — See Fig. 1

The dual counter-timer consists of two programmable 16-bit down counters, separately addressable and controlled by two independent 8-bit control registers. The word in the control register determines the mode and type of operation that the counter-timer performs. Writing to or reading from a counter or register is enabled by selective addressing during a write or read cycle. The data is placed on the data bus by the microprocessor during the write cycle or read from the counter during the read cycle. Data to and from the counters and to the control registers is in binary format.

Each counter-timer consists of three parts. The first is the counter itself, a 16-bit down counter that is decremented on the trailing edge (high to low transition) of the clock input. The second is the jam register that receives the data when the counter is written to. The word in the control register determines when the jam register value is placed into the counter. The third part is the holding register that places the counter value on the data bus when the counter is read.

When the counter has decremented to zero, three events occur. The first involves the common interrupt output pin that, if enabled, becomes active low. The second is the setting of a bit in the interrupt status register. This register can be read to determine which counter-timer has timed out. The third event is the logic change of the complemented output pins.

In addition to the clock input used to decrement the counter, a gate input is available to enable or initiate operation. The counter-timers are independent and can have different mode operations.

Write Operation

The counters and registers are separately addressable and are programmed via the data bus when the chip is selected with the DS/WR pin active. Normal sequencing requires that the counter jam register be loaded first with the required value (most significant and least significant byte in any order), and then the control register be accessed and


loaded with the control word. The trailing edge of the DS/WR pulse will latch the control word into the control register and cause the counter to be jammed with its initial value. The counter will decrement on the trailing edge of succeeding clocks until it reaches zero. The output levels will then change, and if enabled, the interrupt output will become active and the appropriate timer bit will be set in the interrupt status register. The interrupt output and the interrupt status register can be cleared (to their inactive state) by addressing the control register with the DS/WR line active. For example, if counter A times out, control register A must be accessed to reset the interrupt output high and reset the timer A bit in the status register low. Timer B bit in the status register will be unaffected.

Read Operation

Each counter has a holding register that is continuously being updated by the counter and is accessed when the counter is addressed during read cycles. Counter reads are accomplished by halting the holding register and then reading it, or by reading the holding register directly. If the holding register is read directly, data will appear on the bus. However, if the clock decrements the counter between the two read operations (most and least significant byte), an inaccurate value will be read. To preclude this from happening, writing a "1" into bit 6 of the control register and then addressing and reading the counter will result in a stable reading. This operation prevents the holding register from being updated by the counter and does not affect the counter's operation.

To guarantee a valid read after a jam of the counter, the device must be clocked at least one time with the gate enabled in modes 1, 2, 4, and 5.

The interrupt status register is read by addressing either control register with the RD line active. A "1" in bit 7 indicates Timer A has timed out and a "1" in bit 6 indicates Timer B has timed out. Bits 0-5 are zeros.



Bits 0, 1 and 2 — Mode Selects—See Mode Timing Diagrams (Figs. 2, 3, 4, 5 and 6).

	Bit 7	Bit 2	Bit 1	Bit 0
Mode 1 — Timeout	—	0	0	1
Mode 2 — Timeout Strobe	—	0	1	0
Mode 3 — Gate Controlled One Shot	0	0	1	1
Mode 4 — Rate Generator	—	1	0	0
Mode 5 — Variable-Duty Cycle	—	1	0	1
No Mode selected. Counter outputs unaffected.	—	0	0	0

Note: When selecting a mode, the timer outputs TAO and TBO are set low, and TAO and TBO are set high. If bits 0, 1 and 2 are all zero's when the control register is loaded, no

mode is selected, and the counter-timer outputs are unaffected.

CDP6848, CDP6848C

Bit 3 — Gate level select — All modes require an enabling signal on the gate to allow counter operation. This enabling signal is either a level or pulse (edge). Positive gate level or edge enabling is selected by writing a "1" into this bit and negative (low) enabling is selected when bit 3 is "0". The gate level must be true (Gate pin TAG or TBG = Bit 3 Control Register) when JAM Register is loaded.

Bit 4 — Interrupt enable — Setting this bit to "1" enables the $\overline{\text{INT}}$ output, and setting it to "0" disables it. When reset, the $\overline{\text{INT}}$ output is at a high level. If the interrupt enable bit in the control register is enabled and the counter decrements to zero, the $\overline{\text{INT}}$ output will go low and will not return high until the counter-timer is reset or the selected control register is written to. Example: If timer B times out, control register B must be accessed to reset the $\overline{\text{INT}}$ output high. If the interrupt enable bit is set to "0", the counter's timeout will have no effect on the $\overline{\text{INT}}$ output.

In mode 5, the variable-duty cycle mode, the $\overline{\text{INT}}$ pin will become active low when the MSB in the counter has decremented to zero.

Bit 5 — Start/stop control — This bit controls the clock input to the counter and must be set to "1" to enable it. Writing a "0" into this location will halt operation of the counter. Operation will not resume until the bit is set to "1".

Bit 6 — Holding register control — Since the counter may be decrementing during a read cycle, writing a "1" into this location will hold a stable value in the hold register for subsequent read operations. Rewriting a "1" into bit 6 will cause an update in the holding register on the next trailing clock edge. If this location contains a "0", the holding register will be updated continuously by the value in the counter.

Bit 7 — Jam enable — When this bit is set to "1" during a write to the control register, the value in the jam register will be placed into the counter. The counter outputs TAO and TBO will be set high and $\overline{\text{TAO}}$ and $\overline{\text{TBO}}$ will be set low on the next trailing clock edge. If bit 0, 1, or 2 is equal to 1 (i.e. valid mode) then counting begins with the next clock edge. Setting this bit to "0" will leave the counter value unaffected. This location should be set to "0" any time a write to the control register must be performed without changing the preset counter value.

In mode 3, the hardware start is enabled by writing a "0" into bit 7. If a "1" is written to bit 7, the timeout will start immediately and mode 3 will resemble mode 1.

Changing Counter Values

Each counter must be stopped to reliably/load it from the Jam Register. A counter can be stopped by:

- An external reset,
- Timeout in Modes 1, 2, and 3 (Modes 4 and 5 properly reload and continue running at timeout),
- A write to the control register with Bit 7 = 0 (no JAM), Bit 5 = 1 (Start), and (Bit 2 + Bit 1 + Bit 0) = 1 (valid Mode select).

Once stopped, the counter can be jammed with a write to the control register with Bit 7 = 1 (Jam), Bit 5 = 1 (Start), and Bit 2 + Bit 1 + Bit 0 = 1. The Gate level must be true (match the value written in the control register) in modes 1, 2, 4, and 5.

NOTE: The outputs are cleared. ($\text{TXO} = 0$ and $\overline{\text{TXO}} = 1$) with a write to the control register with (Bit 2 + Bit 1 + Bit 0) = 1.

MODE DESCRIPTIONS

Mode		Control Register	Gate Control								
1	Timeout	<table border="1" style="margin: auto;"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>1</td> </tr> </table> <p style="text-align: center;">BUS 7 BUS 0</p>	X	X	X	X	X	0	0	1	Selectable High or Low Level Enables Operation
X	X	X	X	X	0	0	1				

Mode 1:

After the count is loaded into the jam register and the control register is written to with the jam-enable bit high, TXO goes high and $\overline{\text{TXO}}$ goes low. The input clock decrements the counter. When it reaches zero, TXO goes low and $\overline{\text{TXO}}$ goes high, and if enabled, the interrupt output

is set low. When the control is decremented to 00H, the outputs (TAO and $\overline{\text{TAO}}$) will change logic level, the next clock will set the counter to FFFFH. Additional clocks are ignored.

CDP6848, CDP6848C




Fig. 2 - Timeout (mode 1) timing waveforms.

Mode	Control Register	Gate Control																
2	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td> </tr> <tr> <td colspan="5" style="text-align: center;">BUS 7</td> <td colspan="3" style="text-align: center;">BUS 0</td> </tr> </table>	X	X	X	X	X	0	1	0	BUS 7					BUS 0			Selectable High or Low Level Enables Operation
X	X	X	X	X	0	1	0											
BUS 7					BUS 0													

Mode 2:

Operation of this mode is the same as mode 1, except the outputs will change for one clock period only and then return to the condition of TXO high and TXO low.




Fig. 3 - Timeout strobe (mode 2) timing waveforms.

CDP6848, CDP6848C

Mode		Control Register	Gate Control								
3	Gate Controlled One Shot	<table border="1"> <tr> <td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td> </tr> </table>	0	X	X	X	X	0	1	1	Selectable Positive or Negative Going Edge Initiates Operation
		0	X	X	X	X	0	1	1		
BUS 7 BUS 0											

Mode 3:

After the jam register is loaded with the required value, the gate edge will initiate this mode. TXO will be set high, and TX̄O will be set low. The clock will decrement the counter. When zero is reached, TXO will go low and TX̄O will be high, and the interrupt output will be set low. The counter is

retriggerable: While the counter is decrementing, a gate edge or write to the control register with the jam-enable bit high, will load the counter with the jam register value and restart the one-shot operation. The jam register value cannot be changed for proper retriggering prior to timeout.




Fig. 4 - Gate controlled one-shot (mode 3) timing waveforms.

Note:

In order to avoid unwanted starts when selecting mode 3 or

4, the gate signal must be set to the opposite level that will be programmed.

Mode		Control Register	Gate Control								
4	Rate Generator	<table border="1"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>0</td> </tr> </table>	X	X	X	X	X	1	0	0	Selectable High or Low Level Enables Operation
		X	X	X	X	X	1	0	0		
BUS 7 BUS 0											

Mode 4:

A repetitive clock-wide output pulse will be output, with the

time between pulses equal to the counter's value, (trailing edge to leading edge).




Fig. 5 - Rate generators (mode 4) timing waveforms.

CDP6848, CDP6848C

Mode		Control Register	Gate Control								
5	Variable Duty Cycle	<table border="1"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>1</td> </tr> </table>	X	X	X	X	X	1	0	1	Selectable High or Low Level Enables Operation
		X	X	X	X	X	1	0	1		
BUS 7 BUS 0											

Mode 5:

After the mode is initiated, the outputs will remain at one level until the clock decrements the least significant byte of the counter to N+1. The outputs will then change level and the counter decrements the most significant byte to N+1. The process will then repeat, resulting in a repetitive output

with a duty cycle directly controlled by the value in the counter. The output period will be equal to $LSB+MSB+2$.

The interrupt output will become active after the MSB is loaded into the counter and decrements to zero.






Fig. 6 - Variable-duty cycle (mode 5) timing waveforms.

Setting the Control Register

The following will illustrate a counter write and subsequent reads that places stable, accurate values on the data bus from the counter-timer.

The counter will now decrement with each input clock pulse. Assuming the counter has not decremented to zero and its value is to be read without affecting the counter's operation, a write to the control register is performed. 78H is loaded into the control register.

The counter is addressed and the required values are loaded into the jam register with two write operations. The control register is addressed next and loaded with B9H.



The counter is addressed and read operations are performed.

CDP6848, CDP6848C

Function Pin Definition

DB7-DB0 — 8 bit bidirectional bus used to transfer binary information between the microprocessor and the dual counter-timer.

VDD, VSS — Power and ground for device.

A0, A1, and A2 — Addresses used to select counters or registers.

AS — Address Strobe, the addresses on Pins A0, A1, and A2 are latched by the trailing edge of the signal on the address strobe pin.

Mode — Controls data transfer to and from counter-timer. The level on this pin determines the operation of the RD/RD and DS/WR signals.

RD/RD and DS/WR — A low level on the mode pin places the device in mode = 0. This mode is used when an 8085 type processor is interfaced to the counter-timer. Active low signals enable the pin functions. The device is written to when DS/WR is low. Data is latched on the trailing edge (low to high transition); RD/RD must be high. Read operations occur when RD/RD is low; DS/WR must remain high.

A high level on the mode select pin places the device in mode = 1. This mode selects the CDP6805 processor interface. Write cycles are performed when DS/WR is high and data is latched on the trailing edge of the signal (high to low transition); RD/RD must be low. Read operations occur when DS/WR is high; RD/RD must be high.

Note: All read and write cycles require that a valid address was latched and CS is high.

TACL, TBCL — Clocks used to decrement the counter.

TAG, TBG — Gate inputs used to control counter.

TAO, TAO — Complemented outputs of Timer A.

TBO, TBO — Complemented outputs of Timer B.

INT — Common interrupt output. Active when counter decrements to zero.

RESET — Active low signal that resets counter outputs (TAO, TBO low, TAO, TBO high). The interrupt output is set high and the status register is cleared.

CS — Chip Select, an active high signal that enables the device. It is not latched.

BUS TIMING (VDD = 5 Vdc ± 10%, VSS = 0 Vdc, TA = 0° to 70° C unless otherwise noted), see Figs. 8 and 10.

IDENTIFIER NO.	CHARACTERISTIC		MIN.	MAX.	UNITS
①	Cycle Time	t _{cy}	953	DC	ns
③	Pulse Width DS/WR or RD/RD Low	PWEH	325	—	
④	Clock Rise and Fall Time	t _r , t _f	—	30	
⑧	R/W Hold Time	t _{RWH}	10	—	
⑬	R/W Setup Time Before DS/WR	t _{RWS}	15	—	
⑭	Chip Select to Valid Read Data	t _{ACS}	400	—	
⑮	Chip Select Hold Time	t _{CH}	0	—	
⑱	Read Data Hold Time	t _{DHR}	10	350	
⑳	Write Data Hold Time	t _{DHW}	50	—	
㉔	Muxed Address Valid Time to AS/ALE Fall	t _{ASL}	60	—	
㉕	Muxed Address Hold Time	t _{AHL}	50	—	
㉗	Pulse Width AS/ALE High	PWASH	100	—	
㉘	Delay Time AS/ALE to DS/WR Rise	t _{ASED}	90	—	
⑳	Peripheral Output Data Delay Time From DS/WR or RD	t _{DDR}	20	400	
㉑	Peripheral Data Setup Time	t _{DSW}	100	—	

Note: Designations ALE, RD and WR refer to signals from non-6805 type microprocessors.

CDP6848, CDP6848C





Fig. 7 - Typical CDP6805 system using the CDP6848.



92CM-36001

Fig. 8 - Bus timing waveforms.

CDP6848, CDP6848C




Fig. 9 - Typical 8085 system using the CDP6848.





Fig. 10 - Bus timing waveforms.

TYPICAL OPERATIONAL EXAMPLES

Example 1 Mode 1 (Time-out)

Conditions: A. External Gate Pin = 0
 B. Interrupt Enabled (Bit 4 = 1)

Operation: Value of 0002H is written into Jam Register. Jam Register value is placed into counter. Input clocks then decrement counter to 0.



92CM-36456


- ① Power ON/RESET. Jam Register is written MSB = 00H, LSB = 02H.
- ② Load Control Register with B1H to Jam and Start.
- ③ Clock initializes counter and sets outputs.
- ④ Counter underflows two clocks later. TXO and \overline{INT} (not shown) are set low. TXO (not shown) is set high.

Fig. 11 - Timeout (mode 1) timing waveforms.

Example 2 Mode 1 (Time-out)

Conditions: A. External Gate Pin = 0
 B. Interrupt Enabled (Bit 4 = 1)

Operation: Counter value is changed before it underflows.



92CM-36457

- ① Jam Register is written MSB = 50H, LSB = 00H.
- ② Load Control Register with B1H to Jam and Start.
- ③ Jam Register is written MSB = 00H, LSB = 02H.
- ④ Load Control Register with 31H to Stop.
- ⑤ Load Control Register with B1H to Jam and Start.
- ⑥ Counter underflows, outputs change logic levels, \overline{INT} is set low.

Fig. 12 - Timeout (mode 1) timing waveforms.


CDP6848, CDP6848C

TYPICAL OPERATION EXAMPLES (Cont'd)

Example 3 Mode 2 (Time-out Strobe)

Conditions: A. External Gate Pin = 1
 B. Interrupt Disabled (Bit 4 = 0)

Operation: Before counter underflows, it is stopped and restarted without changing its value.



- ① Jam Register is written MSB = 00H, LSB = 05H.
- ② Load Control Register with AAH.
- ③ Load Control Register with 08H. Start/Stop Bit 5 = 0.
- ④ Load Control Register with 28H.
- ⑤ Counter underflows and returns high on next clock.


92CM-36458

Fig. 13 - Timeout strobe (mode 2) timing waveforms.

Example 4 Mode 2 (Time-out Strobe)

Conditions: A. External Gate Pin = 1
 B. Interrupt Disabled (Bit 4 = 0)

Operation: Counter is stopped and a new Jam Register value is placed in counter before it underflows.



- ① Jam Register is written MSB = 00H, LSB = 08H.
- ② Load Control Register with AAH.
- ③ Load Control Register with 08H. Counter is stopped.
- ④ Jam Register is loaded MSB = 44H, LSB = 02H.
- ⑤ Load Control Register with 2AH to Stop.
- ⑥ Load Control Register with AAH. Counter is Enabled to Jam and Start.

92CM-36459

Fig. 14 - Timeout strobe (mode 2) timing waveforms.


CDP6848, CDP6848C

TYPICAL OPERATION EXAMPLES (Cont'd)

Example 5 Mode 3 (Gate-Controlled One-Shot)

Conditions: A. External Gate Pin = 0
 B. Interrupt Enabled (Bit 4 = 1)

Operation: Counter is retriggered



- ① Jam Register is written MSB = 2A, LSB = 04_H.
- ② Load Control Register 3B_H.
- ③ Positive Gate edge places Jam Register value into counter.
- ④ Next Gate edge places Jam Register value into counter.


Fig. 15 - Gate controlled one-shot (mode 3) timing waveforms.



92CM-36460

CDP6853

Product Preview



CMOS Asynchronous Communications Interface Adapter (ACIA) with MOTEL Bus

Features:

- Compatible with 8-bit microprocessors
- Multiplexed Address/Data Bus (MOTEL Bus)
- Full duplex operation with buffered receiver and transmitter
- Data set/modem control functions
- Internal baud rate generator with 15 programmable baud rates (50 to 19,200)
- Program-selectable internally or externally controlled receiver rate
- Programmable word lengths, number of stop bits, and parity generation and detection
- Programmable interrupt control
- Program reset

The RCA-CDP6853 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

The CDP6853 has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or at 1/16 times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at 1/16 times the external clock rate. The CDP6853 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd, or no parity; 1, 1½, or 2 stop bits.

The CDP6853 is designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit the CPU to easily select the CDP6853 operating modes and data checking parameters and determine operational status.

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the RTS line, receiver interrupt control, and the state of the DTR line.

- Program-selectable serial echo mode
- Two chip selects
- One chip enable
- 28-pin plastic or ceramic (DIP or DIC)
- Full TTL compatibility

The Control Register controls the number of stop bits, word length, receiver clock source and baud rate.

The Status Register indicates the states of the TRQ, DSR, and DCD lines, Transmitter and Receiver Data Registers, and Overrun, Framing and Parity Error conditions.

The Transmitter and Receiver Data Registers are used for temporary data storage by the CDP6853 Transmit and Receiver circuits.

The MOTEL Bus allows interfacing to 6805 and 8085 type multiplexed address data bus.

The CDP6853 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 28-lead, dual-in-line plastic (E suffix) packages.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})
 (Voltage referenced to V_{SS} terminal) -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5$ V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $8\text{ mW}/^\circ\text{C}$ to 300 mW
 For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW
 For $T_A = +100$ to 125°C (PACKAGE TYPE D) Derate Linearly at $8\text{ mW}/^\circ\text{C}$ to 300 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 100 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE D -55 to $+125^\circ\text{C}$
 PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE-TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):
 At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS at $T_A = 0^\circ$ to $+70^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	3	6	V
Input Voltage Range	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = 0^\circ$ to $+70^\circ\text{C}$, $V_{CC} \pm 5\%$

CHARACTERISTIC		LIMITS			UNITS
		Min.	Typ.	Max.	
Quiescent Device Current	I_{DD}	—	50	200	μA
Output Low Current (Sinking): $V_{OL} = 0.4\text{ V}$ (D0-D7, TxD, RxC, RTS, DTR, IRQ)	I_{OL}	1.6	—	—	mA
Output High Current (Sourcing): $V_{OH} = 4.6\text{ V}$ (D0-D7, TxD, RxC, RTS, DTR)	I_{OH}	-1	—	—	mA
Output Low Voltage: $I_{LOAD} = 1.6\text{ mA}$ (D0-D7, TxD, RxC, RTS, DTR, IRQ)	V_{OL}	—	—	0.4	V
Output High Voltage: $I_{LOAD} = -100\ \mu\text{A}$ (D0-D7, TxD, RxC, RTS, DTR)	V_{OH}	2.4	—	—	V
Input Low Voltage	V_{IL}	V_{SS}	—	0.8	V
Input High Voltage (Except XTLI and XTLO)	V_{IH}	2	—	V_{DD}	V
(XTLI and XTLO)		3	—	V_{DD}	
Input Leakage Current: $V_{IN} = 0$ to 5 V (R/W, RES, CS0, CS1, CE, DS, AS, CTS, RxD, DCD, DSR)	I_{IN}	—	—	± 1	μA
Input Leakage Current for High Impedance State (Three State)	I_{TSI}	—	—	± 1.2	μA
Output Leakage Current (off state): $V_{OUT} = 5\text{ V}$ (IRQ)	I_{OFF}	—	—	2	μA
Input Capacitance (except XTLI and XTLO)	C_{IN}	—	—	10	pF
Output Capacitance	C_{OUT}	—	—	10	pF

CDP6853

CDP6853 INTERFACE REQUIREMENTS

This section describes the interface requirements for the CDP6853 ACIA. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pin-out configuration for the CDP6853.




Fig. 1 - CDP6853 interface diagram.

MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

RES (Reset) (4)

During system initialization a low on the \overline{RES} input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the \overline{DSR} and \overline{DCD} lines, and the transmitter Empty bit, which will be set.

R/W (Read/Write) (1)

The MOTEL circuit treats the $\overline{R/W}$ pin in one of two ways. When a 6805 type processor is connected, $\overline{R/W}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on $\overline{R/W}$ while DS is high, whereas a write cycle is a low on $\overline{R/W}$ during DS.

The second interpretation of $\overline{R/W}$ is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/OW}$ from competitor type processors. The MOTEL circuit in this mode gives $\overline{R/W}$ pin the same meaning as the write (\overline{W}) pulse on many generic RAMs.

IRQ (Interrupt Request) (26)

The \overline{IRQ} pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common \overline{IRQ} microprocessor input. Normally a high level, \overline{IRQ} goes low when an interrupt occurs.

D2-D7 (Data Bus) (20-25)

The D2-D7 pins are the eight data lines used to transfer data between the processor and the CDP6853. These lines are bi-directional and are normally high-impedance except during Read cycles when the CDP6853 is selected.

CE, CS0, CS1 (Chip Selects) (2,3,13)

The two chip select and the one chip enable inputs are normally connected to the processor address lines either directly or through decoders. The CDP6853 is selected when CS0 is high, CS1 is low, and CE is high.

AD0, AD1 (Multiplexed Bidirectional Address/Data Bits) (18,19)

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6853 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6853 latches the address from AD0 to AD1. Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the CDP6853 outputs 8 bits of data during the latter portion of the DS or RD pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or RD rises in the other case. The following table shows internal register select coding:

TABLE I

AD1	AD0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

Only the Command and Control registers are read/write. The programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset (RES); these differences are shown in Figs. 4, 5, and 6.

ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

XTLI, XTLO (Crystal Pins) (6,7)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

CDP6853 INTERFACE REQUIREMENTS (Cont'd)

RxD (Receive Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

RxC (Receive Clock) (5)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

RTS (Request to Send) (8)

The RTS output pin is used to control the modem from the processor. The state of the RTS pin is determined by the contents of the Command Register.

CTS (Clear to Send) (9)

The CTS input pin is used to control the transmitter operation. The enable state is with CTS low. The transmitter is automatically disabled if CTS is high.

DTR (Data Terminal Ready) (11)

This output pin is used to indicate the status of the CDP6853 to the modem. A low on DTR indicates the CDP6853 is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

DSR (Data Set Ready) (17)

The DSR input pin is used to indicate to the CDP6853 the status of the modem. A low indicates the "ready" state and a high, "not-ready".

DCD (Data Carrier Detect) (16)

The DCD input pin is used to indicate to the CDP6853 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

DS (Data Strobe or Read) (27)

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and $\phi 2$ ($\phi 2$ clock). During read cycles, DS signifies the time that the ACIA is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the ACIA to latch the written data.

The second MOTEL interpretation of DS is that of \overline{RD} , \overline{MEMR} , or $\overline{I/OR}$ emanating from an 8085 type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6853 latches the state of the DS pin on the falling edge of AS/ALE. When the 6800 mode of MOTEL is desired DS must be low during AS/ALE, which is the case with the CDP6805 family of multiplexed bus processors. To insure the 8085 mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

AS (Multiplexed Address Strobe) (15)

A positive-going multiplexed address strobe pulse serves to demultiplex AD0 and AD1. The falling edge of AS or ALE causes the address to be latched within the CDP6853. The automatic MOTEL circuitry in the CDP6853 also latches the state of the DS pin with the falling edge of AS or ALE.

MOTEL

The MOTEL circuit is a new concept that permits the CDP6853 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus microprocessors.

Practically all microprocessors interface with one of two synchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry-standard bus structure is now available. The MOTEL concept is shown logically in Fig. 2.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and R/W are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of R/W. With 8085 Family buses, the inversion of RD and WR create functionally identical internal read and write enable signals.

The CDP6853 automatically selects the processor type by using AS/ALE to latch the state of the DS/RD pin. Since DS is always low and RD is always high during AS and ALE, the latch automatically indicates which processor type is connected.




Fig. 2 - Functional diagram of MOTEL circuit.

CDP6853

CDP6853 INTERNAL ORGANIZATION

This section provides a functional description of the CDP6853. A block diagram of the CDP6853 is presented in Fig. 3.




Fig. 3 - Internal organization.

DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/W line is high and the chip is selected, the Data Bus Buffer passes the data to the system data lines from the CDP6853 internal data bus. When the R/W line is low and the chip is selected, the Data Bus Buffer writes the data from the system data bus to the internal data bus.

INTERRUPT LOGIC

The Interrupt Logic will cause the \overline{IRQ} line to the microprocessor to go low when conditions are met that require the attention of the microprocessor. The conditions which can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect (\overline{DCD}) logic and the Data Set Ready (\overline{DSR}) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal data bus and the direction of the transfer to or from the register.

The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table I, previously.

TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data

Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system $\phi 2$ clock input. The chip will perform data transfers to or from the microcomputer data bus during the $\phi 2$ high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset (\overline{RES}) line goes low. See the individual register description for the state of the registers following a hardware reset.

TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the CDP6853 Transmit and Receive Circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RS0) and Register Select 1 (RS1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

STATUS REGISTER

Fig. 4 indicates the format of the CDP6853 Status Register. A description of each status bit follows.

CDP6551 INTERNAL ORGANIZATION (Cont'd)




Fig. 4 - Status register format.

Receiver Data Register Full (Bit 3)

This bit goes to a "1" when the CDP6853 transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a "0" when the processor reads the Receiver Data Register.

Transmitter Data Register Empty (Bit 4)

This bit goes to a "1" when the CDP6853 transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a "0" when the processor writes new data onto the Transmitter Data Register.

Data Carrier Detect (Bit 5) and Data Set Ready (Bit 6)

These bits reflect the levels of the DCD and DSR inputs to the CDP6853. A "0" indicates a low level (true condition) and a "1" indicates a high (false). Whenever either of these inputs change state, an immediate processor interrupt occurs, unless the CDP6853 is disabled (bit 0 of the Command Register is a "0"). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

Framing Error (Bit 1), Overrun (2), and Parity Error (Bit 0)

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

Interrupt (Bit 7)

This bit goes to a "0" when the Status Register has been read by the processor, and goes to a "1" whenever any kind of interrupt occurs.

CONTROL REGISTER

The Control Register selects the desired baud rate, frequency source, word length, and the number of stop bits.

Selected Baud Rate (Bits 0,1,2,3)

These bits, set by the processor, select the Transmitter baud rate, which can be at 1/16 an external clock rate or one of 15 other rates controlled by the internal baud rate generator as shown in Fig. 5.




Fig. 5 - CDP6853 control register.

Receiver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A "0" causes the Receiver to operate at a baud rate of 1/16 an external clock. A "1" causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Fig. 5.

Word Length (Bits 5,6)

These bits determine the word length to be used (5, 6, 7 or 8 bits). Fig. 5 shows the configuration for each number of bits desired.

Stop Bit Number (Bit 7)

This bit determines the number of stop bits used. A "0" always indicates one stop bit. A "1" indicates 1 1/2 stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.

CDP6853

CDP6551 INTERNAL ORGANIZATION (Cont'd)

COMMAND REGISTER

The Command Register controls specific modes and functions.

Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready (DTR) line. A "0" indicates the microcomputer system is not ready by setting the DTR line high. A "1" indicates the microcomputer system is ready by setting the DTR line low.

Receiver Interrupt Control (Bit 1)

This bit disables the Receiver from generating an interrupt when set to a "1". The Receiver interrupt is enabled when this bit is set to a "0" and Bit 0 is set to a "1".

Transmitter Interrupt Control (Bits 2,3)

These bits control the state of the Ready to Send (RTS) line and the Transmitter interrupt. Fig. 6 shows the various configurations of the RTS line and Transmit Interrupt bit settings.

Receiver Echo Mode (Bit 4)

This bit enables the Receiver Echo Mode. Bits 2 and 3 must also be zero. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by 1/2 bit time. A "1" enables the Receiver Echo Mode. A "0" bit disables the mode.

Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A "0" disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A "1" bit enables generation and checking of parity bits.

Parity Mode Control (Bits 6,7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check). Fig. 6 shows the possible bit configurations for the Parity Mode Control bits.

TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP6853. Fig. 7 shows the transmitter and Receiver layout.





Fig. 7 - Transmitter receiver clock circuits.



* BITS 2 AND 3 MUST BE ZERO FOR RECEIVER ECHO MODE. RTS WILL BE LOW.

Fig. 6 - CDP6853 command register.

CDP6853 OPERATION (Cont'd)

TRANSMITTER AND RECEIVER OPERATION

Continuous Data Transmit (Fig. 8)

In the normal operating mode, the processor interrupt (\overline{IRQ}) is used to signal when the CDP6853 is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor reads

the Status Register of the CDP6853, the interrupt is cleared. The processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "MARK" will be transmitted.




Fig. 8 - Continuous data transmit.

Continuous Data Receive (Fig. 9)

Similar to the above case, the normal mode is to generate a processor interrupt when the CDP6853 has received a full

data word. This occurs at about the 8/16 point through the Stop Bit. The processor must read the Status Register and read the data word before the next interrupt, otherwise the Overrun condition occurs.




Fig. 9 - Continuous data receive.

CDP6853

CDP6853 OPERATION (Cont'd)

Transmit Data Register Not Loaded By Processor (Fig. 10)

If the processor is unable to load the Transmit Data Register in the allocated time, then the Tx D line will go to the

"MARK" condition until the data is loaded. When the processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word.




Fig. 10 - Transmit data register not loaded by processor.

Effect of CTS on Transmitter (Fig. 11)

CTS is the Clear-to-Send Signal generated by the modem. It is normally low (True State) but may go high in the event of some modem problems. When this occurs, the Tx D line immediately goes to the "MARK" condition. Interrupts

continue at the same rate, but the Status Register does not indicate that the Transmit Data Register is empty. Since there is no status bit for CTS, the processor must deduce that CTS has gone to the FALSE (high) state. This is covered later. CTS is a transmit control line only, and has no effect on the CDP6853 Receiver Operation.




Fig. 11 - Effect of CTS on transmitter.

CDP6853 OPERATION (Cont'd)

Effect of Overrun on Receiver (Fig. 12)

See for normal Receiver operation. If the processor does not read the Receiver Data Register in the allocated time, then, when the following interrupt occurs, the new data

word is not transferred to the Receiver Data Register, but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.




Fig. 12 - Effect of overrun on receiver.

Echo Mode Timing (Fig. 13)

In Echo Mode, the TxD line re-transmits the data on the RxD line, delayed by 1/2 of the bit time.




Fig. 13 - Echo mode timing.

CDP6853

CDP6853 OPERATION (Cont'd)

Effect of $\overline{\text{CTS}}$ on Echo Mode Operation (Fig. 14)

See "Effect of $\overline{\text{CTS}}$ on Transmitter" for the effect of $\overline{\text{CTS}}$ on the Transmitter. Receiver operation is unaffected by $\overline{\text{CTS}}$, so, in Echo Mode, the Transmitter is affected in the same

way as "Effect of $\overline{\text{CTS}}$ on Transmitter". In this case, however, the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.




Fig. 14 - Effect of $\overline{\text{CTS}}$ on echo mode.

Overrun in Echo Mode (Fig. 15)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in "Effect of Overrun on Receiver".

For the re-transmitted data, when overrun occurs, the Tx D line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.




Fig. 15 - Overrun in echo mode.

CDP6853 OPERATION (Cont'd)

Framing Error (Fig. 16)

Framing Error is caused by the absence of Stop Bit(s) on received data. The status bit is set when the processor

interrupt occurs. Subsequent data words are tested for Framing Error separately, so the status bit will always reflect the last data word received.




Fig. 16 - Framing error.

Effect of DCD on Receiver (Fig. 17)

DCD is a modem output used to indicate the status of the carrier-frequency-detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (RxD on the CDP6853 some time later. The CDP6853 will cause a processor interrupt whenever DCD changes state and will indicate this

condition via the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the CDP6853 automatically checks the level of the DCD line, and if it has changed, another interrupt occurs.




Fig. 17 - Effect of DCD on receiver.

CDP6853

CDP6853 OPERATION (Cont'd)

Timing with 1½ Stop Bits (Fig. 18)

It is possible to select 1½ Stop Bits, but this occurs only for

5-bit data words with no parity bit. In this case, the processor interrupt for Receiver Data Register Full occurs in halfway through the trailing half-Stop Bit.




Fig. 18 - Timing with 1-1/2 stop bits.

Transmit Continuous "BREAK" (Fig. 19)

This mode is selected via the CDP6853 Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and transmitter-holding registers have been emptied.

At least one full "BREAK" character will be transmitted, even if the processor quickly re-programs the Command Register transmit mode. Later, when the Command Register is programmed back to normal transmit mode, a Stop Bit will occur from one to fifteen clock periods at the next bit time.




Fig. 19 - Transmit continuous "BREAK".

Receive Continuous "BREAK" (Fig. 20)

In the event the modem transmits continuous "BREAK"

characters, the CDP6853 will terminate receiving. Reception will resume only after a Stop Bit is encountered by the CDP6853.




Fig. 20 - Receive continuous "BREAK".

CDP6853 OPERATION (Cont'd)

STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the CDP6853 should be interrogated, as follows:

1. Read Status Register
This operation automatically clears Bit 7 (\overline{IRQ}). Subsequent transitions on \overline{DSR} and \overline{DCD} will cause another interrupt.
2. Check IRQ Bit
If not set, interrupt source is not the CDP6853.
3. Check \overline{DCD} and \overline{DSR}
These must be compared to their previous levels, which must have been saved by the processor. If they are both "0" (modem "on-line") and they are unchanged then the remaining bits must be checked.
4. Check RDRF (Bit 3)
Check for Receiver Data Register Full.
5. Check Parity, Overrun, and Framing Error (Bits 0-2)
Only if Receiver Data Register is Full.
6. Check TDRE (Bit 4)
Check for Transmitter Data Register Empty.
7. If none of the above, then \overline{CTS} must have gone to the FALSE (high) state.

PROGRAMMED RESET OPERATION

A program reset occurs when the processor performs a write operation to the CDP6853 with AD0 high and AD1 low. The program reset operates somewhat different from the hardware reset (\overline{RES} pin) and is described as follows:

1. Internal registers are not completely cleared. The data sheet indicates the effect of a program reset on internal registers.
2. The \overline{DTR} line goes high immediately.
3. Receiver and transmitter interrupts are disabled immediately. If \overline{IRQ} is low when the reset occurs, it stays low until serviced, unless interrupt was caused by \overline{DCD} or \overline{DSR} transition.
4. \overline{DCD} and \overline{DSR} interrupts disabled immediately. If \overline{IRQ} is low and was caused by \overline{DCD} or \overline{DSR} , then it goes high, also \overline{DCD} and \overline{DSR} status bits subsequently will follow the input lines, although no interrupt will occur.
5. Overrun cleared, if set.

MISCELLANEOUS NOTES ON OPERATION

1. If Echo Mode is selected, \overline{RTS} goes low.
2. If Bit 0 of Command Register is "0" (disabled), then:
 - a) All interrupts disabled, including those caused by \overline{DCD} and \overline{DSR} transitions.
 - b) Receiver disabled, but a character currently being received will be completed first.
3. Odd parity occurs when the sum of all the "1" bits in the data word (including the parity bit) is odd.
4. In the receive mode, the received parity bit does not go into the Receiver Data Register, but is used to generate parity error for the Status Register.

5. Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.

6. If the RxD line inadvertently goes low and then high during the first 9 receiver clocks after a Stop Bit; will result in a false Start Bit.

For false Start Bit detection, the CDP6853 does not begin to receive data, instead, only a true Start Bit initiates receiver operation.

7. Precautions to consider with the crystal oscillator circuit:

The XTLO input may be used as an external clock input. The XTLO pin must be floating and may not be used for any other function.

8. \overline{DCD} and \overline{DSR} transitions, although causing immediate processor interrupts, have no effect on transmitter operation. Data will continue to be sent, unless the processor forces transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to float (un-connected). If unused, they must be terminated either to GND or V_{DD} .

GENERATION OF NON-STANDARD BAUD RATES

Divisors

The internal counter/divider circuit selects the appropriate divisor for the crystal frequency by means of bits 0-3 of the CDP6853 Control Register.

The divisors, then, are determined by bits 0-3 in the Control Register and their values are shown in Table II.

Generating Other Baud Rates

By using a different crystal, other baud rates may be generated. These can be determined by:

$$\text{Baud Rate} = \frac{\text{Crystal Frequency}}{\text{Divisor}}$$

Furthermore, it is possible to drive the CDP6853 with an off-chip oscillator to achieve the same thing. In this case, XTLO (pin 6) must be the clock input and XTLO (pin 7) must be a no-connect.

DIAGNOSTIC LOOP-BACK OPERATING MODES

A simplified block diagram for a system incorporating a CDP6853 ACIA is shown in Fig. 21.

Occasionally it may be desirable to include in the system a facility for "loop-back" diagnostic testing, of which there are two kinds:

1. Local Loop-Back

Loop-back from the point of view of the processor. In this case, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.

2. Remote Loop-Back

Loop-back from the point of view of the Data Link and Modem. In this case, the processor, itself, is disconnected and all received data is immediately retransmitted, so the system on the other end of the Data Link may operate independent of the local system.

CDP6853

CDP6853 OPERATION (Cont'd)

Table II - Divisor Selection for the CDP6853

CONTROL REGISTER BITS				DIVISOR SELECTED FOR THE INTERNAL COUNTER	BAUD RATE GENERATED WITH 1.8432 MHz CRYSTAL	BAUD RATE GENERATED WITH A CRYSTAL OF FREQUENCY (F)
3	2	1	0			
0	0	0	0	No Divisor Selected	16 x External Clock at Pin R x C	16 x External Clock at Pin R x C
0	0	0	1	36,864	$\frac{1.8432 \times 10^6}{36,864} = 50$	$\frac{F}{36,864}$
0	0	1	0	24,576	$\frac{1.8432 \times 10^6}{24,576} = 75$	$\frac{F}{24,576}$
0	0	1	1	16,768	$\frac{1.8432 \times 10^6}{16,768} = 109.92$	$\frac{F}{16,768}$
0	1	0	0	13,696	$\frac{1.8432 \times 10^6}{13,696} = 134.58$	$\frac{F}{13,696}$
0	1	0	1	12,288	$\frac{1.8432 \times 10^6}{12,288} = 150$	$\frac{F}{12,288}$
0	1	1	0	6,144	$\frac{1.8432 \times 10^6}{6,144} = 300$	$\frac{F}{6,144}$
0	1	1	1	3,072	$\frac{1.8432 \times 10^6}{3,072} = 600$	$\frac{F}{3,072}$
1	0	0	0	1,536	$\frac{1.8432 \times 10^6}{1,536} = 1200$	$\frac{F}{1,536}$
1	0	0	1	1,024	$\frac{1.8432 \times 10^6}{1,024} = 1800$	$\frac{F}{1,024}$
1	0	1	0	768	$\frac{1.8432 \times 10^6}{768} = 2400$	$\frac{F}{768}$
1	0	1	1	512	$\frac{1.8432 \times 10^6}{512} = 3600$	$\frac{F}{512}$
1	1	0	0	384	$\frac{1.8432 \times 10^6}{384} = 4800$	$\frac{F}{384}$
1	1	0	1	256	$\frac{1.8432 \times 10^6}{256} = 7200$	$\frac{F}{256}$
1	1	1	0	192	$\frac{1.8432 \times 10^6}{192} = 9600$	$\frac{F}{192}$
1	1	1	1	96	$\frac{1.8432 \times 10^6}{96} = 19200$	$\frac{F}{96}$




Fig. 21 - Simplified system diagram.

The CDP6853 does not contain automatic loop-back operating modes, but they may be implemented with the addition of a small amount of external circuitry.


Fig. 22 indicates the necessary logic to be used with the CDP6853.

The LLB line is the positive-true signal to enable local loop-back operation. Essentially, LLB=high does the following:

1. Disables outputs TxD, \overline{DTR} , and \overline{RTS} (to Modem).
2. Disables inputs RxD, \overline{DCD} , \overline{CTS} , \overline{DSR} (from Modem).
3. Connects transmitter outputs to respective receiver inputs:
 - a) TxD to RxD
 - b) \overline{DTR} to \overline{DCD}
 - c) \overline{RTS} to \overline{CTS}

LLB may be tied to a peripheral control pin to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.

CDP6853 OPERATION (Cont'd)



NOTES: 1. HIGH ON LLB SELECTS LOCAL LOOP-BACK MODE.
2. HIGH ON CD74HC157 SELECT INPUT GATES "B" INPUTS TO "Y" OUTPUTS; LOW GATES "A" TO "Y".

Fig. 22 - Loop-back circuit schematic.

Remote loop-back does not require this circuitry, so LLB must be set low. However, the processor must select the following:

1. Control Register bit 4 must be "1", so that the transmitter clock=receiver clock.
2. Command Register bit 4 must be "1" to select Echo Mode.
3. Command Register bits 3 and 2 must be "1" and "0", respectively, to disable \overline{TRQ} interrupt to transmitter.
4. Command Register bit 1 must be "0" to disable \overline{TRQ} interrupt for receiver.

In this way, the system re-transmits received data without any effect on the local system.

\overline{DCD} AND \overline{DSR} AS SWITCH SENSE INPUTS

The CDP6853 (Asynchronous Communication Interface Adapter) has several special-purpose control pins. Among them are the input signals, \overline{DCD} (Data Carrier Detect) and \overline{DSR} (Data Set Ready). The normal functions of these pins are adequately described in the CDP6853 data sheet and are not covered here. However, it is possible to use these pins as switch sense inputs; that is, as input pins used to detect the state of switches or circuit jumpers in the system.

An important requirement of the use of \overline{DCD} and \overline{DSR} as sense inputs is that they must not normally change state during system operation. If they do, and if the CDP6853 is enabled, then immediate processor interrupts will occur and normal operation will be interrupted. If, however, these pins are connected to switches or circuit-board jumper wires which do not change state during operation, then they can be sensed by the processor and may be used to select special operating modes.

The circuit connections are quite simple and are outlined in Fig. 23.




Fig. 23 - Circuit connections for \overline{DCD} and \overline{DSR} .

Note that pull-up resistors are required, since \overline{DCD} and \overline{DSR} are high-impedance inputs on the CDP6853.

In order to sense the state of the inputs, it is necessary to do the following:

1. Disable the CDP6853 by setting bit 0 of the Command Register to a "0".
2. Read the CDP6853 Status Register. Bits 5 and 6 will then indicate the levels on \overline{DCD} and \overline{DSR} , respectively. A "0" is a low level and a "1" is a high.

As long as the CDP6853 is disabled, the Status Register will reflect the levels on the pins and no interrupts will occur, even if the pins change state. However, if the CDP6853 is enabled, then changes of state of the \overline{DCD} and \overline{DSR} levels cause immediate interrupts and the Status Register indicates the levels taken on the interrupt. Subsequent level changes are not indicated by the Status Register until the interrupt is serviced. Thus, it is not convenient to use \overline{DCD} and \overline{DSR} as general switching inputs, but they may easily be used as inputs which do not change regularly.

CDP6853

DYNAMIC ELECTRICAL CHARACTERISTICS-BUS TIMING $V_{DD}=5\text{ V dc} \pm 10\%$, $V_{SS}=0\text{ V dc}$, $T_A=0^\circ$ to 70° C , $C_L=75\text{ pF}$, See Figs. 24, 25, and 26.

IDENT. NUMBER	CHARACTERISTIC	LIMITS		UNITS	
		ALL TYPES			
		Min.	Max.		
1	Cycle Time	t_{cyc}	953	DC	ns
2	Pulse Width, DS/E Low or RD/WR High	PW_{EL}	300	—	ns
3	Pulse Width, DS/E High or RD/WR Low	PW_{EH}	325	—	ns
4	Clock Rise and Fall Time	t_r, t_f	—	30	ns
8	R/W Hold Time	t_{RWH}	10	—	ns
13	R/W Set-up Time Before DS/E	t_{RWS}	15	—	ns
14	Chip Enable Set-up Time Before AS/ALE Fall	t_{CS}	55	—	ns
15	Chip Enable Hold Time	t_{CH}	0	—	ns
18	Read Data Hold Time	t_{DHR}	10	100	ns
21	Write Data Hold Time	t_{DHW}	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	t_{ASL}	50	—	ns
25	Muxed Address Hold Time	t_{AHL}	50	—	ns
26	Delay Time DS/E to AS/ALE Rise	t_{ASD}	50	—	ns
27	Pulse Width, AS/ALE High	PW_{ASH}	100	—	ns
28	Delay Time, AS/ALE to DS/E Rise	t_{ASED}	90	—	ns
30	Peripheral Output Data Delay Time From DS/E or RD	t_{DDR}	20	240	ns
31	Peripheral Data Set-up Time	t_{DSW}	220	—	ns

Note: Designations E, ALE, RD and WR refer to signals from non-6805 type microprocessors.






Fig. 24 - Bus timing waveforms of CDP6853.



92CM-37031

Fig. 25 - Bus-read timing waveforms of 8085 multiplexed bus.



NOTE: $V_{HIGH} = V_{DD} - 2V$, $V_{LOW} = 0.8V$, FOR $V_{DD} = 5V \pm 10\%$

92CM-37030

Fig. 26 - Bus-write timing waveforms of 8085 multiplexed bus.

CDP6853

DYNAMIC ELECTRICAL CHARACTERISTICS—TRANSMIT/RECEIVE, See Figs. 27, 28 and 29.

CHARACTERISTIC		LIMITS		UNITS
		ALL TYPES		
		Min.	Max.	
Transmit/Receive Clock Rate	t_{CCY}	400*	—	ns
Transmit/Receive Clock High Time	t_{CH}	175	—	ns
Transmit/Receive Clock Low Time	t_{CL}	175	—	ns
XTLI to TxD Propagation Delay	t_{DD}	—	500	ns
RTS Propagation Delay	t_{DLY}	—	500	ns
IRQ Propagation Delay (Clear)	t_{IRQ}	—	500	ns

($t_r, t_f = 10$ to 30 ns)

*The baud rate with external clocking is: $Baud\ Rate = \frac{1}{16 \times T_{CCY}}$




Fig. 27 - Transmit-timing waveforms with external clock.




Fig. 28 - Interrupt- and output-timing waveforms.




Fig. 29 - Receive external clock timing waveforms.

CMOS Random-Access Memories (RAMs) Technical Data

5

RCA offers a large selection of fully static CMOS random-access-memories (RAMs) with densities from 8K-bytes down to 32-bytes. These RAMs feature low standby current, 2-volt minimum memory data retention for battery backup, and CDP1800-series compatible parts.

Industry-standard pinout devices are represented by the MWS- and CDM-series prefixes.

The following pages contain Cross-Reference Guides for the CDP- and MWS-series of 256 x 4, 1K x 4, 2K x 8, and 8K x 8 static CMOS RAMs.

RAM Cross Reference Guide

1K RAMS

Note: An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

RCA 256 X 4 STATIC RAM COMPARISON CHART (c)									
Mfr.	Type	Access Time (nS)	Standby Current (μ A)	RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current (μ A)	RCA Nearest Equivalent Type*
AMI	S5101L	650	10	MWS5101AL2	MOTOROLA	MCM5101P65	650	200	MWS5101AL3
	S5101L1	450	10	MWS5101AL2		MCM5101P80	800	500	MWS5101AL3
	S5101L3	650	140	MWS5101AL3		MCM51L01P45	450	10	MWS5101AL2
	S5101L8	800	500	MWS5101AL3		MCM51L01P65	650	10	MWS5101AL2
	S5101-8	800	500	MWS5101AL3		NATIONAL	NMC6551B-2	220	10
HARRIS	HM6551B-2	220	10	CDP1822C	NMC6551B-9		220	10	MWS5101AL2
	HM6551B-9	220	10	MWS5101AL2	NMC6551-2		300	10	CDP1822C
	HM6551-2	300	10	CDP1822C	NMC6551-9		300	10	MWS5101AL2
	HM6551-9	300	10	MWS5101AL2	NMC6551-5		360	100	MWS5101AL2
	HM6551-5	360	100	MWS5101AL2	NEC	μ PD5101L	650	10	MWS5101AL2
HUGHES	HCMP1822	450	500	CDP1822		μ PD5101L-1	450	10	MWS5101AL2
	HCMP1822C	450	500	CDP1822C	PANASONIC	MN5101	800	200	MWS5101AL3
INTERSIL	IM65X51-1	300	10	MWS5101AL2		SHARP	LH5101W	800	100
	IM65X51-M	300	10	CDP1822C	SSS		SCM5101-1A	350	10
IM65X51-11	220	10	MWS5101AL2	SCM5101-1		450	10	MWS5101AL2	
IM65X51-1M	220	10	CDP1822C	SCM5101-3		650	100	MWS5101AL2	
IM65X51-AI	235 (10V)	500	CDP1822	SCM5101-8		800	500	MWS5101AL3	
IM65X51-AM	235 (10V)	500	CDP1822	SCM5101-4		800	200	CDP1822C	
MITSUBISHI	IM65X51-C	350	100	MWS5101AL2	TOSHIBA	TC5501P	450	10	MWS5101AL2
	M5L5101LP-1	450	15	MWS5101AL2		TC5501P-1	650	10	MWS5101AL2

*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 256 X 4 CMOS STATIC RAMS (c)										
RCA Type (a) (All 22 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Select Access Time (nS)	Standby Current (μ A)	Data Retention Current (2V) (μ A)	Operating Supply Current (e) (mA)	TTL Compatible? (See Notes)	Noise Immunity VIL (V)	VIH (V)
MWS5101L2(b)	4.0-6.5V	0° to 70°C	250	250	50	10	8	No (d)	1.5	3.5
MWS5101L3	4.0-6.5V	0° to 70°C	350	350	200	50	8	No (d)	1.5	3.5
MWS510AL2(b)	4.0-6.5V	0° to 70°C	250	250	50	10	8	Yes	0.65	2.2
MWS5101AL3	4.0-6.5V	0° to 70°C	350	350	200	50	8	Yes	0.65	2.2
CDP1822	4.0-10.5V	-40 to 85°C	450 (250@10V)	450 (250@10V)	500	100	8	No (d)	1.5	3.5
CDP1822C	4.0-6.5V	-40° to 85°C	450	450	500	100	8	No (d)	1.5	3.5

- (a) D suffix added for ceramic package, E suffix for plastic package. All RCA RAMS shown are asynchronous types.
 (b) Not available in ceramic.
 (c) Specifications at Vdd = 5V unless otherwise noted.
 (d) Drives 1 TTL load, accepts TTL level input using pull-up resistor.
 (e) Outputs open circuited. Cycle Time = 1 μ s.

RAM Cross Reference Guide

4K RAMS

Note: An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

RCA 1024 X 4 CMOS STATIC RAM COMPARISON CHART (b)									
Mfr.	Type	Access Time (nS)	Standby Current (μA)	RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current (μA)	RCA Nearest Equivalent Type*
AMI	S6514	320	50	MWS5114-2	NATIONAL	NMC6514-9	320	50	MWS5114-2
FUJITSU	MB8414E	250	50	MWS5114-2		NMC6514-5	370	500	MWS5114-1
HARRIS	HM6514B-9	220	50	MWS5114-3	NEC	μPD444/6514	450	50	MWS5114-2
	HM6514-9	320	25	MWS5114-2		μPD444/6514-1	300	50	MWS5114-2
	HM6514-5	370	350	MWS5114-1		μPD444/6514-2	250	50	MWS5114-2
	HM6514C-9	320	100	MWS5114-2		μPD444/6514-3	200	50	MWS5114-3
HITACHI	HM4334P-3	300	100	MWS5114-2	OKI	MSM5114	450	50	MWS5114-2
	HM4334P-4	450	100	MWS5114-2		MSM5114-2	200	50	MWS5114-3
	HM6148P	70	800	MWS5114-3		MSM5114-3	300	50	MWS5114-2
	HM6148P-6	85	800	MWS5114-3		MSM5115-2	200	50	MWS5114-3
	HM6148LP	70	100	MWS5114-3	MSW5115-3	300	50	MWS5114-2	
	HM6148LP-6	85	100	MWS5114-3	SSS	SCM5114-1	200	50	MWS5114-3
INTERSIL	IM6514I	300	50	MWS5114-2		SCM5114-3	300	50	MWS5114-2
	IM6514C	350	500	MWS5114-1		SCM5114-5	300	400	MWS5114-1
						SCM5114-8	450	800	MWS5114-1
MICRO POWER	MP2114C	250	40	MWS5114-2	TOSHIBA	TC5514P	450	20	MWS5114-2
	MP6514	270	40	MWS5114-2		TC5514P-1	650	20	MWS5114-2
						TC5514P-2	800	20	MWS5114-2
						TC5514AP-2	200	20	MWS5114-2
						TC5514AP-3	300	20	MWS5114-2
MITSUBISHI	M58981P-45	450	15	MWS5114-2					

*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 1024 X 4 CMOS STATIC RAMS (b)								
RCA Type (a) (All 18 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Select Access Time (nS)	Standby Current (μA)	Data Retention Current (2V) (μA)	Operating Supply Current (d) (mA)	TTL Compatible? (c)
MWS5114-1	4.5-6.5V	0° to 70° C	300	250	250	125	8	Yes
MWS5114-2	4.5-6.5V	0° to 70° C	250	200	100	50	8	Yes
MWS5114-3	4.5-6.5V	0° to 70° C	200	150	100	50	8	Yes

- (a) D suffix added for ceramic package, E suffix for plastic. All RCA RAMS shown are asynchronous types.
- (b) Specifications at V_{dd} = 5V unless otherwise noted.
- (c) Noise immunity levels: V_{IL} = 0.8V, V_{IH} = 2.4V.
- (d) Outputs open circuited. Cycle Time = 1 μs.

RAM Cross Reference Guide

16K RAMS

Note: An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

RCA 2048 X 8 CMOS STATIC RAM COMPARISON CHART (b)											
Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*
			CMOS (μA)	TTL (mA)					CMOS (μA)	TTL (mA)	
FUJITSU	MB8416	200	10	2	CDM6116A-2	HITACHI	HM6116I/PI-4	200	2000	20	CDM6116A-9
	MB8416-X	200	10	2	CDM6116A-9		HM6116LI-2	120	200	20	CDM6116A-9
	MB8416A-12	120			CDM6116A-3		HM6116LI-3	150	200	20	CDM6116A-9
	MB8416A-15	150			CDM6116A-3		HM6116LI-4	200	200	20	CDM6116A-9
HARRIS	HM65162-5	90	100	8	CDM6116A-3		HM6116LP-2	120	50	12	CDM6116A-3
	HM65162-9	90	100	9	CDM6116A-9		HM6116LP-3	150	50	12	CDM6116A-3
	HM65162S-5	55	100	8	CDM6116A-3		HM6116LP-4	200	50	12	CDM6116A-2
	HM65162S-9	55	100	9	CDM6116A-9		HM6116LP-2	120	100	20	CDM6116A-9
	HM65162B-5	70	50	8	CDM6116A-3		HM6116LP-3	150	100	20	CDM6116A-9
	HM65162B-9	70	50	9	CDM6116A-9		HM6116LP-4	200	100	20	CDM6116A-9
	HM65162C-9	90	1000	9	CDM6116A-9		HM6116LP-10	100	2000	4	CDM6116A-3
							HM6116AP-12	120	2000	4	CDM6116A-3
HITACHI	HM6116P-2	120	2000	15	CDM6116A-3	HM6116AP-15	150	2000	4	CDM6116A-3	
	HM6116P-3	150	2000	15	CDM6116A-3	HM6116AP-20	200	2000	4	CDM6116A-2	
	HM6116P-4	200	2000	15	CDM6116A-2	HM6116ALP-10	100	50	3	CDM6116A-3	
	HM6116I/PI-2	120	2000	20	CDM6116A-9	HM6116ALP-12	120	50	3	CDM6116A-3	
	HM6116I/PI-3	150	2000	20	CDM6116A-9	HM6116ALP-15	150	50	3	CDM6116A-3	
					HM6116ALP-20	200	50	3	CDM6116A-2		

*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 2048 X 8 CMOS STATIC RAMS (b)									
RCA Type (a) (All 24 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Enable Access Time (nS)	Standby Current		Data Retention Current (3V) (μA)	Operating Supply Current (d) (mA)	TTL Compatible? (c)
					CMOS (μA)	TTL (mA)			
CDM6116A-2	4.5-5.5V	0° to 70° C	200	200	30	2	15	35	Yes
CDM6116A-3	4.5-5.5V	0° to 70° C	150	150	50	2	25	35	Yes
CDM6116A-9	4.5-5.5V	-40 to 85° C	250	250	100	2	50	40	Yes

- (a) D suffix added for ceramic package, E suffix for plastic. All RCA RAMS shown are asynchronous types.
 (b) Specifications at V_{DD} = 5V unless otherwise noted.
 (c) Noise immunity levels: V_{IL} = 0.8V, V_{IH} = 2.4V.
 (d) Outputs open circuited. Cycle Time = Min. 1 cycle; V_{IN} = V_{IL}, V_{IH}.

RAM Cross Reference Guide

16K RAMS

Note: An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

RCA 2048 X 8 CMOS STATIC RAM COMPARISON CHART (b)											
Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*
			CMOS (µA)	TTL (mA)					CMOS (µA)	TTL (mA)	
IDT	IDT6116S70	70	2000	15	CDM6116A-3	SMOS	SRM2016C15	150	50	2	CDM6116A-3
	IDT6116S90	90	2000	15/20	CDM6116A-3/A-9		SRM2016C20	200	50	2	CDM6116A-2
	IDT6116S120	120	2000	15/20	CDM6116A-3/A-9		SRM2016C25	250	50	2	CDM6116A-2
	IDT6116S150	150	2000	20	CDM6116A-9	SSS	SCM6116-1	100	2000	12	CDM6116A-3
	IDT6116L90	90	100/200	15/20	CDM6116A-3/A-9		SCM6116-2	120	2000	12	CDM6116A-3
	IDT6116L120	120	100/200	12/15	CDM6116A-3/A-9		SCM6116-3	150	2000	12	CDM6116A-3
	IDT6116L150	150	100/200	12	CDM6116A-3/A-9		SCM6116L-1	100	30	12	CDM6116A-3
NEC	µPD446-3	150	10		CDM6116A-3/A-9	SCM6116L-2	120	50	12	CDM6116A-3	
	µPD446-2	200	10		CDM6116A-3/A-9	SCM6116L-3	150	50	12	CDM6116A-3	
	µPD446-1	250	10		CDM6116A-9	TOSHIBA	TC5517AP	250	30	3	CDM6116A-2
	µPD446	450	10		CDM6116A-9		TC5517AP-2	200	30	3	CDM6116A-2/A-9
OKI	MSM5128-12	120	50	7	CDM6116A-3/A-9	TC5517APL	250	1@60°C	3	CDM6116A-9	
	MSM5128-15	150	50	7	CDM6116A-3/A-9	TC5517APL-2	200	1@60°C	3	CDM6116A-2/A-9	
	MSM5128-20	200	50	7	CDM6116A-3/A-9	TC5517BP-20	200	30	3	CDM6116A-2/A-9	
						TC5517BPL-20	200	1@60°C	3	CDM6116A-2/A-3	

*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 2048 X 8 CMOS STATIC RAMS (b)									
RCA Type (a) (All 24 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Enable Access Time (nS)	Standby Current		Data Retention Current (3V) (µA)	Operating Supply Current (d) (mA)	TTL Compatible? (c)
					CMOS (µA)	TTL (mA)			
CDM6116A-2	4.5-5.5V	0° to 70° C	200	200	30	2	15	35	Yes
CDM6116A-3	4.5-5.5V	0° to 70° C	150	150	50	2	25	35	Yes
CDM6116A-9	4.5-5.5V	-40 to 85° C	250	250	100	2	50	40	Yes

(a) D suffix added for ceramic package, E suffix for plastic. All RCA RAMS shown are asynchronous types.

(b) Specifications at V_{dd} = 5V unless otherwise noted.

(c) Noise immunity levels: V_{IL} = 0.8V, V_{IH} = 2.4V.

(d) Outputs open circuited. Cycle Time = Min. 1 cycle; V_{IN} = V_{IL}, V_{IH}.

RAM Cross Reference Guide

16K RAMS

Note: An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

RCA 2048 X 8 CMOS STATIC RAM COMPARISON CHART (b)											
Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*
			CMOS (μ A)	TTL (mA)					CMOS (μ A)	TTL (mA)	
FUJITSU	MB8417	200	10	2	CDM6117A-3	NEC	μ PD449	450	10		CDM6118A-3
	MB8417-12	120			CDM6117A-3		μ PD449-1	250	10		CDM6118A-3
	MB8417-15	150			CDM6117A-3		μ PD449-2	200	10		CDM6118A-3
	MB8418	200	10	2	CDM6118A-3	μ PD449-3	150	10		CDM6118A-3	
	MB8418A-12	120			CDM6118A-3	SMOS	SRM2017C15	150	50	2	CDM6117A-3
	MB8418A-15	150			CDM6118A-3		SRM2017C20	200	50	2	CDM6117A-3
					SRM2017C25		250	50	2	CDM6117A-3	
HARRIS	HM65172-5	90	100		CDM6117A-3	SRM2018C15	150	50	2	CDM6118A-3	
	HM65172S-5	55	100		CDM6117A-3	SRM2018C20	200	50	2	CDM6118A-3	
	HM65172B-5	70	50		CDM6117A-3	SRM2018C25	250	50	2	CDM6118A-3	
						TOSHIBA	TC5516AP	250	30	3	CDM6117A-3
							TC5516AP-2	200	30	3	CDM6117A-3
					TC5516APL		250	1@60°C	3	CDM6117A-3	
HITACHI	HM6117P-3	150	2000		CDM6118A-3	TC5516APL-2	200	1@60°C	3	CDM6117A-3	
	HM6117LP-3	150	50		CDM6118A-3	TC5518BP-20	200	30	3	CDM6118A-3	
	HM6117P-4	200	2000		CDM6118A-3	TC5518BPL-20	200	1@60°C	3	CDM6118A-3	
	HM6117LP-4	200	50		CDM6118A-3						

*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 2048 X 8 CMOS STATIC RAMS (b)									
RCA Type (a) (All 24 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Enable Access Time (nS)	Standby Current		Data Retention Current (3V) (μ A)	Operating Supply Current (d) (mA)	TTL Compatible? (c)
					CMOS (μ A)	TTL (mA)			
CDM6117A-3	4.5-5.5V	0° to 70°C	150	60	50	2	25	35	Yes
CDM6118A-3	4.5-5.5V	0° to 70°C	150	150	50	2	25	35	Yes

(a) D suffix added for ceramic package, E suffix for plastic. All RCA RAMS shown are asynchronous types.

(b) Specifications at V_{dd} = 5V unless otherwise noted.

(c) Noise immunity levels: V_{IL} = 0.8V, V_{IH} = 2.4V.

(d) Outputs open circuited. Cycle Time = Min. 1cycle; V_{IN} = V_{IL}, V_{IH}.

RAM Cross Reference Guide

64K RAMS

Note: An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.


RCA 8192 X 8 CMOS STATIC RAM COMPARISON CHART (b)											
Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*
			CMOS (µA)	TTL (mA)					CMOS (µA)	TTL (mA)	
FUJITSU	MB8464-10	100	2000		CDM6264-4	TOSHIBA	TC5565P-12	120	1000	3	CDM6264-4
	MB8464-10L	100	200		CDM6264-4		TC5565P-15	150	1000	3	CDM6264-3
	MB8464-15	150	2000		CDM6264-3		TC5565PL-12	120	100	3	CDM6264-4
	MB8464-15L	150	200		CDM6264-3		TC5565PL-15	150	100	3	CDM6264-3
HITACHI	HM6264P-10	100	2000	3	CDM6264-4	TC5564P-10	100	20	2	CDM6264-4	
	HM6264-12	120	2000	3	CDM6264-4	TC5564P-15	150	20	2	CDM6264-3	
	HM6264P-15	150	2000	3	CDM6264-3	TC5564PL-10	100	1@60°C	2	CDM6264-4	
	HM6264LP-10	100	100	3	CDM6264-4	TC5564PL-15	150	1@60°C	2	CDM6264-3	
	HM6264LP-12	120	100	3	CDM6264-4						
	HM6264LP-15	150	100	3	CDM6264-3						

*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 8192 X 8 CMOS STATIC RAMS (b)									
RCA Type (a) (All 28 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Enable Access Time (nS)	Standby Current		Data Retention Current (3V) (µA)	Operating Supply Current (d) (mA)	TTL Compatible? (c)
					CMOS (µA)	TTL (mA)			
CDM6264-3	4.5-6.5V	0° to 70° C	150	150	100	3	50	45	Yes
CDM6264-4	4.5-6.5V	0° to 70° C	120	120	100	3	50	45	Yes

- (a) D suffix added for ceramic package, E suffix for plastic. All RCA RAMS shown are asynchronous types.
- (b) Specifications at V_{dd} = 5V unless otherwise noted.
- (c) Noise immunity levels: V_{IL} = 0.8V, V_{IH} = 2.4V.
- (d) Outputs open circuited. Cycle Time = Min. t_{cycle}; V_{IN} = V_{IL}, V_{IH}.

CDM6116A



CMOS 2048-Word by 8-Bit Static RAM

Features:

- Fully static operation
- Single power supply: 4.5 V to 5.5 V
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Industry standard 24-pin configuration
- Chip-enable gates address buffers for minimum standby current
- Data retention voltage: 2 V min.

	CDM6116A-2	CDM6116A-3	CDM6116A-9
Access Time (max.)	200 ns	150 ns	250 ns
Output Enable Time (max.)	120 ns	60 ns	150 ns
Operating Temperature	0° to +70° C		-40° to +85° C
Operating Current (max.)	35 mA	35 mA	40 mA
Standby Current I _{DDSI} (max.)	30 μA	50 μA	100 μA

The RCA-CDM6116A is a CMOS 2048-word by 8-bit static random-access memory. It is designed for use in memory systems where high-speed, low power and simplicity in use are desirable. This device has common data inputs and data outputs and utilizes a single power supply of 4.5 V to 5.5 V. A chip-enable input and an output-enable input are provided for memory expansion and output buffer control.

The output enable (\overline{OE}) controls the output buffers to eliminate bus contention.

The CDM6116A-2 and CDM6116A-3 have an operating temperature range of 0° to +70° C. The CDM6116A-9 has an operating temperature range of -40° to +85° C.

The chip enable (\overline{CE}) gates the address and output buffers and powers down the chip to the low power standby mode.

The CDM6116A-2 and CDM6116A-3 are supplied in a 24-lead dual-in-line plastic package (E suffix). The CDM6116A-9 is supplied in a 24-lead dual-in-line plastic package (E suffix) and a 24-lead dual-in-line side-brazed ceramic package (D suffix).




Fig. 1 - Functional block diagram.

TRUTH TABLE

\overline{CE}	\overline{OE}	\overline{WE}	A0 TO A10	MODE	I/01 TO I/08	DEVICE CURRENT
H	X	X	X	NOT SELECTED	HIGH Z	STANDBY
L	L	H	STABLE	READ	DATA OUT	ACTIVE
L	H	L	STABLE	WRITE	DATA IN	ACTIVE
L	L	L	STABLE	WRITE	DATA IN	ACTIVE

L = LOW H = HIGH X = H or L

CDM6116A

MAXIMUM RATINGS, Absolute-Maximum Ratings

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):
 (Voltage referenced to V_{SS} terminal) -0.3 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.3 to +7 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_b):
 For T_A = -40° to +60° C (PACKAGE TYPE E) 500 mW
 For T_A = +60° to +85° C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
 For T_A = -40° to +85° C (PACKAGE TYPE D) 500 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A)
 CDM6116A-2, CDM6116A-3 (PACKAGE TYPE E) 0 to +70° C
 CDM6116A-9 (PACKAGE TYPES D, E) -40 to +85° C

STORAGE TEMPERATURE RANGE (T_{stg}) -55 to +125° C

LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265° C

OPERATING CONDITIONS at T_A = 0 to +70° C, (CDM6116A-2, CDM6116A-3); T_A = -40° to +85° C (CDM6116A-9)

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS ALL TYPES		UNITS
	MIN.	MAX.	
DC Operating Voltage Range	4.5	5.5	V
Input Voltage Range	V _{IH}	V _{DD} + 0.3	
	V _{IL}	-0.3	
Input Signal Rise or Fall Time Δ	t _r , t _f	5	μs

Δ Input signal rise and fall times longer than the maximum value can cause loss of stored data in the selected mode.

STATIC ELECTRICAL CHARACTERISTICS at T_A = 0 to +70° C (CDM6116A-2, CDM6116A-3);

T_A = -40° to +85° C (CDM6116A-9), V_{DD} = 5 V ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS									UNITS
		CDM6116A-2			CDM6116A-3			CDM6116A-9			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Standby Device Current I _{DDs}	$\overline{CE} = V_{IH}$	—	0.6	2	—	0.6	2	—	0.3	2	mA
	$\overline{CE} = V_{DD}-0.2 V$	—	1	30	—	1	50	—	1	100	μA
Output Voltage Low Level V _{OL} Max.	I _{OL} = 2.1 mA	—	—	0.4	—	—	0.4	—	—	0.4	V
	I _{OL} = 1 μA	—	0.1	—	—	0.1	—	—	0.1	—	
Output Voltage High Level V _{OH} Min.	I _{OH} = -1 mA	2.4	—	—	2.4	—	—	2.4	—	—	V
	I _{OH} = -1 μA	—	V _{DD} -0.1	—	—	V _{DD} -0.1	—	—	V _{DD} -0.1	—	
Input Leakage Current I _{IN} Max.	V _{DD} = 5.5 V	—	±0.1	±2	—	±0.1	±2	—	±0.1	±2	μA
	V _{IN} = 0 V to V _{DD}	—	±0.5	±2	—	±0.5	±2	—	±0.5	±2	
3-State Output Leakage Current I _{OUT}	\overline{CE} or $\overline{OE} = V_{IH}$	—	±0.5	±2	—	±0.5	±2	—	±0.5	±2	μA
	V _{I0} = 0 V to V _{DD}	—	±0.5	±2	—	±0.5	±2	—	±0.5	±2	
Operating Device Current I _{OPER} #	V _{IN} = V _{IL} , V _{IH}	—	20	35	—	20	35	—	28	40	mA
Input Capacitance C _{IN}	V _{IN} = 0 V, f = 1 MHz, T _A = 25° C	—	4	6	—	4	6	—	4	6	pF
Output Capacitance C _{I0}	V _{I0} = 0 V, f = 1 MHz, T _A = 25° C	—	6	8	—	6	8	—	6	8	

*Typical values are for T_A = 25° C and nominal V_{DD}.

#Outputs open circuited; cycle time = Min. t_{cycle}, duty = 100%.

CDM6116A

SIGNAL DESCRIPTIONS

A0-A10 (Address Inputs): These inputs must be stable prior to a write operation, but may change asynchronously during read operations.

I/01-I/08: 8-bit tristate data bus.

$\overline{\text{CE}}$ (Chip Enable): Powers down chip, disables Read and Write functions, and gates off address inputs.

$\overline{\text{OE}}$ (Output Enable): Enables tristate outputs if $\overline{\text{CE}}$ is low and $\overline{\text{WE}}$ is high.

$\overline{\text{WE}}$ (Write Enable): Enables Write function, if $\overline{\text{CE}}$ is low. $\overline{\text{WE}}$ will dominate if both $\overline{\text{WE}}$ and $\overline{\text{OE}}$ are low (i.e., the bus will be tristated and a Write will occur).

V_{DD} , V_{SS} : Power supply connections.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $+70^\circ\text{C}$ (CDM6116A-2, CDM6116A-3);

$T_A = -40^\circ$ to $+85^\circ\text{C}$ (CDM6116A-9), $V_{DD} = 5\text{V} \pm 10\%$,

Input t_r , $t_f = 10\text{ ns}$; $C_L = 100\text{ pF}$ and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

CHARACTERISTIC		LIMITS						UNITS
		CDM6116A-2		CDM6116A-3		CDM6116A-9		
		MIN. †	MAX.	MIN. †	MAX.	MIN. †	MAX.	
Read Cycle Times See Fig. 2								
Read Cycle Time	t_{RC}	200	—	150	—	250	—	ns
Address Access Time	t_{AA}	—	200	—	150	—	250	
Chip Enable Access Time	t_{ACE}	—	200	—	150	—	250	
Chip Enable to Output Active	t_{CX}	15	—	15	—	15	—	
Output Enable to Output Valid	t_{OEV}	—	120	—	60	—	150	
Output Enable to Output Active	t_{OEX}	15	—	15	—	15	—	
Chip Disable to Output "High Z"	t_{CHZ}	0	60	0	50	0	80	
Output Disable to Output "High Z"	t_{OHZ}	0	60	0	50	0	80	
Output Hold from Address Change	t_{OH}	15	—	15	—	15	—	

†Time required by a limit device to allow for the indicated function.




Fig. 2 - Read-cycle timing waveforms.

CDM6116A

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $+70^\circ\text{C}$ (CDM6116A-2, CDM6116A-3);


$T_A = -40^\circ$ to $+85^\circ\text{C}$ (CDM6116A-9), $V_{DD} = 5\text{ V} \pm 10\%$,

Input $t_r, t_f = 10\text{ ns}$; $C_L = 100\text{ pF}$ and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

CHARACTERISTIC			LIMITS						UNITS
			CDM6116A-2		CDM6116A-3		CDM6116A-9		
			MIN. [†]	MAX.	MIN. [†]	MAX.	MIN. [†]	MAX.	
Write Cycle Times See Fig. 3									
Write Cycle Time	t_{WC}	200	—	150	—	250	—	ns	
Chip Enable to End of WRITE	t_{CW}	160	—	90	—	200	—		
Address Valid to End of WRITE	t_{AW}	160	—	90	—	200	—		
Address Setup Time	t_{AS}	0	—	0	—	0	—		
Write Pulse Width	t_{WP}	160	—	90	—	200	—		
Write Recovery Time	t_{WR}	10	—	0	—	10	—		
Output Disable to Output "High Z"	t_{OHZ}	0	60	0	50	0	80		
Write to Output "High Z"	t_{WHZ}	0	60	0	40	0	80		
Input Data Setup Time	t_{DW}	80	—	50	—	100	—		
Input Data Hold Time	t_{DH}	10	—	5	—	10	—		
Output Active from End of Write	t_{OW}	10	—	10	—	10	—		

[†]Time required by a limit device to allow for the indicated function.

WRITE CYCLE 1



WRITE CYCLE 2 - $\overline{OE} = \text{LOW}$




Fig. 3 - Write-cycle timing waveforms.

92CM-36945

CDM6116A

DATA RETENTION CHARACTERISTICS at $T_A = 0$ to 70°C (CDM6116A-2, CDM6116A-3);
 $T_A = -40$ to $+85^\circ\text{C}$ (CDM6116A-9), Unless otherwise noted, See Fig. 4.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		ALL TYPES		
		MIN.	MAX.	
Minimum Data Retention Voltage V_{DR} CDM6116A-2, CDM6116A-3, CDM6116A-9	$T_A = 0$ to 70°C $\overline{CE} \geq V_{DD} - 0.2\text{ V}$	2	—	V
	CDM6116A-9 $T_A = -40$ to 0°C $\overline{CE} \geq V_{DD} - 0.2\text{ V}$	4.5	—	
Data Retention Quiescent Current I_{DDDR}^*	CDM6116A-2 $V_{DD} = 3\text{ V}, \overline{CE} \geq 2.8\text{ V}$	—	15	μA
	CDM6116A-3 $V_{DD} = 3\text{ V}, \overline{CE} \geq 2.8\text{ V}$	—	25	
	CDM6116A-9 $V_{DD} = 3\text{ V}, \overline{CE} \geq 2.8\text{ V}$	—	50	
Chip Disable to Data Retention Time t_{CDR}	See Fig. 4	0	—	ns
Recovery to Normal Operation Time t_R	See Fig. 4	* t_{RC}	—	

* $I_{DDDR} = 7.5\ \mu\text{A}$ max. at $T_A = 0^\circ$ to $+40^\circ\text{C}$ for CDM6116A-2 and CDM6116A-3.
 * t_{RC} = Read Cycle Time.





Fig. 4 - Low V_{DD} data retention timing waveforms.



CMOS 2048-Word by 8-Bit Static RAM

Features:

- Fully static operation
- Single power supply: 4.5 V to 5.5 V
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Industry standard 24-pin configuration
- Fast access time for system with common read/write
 - $t_{ACC} = 150 \text{ ns}$
 - $t_{ACS} = 60 \text{ ns}$
- Low standby and operating power: $I_{DDS1} = 1 \mu\text{A}$ typical, $I_{OPER} = 35 \text{ mA}$ maximum
- Data retention voltage = 2 V min.
- Operating temperature range (max. rating): 0° to 70°C

The RCA-CDM6117A-3 is a 2048-word by 8-bit static random-access memory. It is designed for use in memory systems where high-speed, low power and simplicity in use are desirable. This type has common data input and data output and utilizes a single power supply of 4.5 V to 5.5 V.

The input address buffers are gated off by chip enable giving minimum standby power with inputs toggling.

The CDM6117A-3 is supplied in a 24-lead, dual-in-line plastic package (E suffix).




Fig. 1 - Functional block diagram.

TRUTH TABLE

$\overline{\text{CS}}$	$\overline{\text{CE}}$	$\overline{\text{WE}}$	A0 TO A10	MODE	DATA I/O	DEVICE CURRENT
H	L	X	\dot{X}	NOT SELECTED	HIGH Z	ACTIVE
L	L	H	STABLE	READ	DATA OUT	ACTIVE
Δ	H	Δ	Δ	NOT SELECTED	HIGH Z	STANDBY
L	L	L	STABLE	WRITE	DATA IN	ACTIVE

L = LOW H = HIGH X = H or L Δ = H, L, or HIGH Z.

CDM6117A-3

MAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE RANGE, (V_{DD}):(All voltage values referenced to V_{SS} terminal) -0.3 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.3 to +7 V

POWER DISSIPATION PER PACKAGE (P_D):For $T_A = 0^\circ$ to $+60^\circ\text{C}$ 500 mWFor $T_A = +60$ to $+70^\circ\text{C}$ Derate Linearly at 12 mW/ $^\circ\text{C}$ to 380 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ 100 mWOPERATING-TEMPERATURE RANGE (T_A) 0 to $+70^\circ\text{C}$ STORAGE TEMPERATURE RANGE (T_{stg}) -55 to $+125^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$ **OPERATING CONDITIONS at $T_A = 0^\circ$ to $+70^\circ\text{C}$** **For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC		LIMITS CDM6117A-3		UNITS
		Min.	Max.	
DC Operating Voltage Range		4.5	5.5	V
Input Voltage Range	V_{IH}	2.2	$V_{DD} + 0.3$	
	V_{IL}	-0.3	0.8	
Input Signal Rise or Fall Time Δ	t_r, t_f	—	5	μs

 Δ Input signal rise and fall times longer than the maximum value can cause loss of stored data in the selected mode.**STATIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$, Except as noted**

CHARACTERISTIC		CONDITIONS	LIMITS CDM6117A-3			UNITS
			Min.	Typ.*	Max.	
Standby Device Current	I_{DDS}	$\overline{CE} = V_{IH}$	—	0.6	2	mA
Current	I_{DDS1}	$\overline{CE} = V_{DD} - 0.2\text{ V}$	—	1	50	μA
Output Voltage Low-Level	V_{OL} Max.	$I_{OL} = 2.1\text{ mA}$	—	—	0.4	V
		$I_{OL} = 1\ \mu\text{A}$	—	0.1	—	
Output Voltage High Level	V_{OH} Min.	$I_{OH} = -1\text{ mA}$	2.4	—	—	V
		$I_{OH} = -1\ \mu\text{A}$	—	$V_{DD} - 0.1$	—	
Input Leakage Current	I_{IN} Max.	$V_{DD} = 5.5\text{ V}$	—	± 0.1	± 2	μA
		$V_{IN} = 0\text{ V to } V_{DD}$	—	± 0.5	± 2	
3-State Output Leakage Current	I_{OUT}	\overline{CS} or $\overline{CE} = V_{IH}$ $V_{I/O} = 0\text{ V to } V_{DD}$	—	± 0.5	± 2	pF
Operating Device Current	$I_{OPER\#}$	$V_{IN} = V_{IL}, V_{IH}$	—	20	35	
Input Capacitance	C_{IN}	$V_{IN} = 0\text{ V}$,	—	4	6	pF
		$f = 1\text{ MHz}, T_A = 25^\circ\text{C}$	—	6	8	
Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{ V}$,	—	6	8	pF
		$f = 1\text{ MHz}, T_A = 25^\circ\text{C}$	—	6	8	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .#Outputs open circuited; cycle time = Min. t_{cycle} , duty = 100%.

CDM6117A-3

Signal Descriptions

A0-A10: Address Inputs. These inputs must be stable prior to a WRITE operation, but may change asynchronously during READ operations.

I/O₁-I/O₈: 8-Bit tri-state data bus.

CE: Chip Enable. When chip enable is not true, READ and WRITE functions are disabled, address and output buffers are gated off, and the chip is powered down to the low-power standby mode.

CS: Chip Select. When Chip Select is not true, READ and WRITE functions are disabled and the output buffers are gated off. Chip Select does not gate off the address inputs nor power down the chip. Access time from CS is therefore faster than CE access.

WE: WRITE Enable. Controls READ and WRITE functions if CE and CS are low. When WE = CE = CS = 0, the bus will be tri-stated and a WRITE will occur. When WE = 1, CE = CS = 0, a READ operation occurs.

VDD, VSS: Power Supply connections.


DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 0 to +70°C, VDD = 5 V ± 10%, Input tr, tr = 10 ns; CL = 100 pF and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

Read Cycle Times See Fig. 2

CHARACTERISTIC		LIMITS CDM6117A-3		UNITS
		Min.†	Max.	
Read Cycle Time	t _{RC}	150	—	ns
Address Access Time	t _{ACC}	—	150	
Chip Select Access Time	t _{ACS}	—	60	
Chip Enable Access Time	t _{ACE}	—	150	
Chip Select to Output Active	t _{CSLZ}	15	—	
Chip Deselect to Output "High Z"	t _{CSHZ}	0	50	
Chip Enable to Output Active	t _{CELZ}	15	—	
Chip Disable to Output "High Z"	t _{CEHZ}	0	50	
Output Hold Time	t _{OH}	15	—	


†Time required by a limit device to allow for the indicated function.

READ CYCLE 1 - CS, CE CONTROL, WE = H



92CM-36259

READ CYCLE 2 - WE CONTROL, CS = CE = L



92CM-36260

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5V

Fig. 2 - Read-cycle timing waveforms.


CDM6117A-3

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 0 to +70°C, VDD = 5 V ± 10%,
 Input tr, tr = 10 ns; CL = 100 pF and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V
 Write Cycle Times See Fig. 3

CHARACTERISTIC		LIMITS CDM6117A-3		UNITS
		Min. †	Max.	
Write Cycle Time	tWC	150	—	ns
Chip Select (CS) to End of WRITE	tCSW	90	—	
Chip Enable (CE) to End of WRITE	tCEW	90	—	
Address Width	tAW	90	—	
Address Setup Time	tAS	0	—	
Write Enable Width	tWW	90	—	
Input Data Setup Time	tDW	50	—	
Address Hold Time	tWR	0	—	
Input Data Hold Time	tDH	5	—	
Output Active From End of Write	tOW	10	—	
Write Enable to Output "High Z"	tWHZ	0	40	

†Time required by a limit device to allow for the indicated function.

WRITE CYCLE 1 - CS, CE CONTROL



WRITE CYCLE 2 - WE CONTROL




Fig. 3 - Write-cycle timing waveforms.

CDM6117A-3

DATA RETENTION CHARACTERISTICS at TA = 0 to 70°C; See Fig. 4.

CHARACTERISTIC	TEST CONDITIONS	LIMITS CDM6117A-3		UNITS
		Min.	Max.	
Minimum Data Retention Voltage	VDR	$\overline{CE} \geq V_{DD} - 0.2\text{ V}$		V
Data Retention Quiescent Current	IDDDRΔ	VDD = 3 V, $\overline{CE} \geq 2.8\text{ V}$		μA
Chip Deselect to Data Retention Time	tCDR	See Fig. 4		ns
Recovery to Normal Operation Time	tR	See Fig. 4		

ΔIDDDR = 12.5 μA max. at TA = 0° to +40°C.

*tRC = Read Cycle Time.





Fig. 4 - Low VDD data retention timing waveforms.

CDM6118A-3



CMOS 2048-Word by 8-Bit Static RAM

Features:

- Fully static operation
- Single power supply: 4.5 V to 5.5 V
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Industry standard 24-pin configuration
- Fast access time for systems with common or separate read/write: $t_{ACC} = 150 \text{ ns}$
- Low standby and operating power: $I_{DDS1} = 1 \mu\text{A}$ typical, $I_{OPER} = 35 \text{ mA}$ maximum
- Data retention voltage = 2 V min.
- Operating temperature range (max. rating): 0° to 70°C

The RCA-CDM6118A-3 is a 2048-word by 8-bit static random-access memory. It is designed for use in memory systems where high-speed, low power and simplicity in use are desirable. This type has common data input and data output and utilizes a single power supply of 4.5 V to 5.5 V.

The input address buffers are gated off by either chip enable input for minimum standby power with inputs toggling.

The CDM6118A-3 is supplied in a 24-lead, dual-in-line plastic package (E suffix).




Fig. 1 - Functional block diagram.

TRUTH TABLE

CE1	CE2	WE	A0 TO A10	MODE	DATA I/O	DEVICE CURRENT
H	X	Δ	Δ	NOT SELECTED	HIGH Z	STANDBY
X	H	Δ	Δ	NOT SELECTED	HIGH Z	STANDBY
L	L	H	STABLE	READ	DATA OUT	ACTIVE
L	L	L	STABLE	WRITE	DATA IN	ACTIVE

L = LOW H = HIGH X = H or L, Δ = L, H or HIGH Z.

CDM6118A-3

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):
 (All voltage values referenced to V_{SS} terminal) -0.3 to +7 V
 INPUT VOLTAGE RANGE, ALL INPUTS -0.3 to +7 V
 POWER DISSIPATION PER PACKAGE (P_D):
 For T_A = 0° to +60° C 500 mW
 For T_A = +60 to +70° C Derate Linearly at 12 mW/°C to 380 mW
 DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For T_A = FULL PACKAGE-TEMPERATURE RANGE 100 mW
 OPERATING-TEMPERATURE RANGE (T_A) 0 to +70° C
 STORAGE TEMPERATURE RANGE (T_{stg}) -55 to +125° C
 LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265° C

OPERATING CONDITIONS at T_A = 0° to +70° C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	CDM6118A-3		
	MIN.	MAX.	
DC Operating Voltage Range	4.5	5.5	V
Input Voltage Range	V _{IH}	V _{DD} + 0.3	
	V _{IL}	0.8	
Input Signal Rise or Fall Time ^Δ	t _r , t _f	5	μs

^ΔInput Signal rise and fall times longer than the maximum value can cause loss of stored data in the selected mode.

STATIC ELECTRICAL CHARACTERISTICS at T_A = 0 to +70° C, V_{DD} = 5 V ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS	
		CDM6118A-3				
		MIN.	TYP.*	MAX.		
Standby Device Current	I _{DDS}	$\overline{CE1}$ or $\overline{CE2} = V_{IH}$	—	0.6	2	mA
	I _{DDS1}	$\overline{CE1}$ or $\overline{CE2} = V_{DD} - 0.2 V^{\blacksquare}$	—	1	50	
Output Voltage Low-Level	V _{OL} Max.	I _{OL} = 2.1 mA	—	—	0.4	V
		I _{OL} = 1 μA	—	0.1	—	
Output Voltage High Level	V _{OH} Min.	I _{OH} = -1 mA	2.4	—	—	V
		I _{OH} = -1 μA	—	V _{DD} - 0.1	—	
Input Leakage Current	I _{IN} Max.	V _{DD} = 5.5 V	—	±0.1	±2	μA
		V _{IN} = 0 V to V _{DD}	—	—	—	
3-State Output Leakage Current	I _{OUT}	$\overline{CE1}$ or $\overline{CE2} = V_{IH}$ V _{I/O} = 0 V to V _{DD}	—	±0.5	±2	μA
Operating Device Current	I _{OPER} [#]	V _{IN} = V _{IL} , V _{IH}	—	20	35	mA
Input Capacitance	C _{IN}	V _{IN} = 0 V, f = 1 MHz, T _A = 25° C	—	4	6	pF
		V _{I/O} = 0 V, f = 1 MHz, T _A = 25° C	—	6	8	

*Typical values are for T_A = 25° C and nominal V_{DD}.

#Outputs open circuited; cycle time = Min. t_{cycle}, duty = 100%.

■If either pin ($\overline{CE1}$ or $\overline{CE2}$) is low, it must be ≤ 0.2 V.

CDM6118A-3

Signal Description

- A0-A10** Address Inputs. These inputs must be stable prior to a Write operation but may change asynchronously during Read operations.
- I/O₀-I/O₆** 8-bit tri-state data bus.
- CE1, CE2** Chip Enable. When either $\overline{CE1}$ or $\overline{CE2}$ is not true, the Read and Write functions are disabled, address and output buffers are gated off, and the chip is powered down to

- the low power standby mode.
- WE** Write Enable. Controls Read and Write functions if $\overline{CE1}$ and $\overline{CE2}$ are low. When $\overline{WE}=\overline{CE1}=\overline{CE2}=0$, the bus will be tri-stated and a Write will occur. When $\overline{WE}=1$, $\overline{CE1}=\overline{CE2}=0$, a Read operation occurs.
- V_{DD}, V_{SS}** Power Supply connections.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 0 to +70°C, V_{DD} = 5 V ± 10%, Input t_r, t_f = 10 ns; C_L = 100 pF and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

Read Cycle Times See Fig. 2

CHARACTERISTIC		LIMITS		UNITS
		CDM6118A-3		
		MIN. †	MAX.	
Read Cycle Time	t _{RC}	150	—	ns
Address Access Time	t _{ACC}	—	150	
Chip Enable ($\overline{CE1}$) Access Time	t _{ACE1}	—	150	
Chip Enable ($\overline{CE2}$) Access Time	t _{ACE2}	—	150	
Chip Enable ($\overline{CE1}$) to Output Active	t _{CLZ1}	15	—	
Chip Disable ($\overline{CE1}$) to Output High Z	t _{CHZ1}	0	50	
Chip Enable ($\overline{CE2}$) to Output Active	t _{CLZ2}	15	—	
Chip Disable ($\overline{CE2}$) to Output High Z	t _{CHZ2}	0	50	
Output Hold Time	t _{OH}	15	—	

†Time required by a limit device to allow for the indicated function.




Fig. 2 - Read-cycle timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$,
 Input $t_r, t_f = 10\text{ ns}$; $C_L = 100\text{ pF}$ and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

Write Cycle Times See Fig. 3

CHARACTERISTIC		LIMITS		UNITS
		CDM6118A-3		
		MIN. [†]	MAX.	
Write Cycle Time	t_{WC}	150	—	ns
Chip Enable ($\overline{\text{CE1}}$) to End of Write	t_{CW1}	90	—	
Chip Enable ($\overline{\text{CE2}}$) to End of Write	t_{CW2}	90	—	
Address Width	t_{AW}	90	—	
Address Setup Time	t_{AS}	0	—	
Write Enable Width	t_{WW}	90	—	
Input Data Setup Time	t_{DW}	50	—	
Address Hold Time	t_{WR}	0	—	
Input Data Hold Time	t_{DH}	5	—	
Output Active From End of Write	t_{OW}	10	—	
Write Enable to Output High Z	t_{WHZ}	0	40	

[†]Time required by a limit device to allow for the indicated function.




Fig. 3 - Write-cycle timing waveforms.

CDM6118A-3

DATA RETENTION CHARACTERISTICS at $T_A = 0$ to 70°C ; See Fig. 4.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		CDM6118A-3			
		MIN.	MAX.		
Minimum Data Retention Voltage	V_{DR}	$\overline{CE1}$ or $\overline{CE2} \geq V_{DD} - 0.2\text{ V}$	2	—	V
Data Retention Quiescent Current	I_{DDDR}^*	$V_{DD} = 3\text{ V}$, $\overline{CE1}$ or $\overline{CE2} \geq 2.8\text{ V}^{\blacksquare}$	—	25	μA
Chip Disable to Data Retention Time	t_{CDR}	See Fig. 4	0	—	ns
Recovery to Normal Operation Time	t_R	See Fig. 4	$^*t_{RC}$	—	

* t_{RC} = Read Cycle Time.

\blacksquare If either pin ($\overline{CE1}$ or $\overline{CE2}$) is low, it must be $\leq 0.2\text{ V}$.

• $I_{DDDR} = 12.5\ \mu\text{A}$ max. at $T_A = 0^\circ$ to $+40^\circ\text{C}$.





Fig. 4 - Low V_{DD} data retention timing waveforms.



CMOS 8192-Word by 8-Bit LSI Static RAM

Features:

- Fully static operation
- Single power supply: 4.5 V to 5.5 V
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Industry standard 28-pin configuration
- Input address buffers gated off with chip disable
- Fast access time: $t_{AA}=150\text{ ns}/120\text{ ns}$ (CDM6264-3/CDM6264-4)
- Low standby and operating power: $I_{DDS1}=2\ \mu\text{A}$ typical, $I_{OPER2}=40\text{ mA}$ maximum
- Data retention voltage: 2 V min.
- Operating temperature range (max. rating): 0° to 70°C

The RCA-CDM6264 is a 8192-word by 8-bit static random-access memory. It is designed for use in memory systems where high-speed, low power and simplicity in use are desirable. This device has common data input and data output and utilizes a single power supply of 4.5 V to 5.5 V.

Either chip enable ($\overline{CE1}$ or $\overline{CE2}$), when not valid, will gate off the address and output buffers and power down the chip to

minimum standby power with inputs toggling. The output enable (\overline{OE}) controls the output buffers to eliminate bus contention.

The CDM6264 is supplied in 28-lead, hermetic, dual-in-line side-braced ceramic (D suffix) and in 28-lead dual-in-line plastic (E suffix) packages.




Fig. 1 - Functional block diagram.

TRUTH TABLE

$\overline{CE1}$	$\overline{CE2}$	\overline{OE}	\overline{WE}	A0 TO A12	MODE	DATA I/O	DEVICE CURRENT
H	X	X	X	X	NOT SELECTED	HIGH Z	STANDBY
X	L	X	X	X	NOT SELECTED	HIGH Z	STANDBY
L	H	L	H	STABLE	READ	DATA OUT	ACTIVE
L	H	X	L	STABLE	WRITE	DATA IN	ACTIVE
L	H	H	H	STABLE	OUTPUT DISABLE	HIGH Z	ACTIVE

L = LOW H = HIGH X = H OR L

CDM6264

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):		
(Voltage referenced to V_{SS} terminal)		-0.3 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS		-0.3 to +7 V
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = 0^\circ$ to $+60^\circ$ C (PACKAGE TYPE E)		500 mW
For $T_A = +60^\circ$ to $+70^\circ$ C (PACKAGE TYPE E)		Derate Linearly at 8 mW/ $^\circ$ C to 420 mW
For $T_A = 0^\circ$ to $+70^\circ$ C (PACKAGE TYPE D)		500 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR		
For $T_A =$ FULL PACKAGE-TEMPERATURE RANGE		100 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE D		0 to $+70^\circ$ C
PACKAGE TYPE E		0 to $+70^\circ$ C
STORAGE TEMPERATURE RANGE (T_{sto})		-55 to $+125^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.		$+265^\circ$ C

OPERATING CONDITIONS at $T_A = 0$ to $+70^\circ$ C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS	
	ALL TYPES			
	MIN.	MAX.		
DC Operating Voltage Range		4.5	5.5	V
Input Voltage Range	V_{IH}	2.2	$V_{DD} + 0.3$	
	V_{IL}	-0.3	0.8	
Input Signal Rise or Fall Time ^Δ	t_r, t_f	—	5	μ s

^Δ Input signal rise and fall times with a duration greater than the maximum value can cause loss of stored data in the selected mode.

STATIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $+70^\circ$ C, $V_{DD} = 5$ V \pm 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS		
		ALL TYPES					
		Min.	Typ.*	Max.			
Standby Device Current	I_{DDs}	$CE1=V_{IH}$ or $CE2=V_{IL}$	—	1.5	3	mA	
	I_{DDs1}	$CE1=CE2 \geq V_{DD}-0.2$ V or $CE2 \leq 0.2$ V	—	2	100	μ A	
Output Voltage Low Level	V_{OL} Max.	$I_{OL}=2.1$ mA	—	—	0.4	V	
		$I_{OL}=1$ μ A	—	—	0.1		
Output Voltage High Level	V_{OH} Min.	$I_{OH}=-1$ mA	2.4	—	—	V	
		$I_{OH}=-1$ μ A	—	$V_{DD}-0.1$	—		
Input Leakage Current	I_{IN} Max.	$V_{IN}=0$ V to V_{DD}	—	± 0.1	± 2	μ A	
3-State Output Leakage Current	I_{OUT}	$V_{I/O}=0$ V to V_{DD}	—	± 0.5	± 2		
Operating Device Current	I_{OPER1} [#]	$V_{IN}=V_{IL}, V_{IH}$	$t_{cyc}=1$ μ s	—	4.5	9	mA
			$t_{cyc}=120$ ns	—	22.5	45	
	I_{OPER2} [#]	$V_{IN}=0.2$ V, $V_{DD}-0.2$ V	$t_{cyc}=1$ μ s	—	2	4	
			$t_{cyc}=120$ ns	—	20	40	
Input Capacitance	C_{IN}	$V_{IN}=0$ V, $f=1$ MHz, $T_A=25^\circ$ C	—	4	6	pF	
Output Capacitance	$C_{I/O}$	$V_{I/O}=0$ V, $f=1$ MHz, $T_A=25^\circ$ C	—	6	8		

*Typical values are for $T_A=25^\circ$ C and nominal V_{DD} .

[#]Outputs open circuited.


SIGNAL DESCRIPTIONS

- A0-A10 (Address Inputs):** These inputs must be stable prior to a write operation, but may change asynchronously during read functions.
- I/O1-I/O8:** 8-bit tristate data bus.
- CE1, CE2 (Chip Enable):** Either chip enable, when not true, powers down the chip, disables Read and Write functions, and gates off address and output buffers.
- OE (Output Enable):** Enables tristate outputs if $\overline{CE1}$ and $\overline{CE2}$ are valid and \overline{WE} is high.
- WE (Write Enable):** Enables Write function, if $\overline{CE1}$ and $\overline{CE2}$ are valid. \overline{WE} will dominate if both \overline{WE} and \overline{OE} are low (i.e., the bus will be tristated and a Write will occur).
- V_{DD}, V_{SS}:** Power supply connections.

**DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 0 to +70°C, V_{DD} = 5 V ± 10%,
Input t_r, t_f = 10 ns; C_L = 100 pF and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V**

CHARACTERISTIC		LIMITS				UNITS
		CDM6264-3		CDM6264-4		
		MIN. [†]	MAX.	MIN. [†]	MAX.	
Read Cycle Times, See Fig. 2						
Read Cycle Time	t _{RC}	150	—	120	—	ns
Address Access Time	t _{AA}	—	150	—	120	
Chip Enable Access Time	t _{ACE1} , t _{ACE2}	—	150	—	120	
Chip Enable to Output Active	t _{CLZ1} , t _{CLZ2}	10	—	10	—	
Output Enable to Output Valid	t _{OEV}	—	70	—	60	
Output Enable to Output Active	t _{OEX}	5	—	5	—	
Chip Disable to Output "High Z"	t _{CHZ1} , t _{CHZ2}	0	70	0	50	
Output Disable to Output "High Z"	t _{OHZ}	0	60	0	40	
Output Hold from Address Change	t _{OH}	30	—	30	—	

[†]Time required by a limit device to allow for the indicated function.



WE IS HIGH DURING READ CYCLE. TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CM-37205

Fig. 2 - Read-cycle timing waveforms.

CDM6264


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 10\%$,

Input $t_r, t_f = 10\text{ ns}$; $C_L = 100\text{ pF}$ and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

CHARACTERISTIC		LIMITS				UNITS
		CDM6264-3		CDM6264-4		
		MIN. [†]	MAX.	MIN. [†]	MAX.	
Write Cycle Time	t_{WC}	150	—	120	—	ns
Chip Enable to End of WRITE	t_{CW1}, t_{CW2}	120	—	100	—	
Address Valid to End of WRITE	t_{AW}	120	—	100	—	
Address Setup Time	t_{AS}	0	—	0	—	
Write Enable Width	t_{WW}	100	—	80	—	
Write Recovery Time	t_{WR}	0	—	0	—	
Write to Output "High Z"	t_{WHZ}	—	70	—	50	
Input Data Setup Time	t_{DW}	60	—	50	—	
Input Data Hold Time	t_{DH}	0	—	0	—	
Output Active from End of Write	t_{OW}	10	—	10	—	

[†]Time required by a limit device to allow for the indicated function.


WRITE CYCLE 1 (CE1 CONTROL)



IN A $\overline{CE1}$ OR $\overline{CE2}$ CONTROLLED WRITE CYCLE, THE OUTPUT BUFFERS REMAIN IN A HIGH IMPEDANCE STATE, WHETHER \overline{OE} IS HIGH OR LOW. TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V. 92CM-37204

Fig. 3 - Write-cycle timing waveforms.


WRITE CYCLE 2 (CE2 CONTROL)



IN A $\overline{CE1}$ OR $CE2$ CONTROLLED WRITE CYCLE, THE OUTPUT BUFFERS REMAIN IN A HIGH IMPEDANCE STATE, WHETHER \overline{OE} IS HIGH OR LOW. TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CM-37206

WRITE CYCLE 3 (\overline{WE} CONTROL)



IF \overline{OE} IS HIGH DURING A \overline{WE} CONTROLLED WRITE CYCLE, THE OUTPUT BUFFERS REMAIN IN A HIGH IMPEDANCE STATE IN THIS PERIOD. TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CS-37207

Fig. 3 - Write-cycle timing waveforms (cont'd).


CDM6264

DATA RETENTION CHARACTERISTICS at $T_A = 0$ to 70°C ; See Fig. 4.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		ALL TYPES			
		MIN.	MAX.		
Minimum Data Retention Voltage	V_{DR}	$\overline{CE1} \geq V_{DD} - 0.2\text{ V}$ or $CE2 \leq 0.2\text{ V}$	2	5.5	V
Data Retention Quiescent Current	I_{DDDR}	$V_{DD} = 3\text{ V}, \overline{CE1}, CE2 \geq V_{DD} - 0.2\text{ V}$ or $CE2 \leq 0.2\text{ V}$	—	50	μA
Chip Disable to Data Retention Time	t_{CDR}	See Fig. 4	0	—	ns
Recovery to Normal Operation Time	t_R	See Fig. 4	* t_{RC}	—	

* t_{RC} = Read Cycle Time.

DATA RETENTION WAVEFORM 1 ($\overline{CE1}$ CONTROL)



DATA RETENTION WAVEFORM 2 (CE2 CONTROL)





Fig. 4 - Low V_{DD} data-retention timing waveforms. 92CM-37208

CDP1822, CDP1822C



CDP1822, CDP1822C
TERMINAL ASSIGNMENTS

256-Word by 4-Bit LSI Static Random-Access Memory

Features:

- Low operating current—8 mA at $V_{DD}=5 V$ and cycle time=1 μs
- Industry standard pinout
- Two Chip-Select inputs—simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- Output-Disable for common I/O systems
- 3-state data output for bus-oriented systems
- Separate data inputs and outputs

The RCA-CDP1822 and CDP1822C are 256-word by 4-bit static random-access memories designed for use in memory systems where high speed, low operating current, and simplicity in use are desirable. The CDP1822 features high speed and a wide operating voltage range. Both types have separate data inputs and outputs and utilize single power supplies of 4 to 6.5 volts for the CDP1822C and 4 to 10.5 volts for the CDP1822.

Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems. The Output Disable input allows these RAMs to be used in common data input/output systems by forcing the

output into a high-impedance state during a write operation independent of the Chip-Select input condition. The output assumes a high-impedance state when the Output Disable is at high level or when the chip is deselected by $\overline{CS1}$ and/or $\overline{CS2}$.

The high noise immunity of the CMOS technology is preserved in this design. For TTL interfacing at 5-V operation, excellent system noise margin is preserved by using an external pull-up resistor at each input.

The CDP1822 and CDP1822C types are supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages (D suffix), 1n 22-lead dual-in-line plastic packages (E suffix). The CDP1822C is also available in chip form (H suffix).

OPERATIONAL MODES

MODE	INPUTS				OUTPUT
	Chip Select 1 $\overline{CS1}$	Chip Select 2 $\overline{CS2}$	Output Disable OD	Read/Write R/W	
Read	0	1	0	1	Read
Write	0	1	0	0	Data In
Write	0	1	1	0	High Impedance
Standby	1	X	X	X	High Impedance
Standby	X	0	X	X	High Impedance
Output Disable	X	X	1	X	High Impedance

Logic 1 = High Logic 0 = Low X = Don't Care

CDP1822, CDP1822C

RECOMMENDED OPERATING CONDITIONS at T_A = Full Package-Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1822		CDP1822C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} Terminal)

CDP1822 -0.5 to +11 V

CDP1822C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to $+125^\circ\text{C}$

PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, Except as Noted

CHARACTERISTIC	TEST CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1822			CDP1822C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I_{DD}	—	0, 5	5	—	—	500	—	—	500	μA
	—	0, 10	10	—	—	1000	—	—	—	
Output Voltage:										V
Low-Level, V_{OL}	—	0, 5	5	—	0	0.1	—	0	0.1	
High-Level, V_{OH}	—	0, 10	10	—	0	0.1	—	—	—	
	—	0, 5	5	4.9	5	—	4.9	5	—	
				—	10	—	—	—	—	
Input Low Voltage, V_{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage, V_{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Output Low (Sink) Current, I_{OL}	0.4	0, 5	5	2	4	—	2	4	—	mA
	0.5	0, 10	10	4.5	9	—	—	—	—	
Output High (Source) Current, I_{OH}	4.6	0, 5	5	-1	-2	—	-1	-2	—	mA
	9.5	0, 10	10	-2.2	-4.4	—	—	—	—	
Input Current, I_{IN}	—	0, 5	5	—	—	± 5	—	—	± 5	μA
	—	0, 10	10	—	—	± 10	—	—	—	
3-State Output Leakage Current, I_{OUT}	0, 5	0, 5	5	—	—	± 5	—	—	± 5	μA
	0, 10	0, 10	10	—	—	± 10	—	—	—	
Operating Current, I_{DD1}^\dagger	—	0, 5	5	—	4	8	—	4	8	mA
	—	0, 10	10	—	8	16	—	—	—	
Input Capacitance, C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C_{OUT}	—	—	—	—	10	15	—	10	15	

† Outputs open circuited; cycle time = 1 μs .

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

CDP1822, CDP1822C


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,

Input $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC	TEST CONDITIONS	LIMITS						UNITS	
		V _{DD} (V)	CDP1822			CDP1822C			
			Min.†	Typ.*	Max.	Min.†	Typ.*		Max.
Read Cycle Times (Fig. 1)									
Read Cycle t_{RC}	5	450	—	—	450	—	—	ns	
		10	250	—	—	—	—		
Access from Address t_{AA}	5	—	250	450	—	250	450		
		10	—	150	250	—	—		—
Output Valid from Chip-Select 1 t_{DOA1}	5	—	250	450	—	250	450		
		10	—	150	250	—	—		—
Output Valid from Chip-Select 2 t_{DOA2}	5	—	250	450	—	250	450		
		10	—	150	250	—	—		—
Output Valid from Output Disable t_{DOA3}	5	—	—	200	—	—	200		
		10	—	—	110	—	—		—
Output Hold from Chip-Select 1 t_{DOH1}	5	20	—	—	20	—	—		
		10	20	—	—	—	—	—	
Output Hold from Chip-Select 2 t_{DOH2}	5	20	—	—	20	—	—		
		10	20	—	—	—	—	—	
Output Hold from Output Disable t_{DOH3}	5	20	—	—	20	—	—		
		10	20	—	—	—	—	—	

†Time required by a limit device to allow for indicated function.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



92CM-30244R4


Fig. 1 - Read cycle timing waveforms.

CDP1822, CDP1822C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
 Input $t_r, t_f = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC	TEST CONDITIONS		LIMITS						UNITS
	V_{DD} (V)		CDP1822			CDP1822C			
			Min. [†]	Typ.*	Max.	Min. [†]	Typ.*	Max.	
Write Cycle Times (Fig. 2)									
Write Cycle	t_{wc}	5	500	—	—	500	—	—	ns
		10	300	—	—	—	—	—	
Address Set-Up	t_{as}	5	200	—	—	200	—	—	
		10	110	—	—	—	—	—	
Write Recovery	t_{wr}	5	50	—	—	50	—	—	
		10	40	—	—	—	—	—	
Write Width	t_{wrw}	5	250	—	—	250	—	—	
		10	150	—	—	—	—	—	
Input Data Set-Up Time	t_{ds}	5	250	—	—	250	—	—	
		10	150	—	—	—	—	—	
Data In Hold	t_{dh}	5	50	—	—	50	—	—	
		10	40	—	—	—	—	—	
Chip-Select 1 Set-Up	t_{cs1s}	5	200	—	—	200	—	—	
		10	110	—	—	—	—	—	
Chip-Select 2 Set-Up	t_{cs2s}	5	200	—	—	200	—	—	
		10	110	—	—	—	—	—	
Chip-Select 1 Hold	t_{cs1h}	5	0	—	—	0	—	—	
		10	0	—	—	0	—	—	
Chip-Select 2 Hold	t_{cs2h}	5	0	—	—	0	—	—	
		10	0	—	—	0	—	—	
Output Disable Set-Up	t_{ods}	5	200	—	—	200	—	—	
		10	110	—	—	—	—	—	

[†]Time required by a limit device to allow for indicated function.
 *Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



* t_{ods} IS REQUIRED FOR COMMON I/O OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE.

Fig. 2 - Write cycle timing waveforms.

CDP1822, CDP1822C

DATA RETENTION CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, see Fig. 3

CHARACTERISTIC	TEST CONDITIONS		LIMITS						UNITS
	V_{DR} (V)	V_{DD} (V)	CDP1822			CDP1822C			
			Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Min. Data Retention Voltage, V_{DR}	—	—	—	1.5	2	—	1.5	2	V
Data Retention Quiescent Current, I_{DD}	2	—	—	30	100	—	30	100	μA
Chip Deselect to Data Retention Time, t_{CDR}	—	5	600	—	—	600	—	—	ns
Recovery to Normal Operation Time, t_{RC}	—	10	300	—	—	—	—	—	
Recovery to Normal Operation Time, t_{RC}	—	5	600	—	—	600	—	—	ns
Recovery to Normal Operation Time, t_{RC}	—	10	300	—	—	—	—	—	
V_{DD} to V_{DR} Rise and Fall Time, t_r, t_f	2	5	1	—	—	1	—	—	μs

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .




Fig. 3 - Low V_{DD} data retention timing waveforms.




Fig. 4 - Memory cell configuration.




Fig. 5 - Logic diagram of controls for CDP1822 and CDP1822C.

CDP1822, CDP1822C




Fig. 6 - Functional block diagram for CDP1822 and CDP1822C.





Fig. 7 - 4-kilobyte RAM system using the CDP1858 and CDP1822.

CDP1823, CDP1823C



128-Word x 8-Bit Static Random-Access Memory

Features:

- **Fast access time:**
 450 ns at V_{DD} = 5 V;
 250 ns at V_{DD} = 10 V
- **Common data inputs and outputs**
- **Multiple-chip select inputs to simplify memory system expansion**

TERMINAL ASSIGNMENT

The RCA-CDP1823 and CDP1823C are 128-word by 8-bit CMOS SOS static random-access memories. These memories are compatible with general-purpose microprocessors. The two memories are functionally identical. They differ in that the CDP1823 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1823C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1823 memory has 8 common data input and data output terminals for direct connection to a bidirectional data bus and is operated from a single voltage supply. Five chip-select inputs are provided to simplify memory-system expansion. In order to enable the CDP1823, the chip-select inputs CS2, CS3, and CS5 require a low input signal, and

the chip-select inputs CS1 and CS4 require a high input signal.

The MRD signal enables all 8 output drivers when in the low state and should be in a high state during a write cycle.

After valid data appear at the output, the address inputs may be changed immediately. Output data will be valid until either the MRD signal goes high, the device is deselected, or t_{AA} (access time) after address changes.

The CDP1823 and CDP1823C are supplied in hermetic 24-lead dual-in-line ceramic packages (D suffix), and in 24-lead dual-in-line plastic packages (E suffix).

OPERATIONAL MODES

Function	MRD	MWR	CS1	CS2	CS3	CS4	CS5	Bus Terminal State Storage State of Addressed Word
READ	0	X	1	0	0	1	0	Input High-Impedance
WRITE	1	0	1	0	0	1	0	High-Impedance
STAND-BY (ACTIVE)	1	1	1	0	0	1	0	High-Impedance
NOT SELECTED	X	X	0	X	X	X	X	High-Impedance
	X	X	X	1	X	X	X	
	X	X	X	X	1	X	X	
	X	X	X	X	X	0	X	
	X	X	X	X	X	X	1	

Logic 1 = High Logic 0 = Low X = Don't Care

CDP1823, CDP1823C

OPERATING CONDITIONS at T_A = FULL PACKAGE-TEMPERATURE RANGE

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1823D		CDP1823CD		
	Min.	Max.	Min.	Max.	
Supply-Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V

MAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE RANGE, (V_{DD})(All voltage values referenced to V_{SS} terminal)

CDP1823 -0.5 to +11 V

CDP1823C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5$ VDC INPUT CURRENT, ANY ONE INPUT ± 10 mAOPERATING-TEMPERATURE RANGE (T_A):

CERAMIC PACKAGES (D SUFFIX TYPES) -55 to +125°C

PLASTIC PACKAGES (E SUFFIX TYPES) -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 \pm 0.79 mm) from case for 10 s max. +265°C**STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85°C, Except as noted**

CHARACTERISTICS	TEST CONDITIONS			LIMITS						UNITS
	V_o	V_{IN}	V_{DD}	CDP1823			CDP1823C			
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I_{DD}	—	0.5	5	—	—	500	—	—	500	μ A
	—	0.10	10	—	—	1000	—	—	—	
Output Voltage:	—	0.5	5	—	0	0.1	—	0	0.1	V
Low-Level, V_{OL}	—	0.10	10	—	0	0.1	—	—	—	
High-Level, V_{OH}	—	0.5	5	4.9	5	—	4.9	5	—	
	—	0.10	10	9.9	10	—	—	—	—	
Input Low Voltage, V_{IL}	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5,9.5	—	10	—	—	3	—	—	—	
Input High Voltage, V_{IH}	0.5,4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5,9.5	—	10	7	—	—	—	—	—	
Output Low (Sink) Current, I_{OL}	0.4	0.5	5	2	4	—	2	4	—	mA
	0.5	0.10	10	4.5	9	—	—	—	—	
Output High (Source) Current, I_{OH}	4.6	0.5	5	-1	-2	—	-1	-2	—	mA
	9.5	0.10	10	-2.2	-4.4	—	—	—	—	
Input Current, I_{IN}	Any Input	0.5	5	—	—	± 5	—	—	± 5	μ A
	0.10	10	—	—	—	± 10	—	—	—	
3-State Output Leakage Current, I_{OUT}	0.5	0.5	5	—	—	± 5	—	—	± 5	mA
	0.10	0.10	10	—	—	± 10	—	—	—	
Operating Current, I_{DD1}^\dagger	—	0.5	5	—	4	8	—	4	8	mA
	—	0.10	10	—	8	16	—	—	—	
Input Capacitance, C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C_{OUT}	—	—	—	—	10	15	—	10	15	

†Outputs open circuited; cycle time = 1 μ s.*Typical values are for $T_A = 25^\circ$ C and nominal V_{DD} .


CDP1823, CDP1823C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $C_L = 100$ pF.

CHARACTERISTIC	VDD (V)	LIMITS						UNITS
		CDP1823			CDP1823C			
		Min.†	Typ.*	Max.	Min.†	Typ.*	Max.	
Read Cycle (See Fig. 1)								
Access Time From Address Change, t_{AA}	5	—	275	450	—	275	450	ns
	10	—	150	250	—	—	—	
Access Time From Chip Select, t_{DOA}	5	—	150	250	—	150	250	
	10	—	100	150	—	—	—	
MRD to Output Active, t_{AM}	5	—	150	250	—	150	250	
	10	—	100	150	—	—	—	
Data Hold Time After Read, t_{DOH}	5	25	50	75	25	50	75	
	10	15	25	40	—	—	—	

*Typical values are at $T_A = 25^\circ\text{C}$ and nominal voltage.

†Time required by a limit device to allow for the indicated function.



NOTE: \overline{MRD} IS HIGH DURING READ OPERATION.
TIMING MEASUREMENT REFERENCE IS $0.5 V_{DD}$.

92CM-31942RI

Fig. 1 - Read cycle timing diagram.

CDP1823, CDP1823C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85$ °C, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns, $C_L = 100$ pF.

CHARACTERISTIC	VDD (V)	LIMITS						UNITS
		CDP1823			CDP1823C			
		Min.†	Typ.*	Max.	Min.†	Typ.*	Max.	
Write Cycle (See Fig. 2)								
Write Recovery, t_{WR}	5	75	—	—	75	—	—	ns
	10	50	—	—	—	—	—	
Write Cycle, t_{WC}	5	400	—	—	400	—	—	
	10	225	—	—	—	—	—	
Write Pulse Width, t_{WRW}	5	200	—	—	200	—	—	
	10	100	—	—	—	—	—	
Address Setup Time, t_{AS}	5	125	—	—	125	—	—	
	10	75	—	—	—	—	—	
Data Setup Time, t_{DS}	5	100	—	—	100	—	—	
	10	75	—	—	—	—	—	
Data Hold Time From \overline{MWR} , t_{DH}	5	75	—	—	75	—	—	
	10	50	—	—	—	—	—	

*Typical values are at $T_A = 25$ °C and nominal voltage.

†Time required by a limit device to allow for the indicated function.





Fig. 2 - Write cycle timing diagram.

CDP1823, CDP1823C

DATA RETENTION CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$; see Fig. 3


CHARACTERISTIC	TEST CONDITIONS		LIMITS						UNITS
	V_{DR} (V)	V_{DD} (V)	CDP1823			CDP1823C			
			Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Min. Data Retention Voltage, V_{DR}	—	—	—	1.5	2	—	1.5	2	V
Data Retention Quiescent Current, I_{DD}	2	—	—	30	100	—	30	100	μA
Chip Deselect to Data Retention Time, t_{CDR}	—	5	600	—	—	600	—	—	ns
	—	10	300	—	—	—	—	—	
Recovery to Normal Operation Time, t_{RC}	—	5	600	—	—	600	—	—	ns
	—	10	300	—	—	—	—	—	
V_{DD} to V_{DR} Rise and Fall Time t_r, t_f	2	5	1	—	—	1	—	—	μs

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



92CS-30805R1

Fig. 3 - Low V_{DD} data retention timing waveforms.



92CS-28953

Functional Diagram

Fig. 4 - Functional diagram.

CDP1823, CDP1823C





Fig. 5 - CDP1823 (128 x 8) minimum system (128 x 8)

CDP1824, CDP1824C

32-Word x 8-Bit Static Random-Access Memory



Terminal Assignment

Features:

- Access time:
710 ns at $V_{DD}=5\text{ V}$;
320 ns at $V_{DD}=10\text{ V}$
- No precharge or clock required

The RCA-CDP1824 and CDP1824C types are 32-word x 8-bit fully static CMOS random-access memories for use in CDP1800 series microprocessor systems. These parts are compatible with the CDP1802 microprocessor and will interface directly without additional components.

The CDP1824 is fully decoded and does not require a precharge or clocking signal for proper operation. It has common input and output and is operated from a single voltage supply. The MRD signal (output disable control)

enables the three-state output drivers, and overrides the MWR signal. A CS input is provided for memory expansion.

The CDP1824C is functionally identical to the CDP1824. The CDP1824 has an operating range of 4 to 10.5 volts, and the CDP1824C has an operating voltage range of 4 to 6.5 volts. The CDP1824 and CDP1824C types are supplied in 18-lead hermetic dual-in-line ceramic packages (D suffix) and in 18-lead dual-in-line plastic packages (E suffix).

OPERATIONAL MODES

Function	$\overline{\text{CS}}$	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	Data Pins Status
READ	0	0	X	Output: High/Low Dependent on Data
WRITE	0	1	0	Input: Output Disabled
Not Selected	1	X	X	Output Disabled: High-Impedance State
Standby	0	1	1	

Logic 1 = High Logic 0 = Low X = Don't Care

CDP1824, CDP1824C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})(All voltage values referenced to V_{SS} terminal)

CDP1824	-0.5 to +11 V
CDP1824C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

-0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT

 ± 10 mAOPERATING-TEMPERATURE RANGE (T_A):

CERAMIC PACKAGES (D SUFFIX TYPES) -55 to +125°C

PLASTIC PACKAGES (E SUFFIX TYPES) -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg})

-65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max. +265°COPERATING CONDITIONS at T_A = Full Package-Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITIONS	LIMITS				UNITS	
		V_{DD} (V)	CDP1824D CDP1824E		CDP1824CD CDP1824CE		
			Min.	Max.	Min.		Max.
Supply-Voltage Range	—	4	10.5	4	6.5	V	
Recommended Input Voltage Range	—	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V	
Input Signal Rise or Fall Time, [▲] t_r, t_f	5	—	5	—	5	μ s	
	10	—	2	—	—		

[▲] Input signal rise or fall times longer than these maxima can cause loss of stored data in either the selected or deselected mode.

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85°C, Except as noted

CHARACTERISTICS	TEST CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1824			CDP1824C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I_{DD}	—	—	5	—	25	50	—	100	200	μ A
Output Voltage: Low-Level, V_{OL}	—	0.5	5	—	0	0.1	—	0	0.1	V
High-Level, V_{OH}	—	0.10	10	—	0	0.1	—	—	—	
	—	0.5	5	4.9	5	—	4.9	5	—	V
	—	0.10	10	9.9	10	—	—	—	—	
Input Low Voltage, V_{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	1.9	—	10	—	—	3	—	—	—	
Input High Voltage, V_{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	1.9	—	10	7	—	—	—	—	—	
Output Low (Sink) Current, I_{OL}	0.4	0.5	5	1.8	2.2	—	1.8	2.2	—	mA
	0.5	0.10	10	3.6	4.5	—	—	—	—	
Output High (Source) Current, I_{OH}	4.6	0.5	5	-0.9	-1.1	—	-0.9	-1.1	—	mA
	9.5	0.10	10	-1.8	-2.2	—	—	—	—	
Input Current, I_{IN}	Any input	0.5	5	—	± 0.1	± 1	—	± 0.1	± 1	μ A
		0.10	10	—	± 0.1	± 1	—	—	—	
3-State Output Leakage Current, I_{OUT}	0.5	0.5	5	—	± 0.2	± 2	—	± 0.2	± 2	μ A
	0.10	0.10	10	—	± 0.2	± 2	—	—	—	
Operating Current, I_{DD1} [†]	—	0.5	5	—	4	8	—	4	8	mA
	—	0.10	10	—	8	16	—	—	—	
Input Capacitance, C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C_{OUT}	—	—	—	—	10	15	—	10	15	

[†]Outputs open circuited; cycle time = 1 μ s.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

CDP1824, CDP1824C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
 Input $t_r, t_f = 10$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω ; See Fig. 1.

CHARACTERISTIC	TEST CONDITIONS V_{DD} (V)	LIMITS						UNIT
		CDP1824D CDP1824E			CDP1824CD CDP1824CE			
		Min.#	Typ.*	Max.	Min.#	Typ.*	Max.	
Read Operation								
Access Time From Address Change, t_{AA}	5	—	400	710	—	400	710	ns
	10	—	200	320	—	—	—	
Access Time From Chip Select, t_{DOA}	5	—	300	710	—	300	710	ns
	10	—	150	320	—	—	—	
Output Active From MRD, t_{AM}	5	—	300	710	—	300	710	ns
	10	—	150	320	—	—	—	

* Time required by a limit device to allow for the indicated function.

• Time required by a typical device to allow for the indicated function. Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .




Fig. 1 - Read cycle timing diagram.

Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1824. When used directly with the CDP1802 microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1824 is used with the CDP1802 microprocessor:

$$t_{WW} = 2 t_c$$

$$t_{AH} = 1.0 t_c$$

$$\left. \begin{aligned} t_{AS} &= 4.5 t_c \\ t_{DH} &= 1.0 t_c \\ t_{DS} &= 5.5 t_c \end{aligned} \right\} \begin{array}{l} \text{Data transfers from} \\ \text{CDP1802 to memory} \end{array}$$

MRD occurs one clock period (t_c) earlier than the address bits MA0-MA7.

$$\text{where } t_c = \frac{1}{\text{CDP1802 clock frequency}}$$


The CDP1824 is capable of operating at the maximum clock frequency of the CDP1802 microprocessor.

CDP1824, CDP1824C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
 Input $t_r, t_f = 10$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω ; See Fig. 2.

CHARACTERISTIC	TEST CONDITIONS V_{DD} (V)	LIMITS						UNIT
		CDP1824D CDP1824E			CDP1824CD CDP1824CE			
		Min.#	Typ.*	Max.	Min.#	Typ.*	Max.	
Write Operation								
Write Pulse Width, t_{WRW}	5	390	200	—	390	200	—	ns
	10	180	150	—	—	—	—	
Data Setup Time, t_{DS}	5	390	100	—	390	100	—	ns
	10	180	50	—	—	—	—	
Data Hold Time, t_{DH}	5	70	40	—	70	40	—	ns
	10	35	20	—	—	—	—	
Chip Select Setup Time, t_{CS}	5	425	210	—	425	210	—	ns
	10	215	110	—	—	—	—	
Address Setup Time, t_{AS}	5	640	500	—	640	500	—	ns
	10	390	300	—	—	—	—	

- ≠ Time required by a limit device to allow for the indicated function.
- Time required by a typical device to allow for the indicated function. Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



WRITE OPERATION TIMING DIAGRAM
 92CS-34740

Fig. 2 - Write cycle timing diagram.

CDP1824, CDP1824C

DATA RETENTION CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$; See Fig. 3.

CHARACTERISTIC	TEST CONDITIONS	V _{DD} (V)	CDP1824		CDP1824C		UNITS
			Min.	Max.	Min.	Max.	
Data Retention Voltage, V _{DR}		—	2.5	—	2.5	—	V
Data Retention Quiescent Current, I _{DD}	V _{DR} = 2.5 V	—	—	10	—	40	μA
Chip Deselect to Data Retention Time, t _{CDR}	V _{DR} = 2.5 V	5	600	—	600	—	ns
		10	300	—	—	—	
Recovery to Normal Operation Time, t _{RC}	V _{DR} = 2.5 V	5	600	—	600	—	ns
		10	300	—	—	—	




Fig. 3 - Low V_{DD} data retention waveforms and timing diagram.




Fig. 4 - Functional diagram.

CDP1824, CDP1824C





Fig. 5 - CDP1824 (128 x 8) minimum system (128 x 8)



TERMINAL ASSIGNMENT

CMOS 64-Word x 8-Bit Static Random-Access Memory

Features:

- Ideal for small, low-power RAM Memory requirements in microprocessor and microcomputer applications
- Interfaces with CDP1800-series microprocessors without additional address decoding
- Daisy chain feature to further reduce external decoding needs
- Multiple chip-select inputs for versatility
- Single voltage supply
- No clock or precharge required

The RCA CDP1826C is a general-purpose, fully static, 64-word x 8-bit random-access memory, for use in CDP1800 series or other microprocessor systems where minimum component count and/or price performance and simplicity in use are desirable.

The CDP1826C has 8 common data input and data-output terminals with 3-state capability for direct connection to a standard bi-directional data bus. Two chip-select inputs — CS1 and CS2 — are provided to simplify memory-system expansion. An additional select pin, CS/A5, is provided to enable the CDP1826C to be selected directly from the CDP1800 multiplexed address bus without additional latching or decoding. In an 1800 system, the CS/A5 pin can be

tied to any MA address line from the CDP1800 processor. A TPA input is provided to latch the high-order bit of this address line as a chip-select for the CDP1826C. If this CS/A5 input is latched high, and if CS = 1 and CS2 = 0 at the appropriate time in the memory cycle, the CDP1826C will be enabled for writing or reading. In a non-1800 system, the TPA pin can be tied high, and the CS/A5 pin can be used as a normal address input.

The six input-address buffers are gated with the chip-select function to reduce standby current when the device is deselected, as well as to provide for a simplified power down mode by reducing address buffer sensitivity to long fall times from address drivers which are being powered down.




Fig. 1 - Typical CDP1802 microprocessor system.

CDP1826C

Two memory control signals, $\overline{\text{MRD}}$ and $\overline{\text{MWR}}$, are provided for reading from and writing to the CDP1826C. The logic is designed so that $\overline{\text{MWR}}$ overrides $\overline{\text{MRD}}$, allowing the chip to be controlled from a single $\text{R}/\overline{\text{W}}$ line.

For such an interface, the $\overline{\text{MRD}}$ line can be tied to V_{SS} , with the $\overline{\text{MWR}}$ line connected to $\text{R}/\overline{\text{W}}$.

A CHIP ENABLE OUTPUT is provided for daisy-chaining to additional memories or I/O devices. This output is high whenever the chip-select function selects the CDP1826C, which deselected any other chip which has its $\overline{\text{CS}}$ input connected to the CDP1826C CEO output. The connected

chip is selected when the CDP1826C is de-selected and the $\overline{\text{MRD}}$ input is low. Thus, the CEO is only active for a read cycle and can be set up so that a CEO of another device can feed the $\overline{\text{MRD}}$ of the CDP1826C, which in turn selects a third chip in the daisy chain.

The CDP1826C has a recommended operating voltage of 4.5 to 5.5 V and is supplied in 22-lead hermetic dual-in-line side-braced ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix). The CDP1826C is also available in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltages referenced to V_{SS} Terminal) -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{\text{DD}} + 0.5$ V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_{D}):

For $T_{\text{A}} = -40$ to $+60^{\circ}\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_{\text{A}} = +60$ to $+85^{\circ}\text{C}$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^{\circ}\text{C}$ to 200 mW

For $T_{\text{A}} = -55$ to $+100^{\circ}\text{C}$ (PACKAGE TYPE D) 500 mW

For $T_{\text{A}} = +100$ to $+125^{\circ}\text{C}$ (PACKAGE TYPE D) Derate Linearly at 12 mW/ $^{\circ}\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_{\text{A}} = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_{A}):

PACKAGE TYPE D -55 to $+125^{\circ}\text{C}$

PACKAGE TYPE E -40 to $+85^{\circ}\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^{\circ}\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max. $+265^{\circ}\text{C}$

RECOMMENDED OPERATING CONDITIONS at $T_{\text{A}} = \text{Full Package Temperature Range}$.

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	CDP1826C		
	MIN.	MAX.	
DC Operating Voltage Range	4.5	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	
Input Signal Rise or Fall Time $V_{\text{DD}} = 5$ V	t_r, t_f	10	μs

CDP1826C

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5V \pm 5\%$ except as noted

CHARACTERISTIC	CONDITIONS		LIMITS			UNITS	
	V_O (V)	V_{IN} (V)	CDP1826C				
			MIN.	TYP.*	MAX.		
Quiescent Device Current	I_{DD}	—	$0, V_{DD}$	—	5	50	μA
Output Low Drive (Sink) Current	I_{OL} $\frac{\text{BUS}}{\text{CEO}}$	0.4	$0, V_{DD}$	1.6 0.8	3.2 1.6	—	mA
Output High Drive (Sink) Current	I_{OH} $\frac{\text{BUS}}{\text{CEO}}$	$V_{DD}-0.4$	$0, V_{DD}$	-1.0 -0.6	-1.5 -1.0	—	
Output Voltage Low Level	V_{OL}	—	$0, V_{DD}$	—	0	0.1	V
Output Voltage High Level	V_{OH}	—	$0, V_{DD}$	$V_{DD}-0.1$	V_{DD}	—	
Input Low Voltage	V_{IL}	—	—	—	—	1.5	
Input High Voltage	V_{IH}	—	—	3.5	—	—	
Input Leakage Current	I_{IN}	Any Input	$0, V_{DD}$	—	± 0.1	± 1	μA
3-State Output Leakage Current	I_{OUT}	$0, V_{DD}$	$0, V_{DD}$	—	± 0.1	± 1	
Operating Device Current	$I_{OPER}\dagger$	—	$0, V_{DD}$	—	5	10	mA
Input Capacitance	C_{IN}	—	—	—	5	7.5	pF
Output Capacitance	C_{OUT}	—	$0, V_{DD}$	—	10	15	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

†Outputs open circuited; cycle times = $1 \mu\text{s}$.

Signal Descriptions

A0-A4, CS/A5 (Address Inputs):

These inputs must be stable prior to a write operation, but may change asynchronously during Read operations.

In an 1800 system, the multiplexed high-order address bit at pin CS/A5 can be latched at the end of TPA. A high level will provide a valid chip select for the CDP1826C. The low-order address bit which appears after TPA is used for data word selection. In non-1800 systems, TPA can be tied high to disable the latch and allow the CS/A5 pin to function as a normal address input.

BUS 0 — BUS 7: 8-bit 3-state common input/output data bus.

TPA: High-order address strobe input. The high-order address bit at input CS/A5 is latched on the high-to-low

transition of the TPA input. Tie TPA high to disable the CS/A5 latch feature.

CS1, CS2 (Chip Selector):

Either chip select (CS1 or CS2), when not valid, powers down the chip, disables READ and WRITE functions, and gates off the address and output buffers.

MRD, MWR: Read and Write control signals. MWR overrides MRD, allowing the CDP1826C to be controlled from a single R/W line.

CEO (Chip Enable Output):

Allows daisy chaining to additional memories. CEO is high whenever the CDP1826C is selected. CEO is only active (low) for a Read cycle with the CDP1826C deselected and the MRD input low.

V_{DD} , V_{SS} : Power supply connections.

CDP1826C





Fig. 2 - Functional diagram.



OPERATING MODES

	FUNCTION	MRD	MWR	CSI-CS2	TPA	CS/A5*	CEO
CDP1800 MODE	WRITE	X	0	1		1	1
	READ	0	1	1		1	1
	DESELECT	1	1	1		1	1
	DESELECT	1	X	0	X	X	1
	DESELECT	0	X	0	X	X	0
	DESELECT	1	X	X		0	1
	DESELECT	0	X	X		0	0
NON-CDP1800 MODE	WRITE	X	0	1	1	X	1
	READ	0	1	1	1	X	1
	DESELECT	1	1	1	1	X	1
	DESELECT	1	X	0	1	X	1
	DESELECT	0	X	0	1	X	0

* FOR CDP1800 MODE, REFERS TO HIGH ORDER MEMORY ADDRESS BIT LEVEL AT TIME WHEN TPA TRANSITION TAKES PLACE

Fig. 3 - Chip Enable Output timing waveforms for CDP1800-based systems.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$,

Input $t_r, t_f = 10\text{ ns}$; $C_L = 50\text{ pF}$ and 1 TTL Load

CHARACTERISTIC	LIMITS			UNITS	
	CDP1826C				
	MIN.†	TYP.●	MAX.		
Read — Cycle Times (Figs. 4 and 5)					
Address to TPA Setup	t_{ASH}	100	—	—	ns
Address to TPA Hold	t_{AH}	100	—	—	
Access from Address Change	T_{AA}	—	500	1000	
TPA Pulse Width	t_{PAW}	200	—	—	
Output Valid from MRD	t_{AM}	—	500	1000	
Access from Chip Select	t_{AC}	—	500	1000	
CEO Delay from TPA Edge	t_{CA}	—	150	300	
MRD to CEO Delay	t_{MC}	75	—	—	
Output High Z from Invalid MRD	t_{RHZ}	—	—	125	
Output High Z from Chip Deselect	t_{SHZ}	—	—	225	

†Time required by a limit device to allow for the indicated function.

●Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .




Fig. 4 - Timing waveforms for Read-cycle 1.

CDP1826C




Fig. 5 - Timing waveforms for Read-cycle 2 [TPA-High].

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$,Input $t_r, t_f = 10\text{ns}$; $C_L = 50\text{pF}$ and 1 TTL Load

CHARACTERISTIC	LIMITS			UNITS	
	CDP1826C				
	MIN.†	TYP.●	MAX.		
Write-Cycle Times (Figs. 6 and 7)					
Address to TPA Setup, High Byte	t_{ASH}	100	—	—	ns
Address to TPA Hold	t_{AH}	100	—	—	
Address Setup Low Byte	t_{ASL}	500	250	—	
TPA Pulse Width	t_{PAW}	200	—	—	
Chip Select Setup	t_{CS}	700	350	—	
Write Pulse Width	t_{WW}	300	200	—	
Write Recovery	t_{WR}	100	—	—	
Data Setup	t_{DS}	400	200	—	
Data Hold from End of $\overline{\text{MWR}}$	t_{DH1}	100	50	—	
Data Hold from End of Chip Select	t_{DH2}	125	50	—	

†Time required by a limit device to allow for the indicated function.

●Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .




Fig. 6 - Timing waveforms for Write-cycle 1.




Fig. 7 - Timing waveforms for Write-cycle 2 [TPA=High].

CDP1826C

DATA RETENTION CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$; see Fig. 8

CHARACTERISTIC		TEST CONDITIONS		LIMITS			UNITS
		V_{DR} (V)	V_{DD} (V)	CDP1826C			
				MIN.	TYP.*	MAX.	
Min. Data Retention Voltage	V_{DR}	—	—	—	2	2.5	V
Data Retention Quiescent Current	I_{DD}	2.5	—	—	5	25	μA
Chip Deselect to Data Retention Time	t_{CDR}	—	5	600	—	—	ns
Recovery to Normal Operation Time	t_{RC}	—	5	600	—	—	
V_{DD} to V_{DR} Rise and Fall Time	t_r, t_f	2.5	5	1	—	—	μs

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .





Fig. 8 - Low V_{DD} data retention timing waveforms.

CDP68HC68R1, CDP68HC68R2

CMOS 128-Word (CDP68HC68R1) and 256-Word (CDP68HC68R2) by 8-Bit Static RAMs

TERMINAL ASSIGNMENT



Features:

- Fully static operation
- Operating voltage range: 3 V to 5.5 V
- Typical standby current=1 μ A
- Directly compatible with RCA/Motorola SPI bus
- Separate data input and three-state data output pins
- Input data and clock buffers gated off with chip enable
- Automatic sequencing for fast multiple-byte accesses
- Low minimum data retention voltage: 2 V
- Wide operating temperature range: -40° C to +85° C

The RCA CDP68HC68R1 and CDP68HC68R2 are 128-word and 256-word by 8-bit static random-access memories, respectively. The memories are intended for use in systems utilizing a synchronous serial three-wire (clock, data in, and data out) interface where minimum package size, interconnect wiring, low power, and simplicity of use are desirable. These parts will interface directly with RCA's CDP68HC05D2 and CDP68HC05C4 microcomputers (providing the CPHA and CPOL bits in the microcomputers' SPI Control Register are properly set). The CDP68HC68R1

and CDP68HC68R2 are also compatible with general-purpose microcomputers, including RCA's CDP1804A, CDP6805 family, and CDP68HC04 family, by utilizing I/O bits for the SPI (Serial Peripheral Interface) bus. Other industry microcomputers such as the 80C51 can also interface to these serial RAMs.

The CDP68HC68R1 and CDP68HC68R2 are supplied in 8-lead plastic Mini-DIP packages (E suffix).

TRUTH TABLE

MODE	SIGNAL				
	CE	\overline{SS}	SCK	MOSI	MISO
DISABLED & RESET	L	X	INPUT DISABLED	INPUT DISABLED	HIGH Z
READ OR WRITE	H	L	CPOL=0,	DATA BIT LATCH	CURRENT DATA BIT
SHIFT	H	L	CPOL=0,	X	NEXT DATA BIT
			CPOL=1,		

NOTE: MISO remains at a High Z until 8 bits of data are ready to be shifted out during a Read and it remains at a HIGH Z during the entire Write cycle.

CDP68HC68R1, CDP68HC68R2**MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE, (V_{DD}):(All voltage values referenced to V_{SS} terminal) -0.5 to +7 VINPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD}+0.5$ VDC INPUT CURRENT, ANY ONE INPUT ± 10 mAPOWER DISSIPATION PER PACKAGE (P_D):For $T_A=-40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mWFor $T_A=+60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A=\text{FULL PACKAGE-TEMPERATURE RANGE}$ 100 mWOPERATING-TEMPERATURE RANGE (T_A):PACKAGE TYPE E -40° to $+85^\circ\text{C}$ STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$ **OPERATING CONDITIONS at $T_A = -40^\circ$ to $+85^\circ\text{C}$** **For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS			UNITS	
	ALL TYPES				
	MIN.		MAX.		
DC Operating Voltage Range		3	5.5	V	
Input Voltage Range	V_{IH}	$0.7 V_{DD}$	$V_{DD} + 0.3$		
	V_{IL}	-0.3	$0.2 V_{DD}$		
Serial Clock Frequency	f_{SCK}			MHz	
		$V_{DD}=3$ V	—		1.05
		$V_{DD}=4.5$ V	—		2.1

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 3.3$ V $\pm 10\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS						UNITS
		CDP68HC68R1			CDP68HC68R2			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Standby Device Current I_{DSS}	—	—	1	15	—	1	50	μA
Output Voltage High Level V_{OH}	$I_{OH}=-0.4$ mA, $V_{DD}=3$ V	2.7	—	—	2.7	—	—	V
Output Voltage Low Level V_{OL}	$I_{OL}=0.4$ mA, $V_{DD}=3$ V	—	—	0.3	—	—	0.3	
Input Leakage Current, I_{IN}	—	—	—	± 1	—	—	± 1	μA
3-State Output Leakage Current, I_{OUT}	—	—	—	± 10	—	—	± 10	
Operating Device Current $I_{OPER}^\#$	$V_{IN}=V_{IL}, V_{IH}$	—	5	10	—	5	10	mA
Input Capacitance, C_{IN}	$V_{IN}=0$ V, $f=1$ MHz, $T_A=25^\circ\text{C}$	—	4	6	—	4	6	pF

*Typical values are for $T_A=25^\circ\text{C}$ and nominal V_{DD} .#Outputs open circuited; cycle time=Min. t_{cycle} , duty=100%.

CDP68HC68R1, CDP68HC68R2

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS						UNITS
		CDP68HC68R1			CDP68HC68R2			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Standby Device Current I_{DDs}	—	—	1	15	—	1	50	μA
Output Voltage High Level V_{OH}	$I_{OH} = -1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	3.7	—	—	3.7	—	—	V
Output Voltage Low Level V_{OL}	$I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	—	—	0.4	—	—	0.4	
Output Voltage High Level V_{OH}	$I_{OH} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	4.4	—	—	4.4	—	—	
Output Voltage Low Level V_{OL}	$I_{OL} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	—	—	0.1	—	—	0.1	
Input Leakage Current, I_{IN}	—	—	—	± 1	—	—	± 1	
3-State Output Leakage Current, I_{OUT}	—	—	—	± 10	—	—	± 10	μA
Operating Device Current $I_{OPER}^\#$	$V_{IN} = V_{IL}, V_{IH}$	—	5	10	—	5	10	mA
Input Capacitance, C_{IN}	$V_{IN} = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$	—	4	6	—	4	6	pF

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

#Outputs open circuited; cycle time=Min. t_{cycle} , duty=100%.

PIN SIGNAL DESCRIPTION

SCK (Serial Clock Input)* - This input causes serial data to be latched from the MOSI input and shifted out on the MISO output.

MOSI (Master Out/Slave In)* - Data bytes are shifted in at this pin most significant bit (MSB) first.

MISO (Master In/Slave Out)* - Data bytes are shifted out at this pin most significant bit (MSB) first.

SS (Slave Select)* - A negative chip select input. A high level at this input holds the serial interface logic in a reset state.

CE (Chip Enable)** - A positive chip enable input. A low level at this input holds the serial interface logic in a reset state.

CE · SS - This is a logical function of CE and SS used throughout this data sheet to simplify diagrams. $\text{CE} \cdot \text{SS} = 1$ when pin 5 is low and pin 6 is high. $\text{CE} \cdot \text{SS} = 0$ at all other times.

*These inputs will retain their previous state if the line driving them goes into a HIGH-Z state.

**The CE input has an internal pull-down device—if the input is driven to a low state before going to a HIGH Z.

FUNCTIONAL DESCRIPTION

The Serial Peripheral Interface (SPI) utilized by the CDP68HC68R1 and CDP68HC68R2, is a serial synchronous bus for address and data transfers. The clock, which is generated by the microcomputer, is active only during address and data transfers. In systems using the CDP68HC05C4 or CDP68HC05D2, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. A unique feature of the CDP68HC68R1 and CDP68HC68R2 is that they automatically determine the level of the inactive clock by sampling SCK when $\text{CE} \cdot \text{SS}$ becomes active (see Fig. 1). Input data (MOSI) is latched internally on the Internal Strobe edge and output data

(MISO) is shifted out on the Shift edge, as defined by Fig. 1. There is one clock for each data bit transferred (address as well as data bits are transferred in groups of 8).

ADDRESS AND DATA FORMAT

The address and data bytes are shifted MSB first into the serial data input (MOSI) and out of the serial data output (MISO). The Address/Control byte (see Fig. 2b) contains a Write/Read bit and a 7-bit address. Any transfer of data requires an Address/Control byte to specify a RAM location, followed by one or more bytes of data. Data is transferred out of MISO for a Read and into MOSI for a Write. Address/Control bytes are recognizable because they are the first byte transferred following a valid $\text{CE} \cdot \text{SS}$ (except for Page select bytes, see PAGE SELECTION). To transmit a new address, $\text{CE} \cdot \text{SS}$ must first go false and then true again.





Fig. 1 - Serial RAM clock (SCK) as a function of MCU clock polarity (CPOL).


92CS-37712

CDP68HC68R1, CDP68HC68R2

a. Page/Device Byte (CDP68HC68R2 Only)



b. Address/Control Byte




A0-A6 The seven least significant RAM address bits, sufficient to address 128 bytes.

W/R Read or Write data transfer control bit.

W/R = 0 initiates one or more memory read cycles. W/R = 1 initiates one or more memory write cycles.

c. Data Byte




PAGE SELECTION (CDP68HC68R2 Only)

For the CDP68HC68R2, a Page/Device byte is sent from the microcomputer before the Address/Control byte. Because the Address/Control byte is limited to 128 addresses, the CDP68HC68R2 is divided into two 128-byte pages. A page select is accomplished by enabling the CDP68HC68R2, transmitting the Page/Device Select byte (see Fig. 2a), and finally disabling the device prior to any more data transfers. The Page/Device byte is recognizable because it is the only time that a single byte is transferred to the RAM before CE-SS is disabled (see Fig. 3). The page select is latched and remains until changed or is incremented during a burst transfer (see next section).

ADDRESS AND DATA

Data transfers can occur one byte at a time (Fig. 4) or in a multi-byte burst mode (Fig. 5). After the chip is enabled, an address word is sent to select one of the 128 bytes (on the selected page) and specify the type of operation (i.e., Read or Write). For a single byte Read or Write (Fig. 4), one byte is transferred to or from the location specified in the Address/Control byte; the device is then disabled. Additional reading or writing requires re-enabling the RAM and providing a new Address/Control byte. If the RAM is not disabled, additional bytes can be read or written in a burst mode (Fig. 5). Each Read or Write cycle causes the latched


Fig. 2 - Serial byte format.



* SCK CAN BE EITHER POLARITY.

92CM-37713

Fig. 3 - Page/Device Select byte transfer waveforms.



92CM-37717

Fig. 4 - Single-byte transfer.

CDP68HC68R1, CDP68HC68R2

RAM address to automatically increment. Incrementing continues after each transfer until the device is disabled. After incrementing to 7FH on the CDP68HC68R1 or to FFH on the CDP68HC68R2, the address will recycle to 00H and

continue. Note that incrementing past 7FH on the CDP68HC68R2 causes the address to go to location 80H (i.e., location 00H of page 1). The programmer must take care to keep track when crossing page boundaries.




Fig. 5 - Multiple-byte transfers.

92CM-37718

DYNAMIC ELECTRICAL CHARACTERISTICS - BUS TIMING $V_{DD} \pm 10\%$,
 $V_{SS} = 0$ V dc, $T_A = -40^\circ$ to $+85^\circ$ C, $C_L = 200$ pF. See Figs. 6, 7 and 8.

IDENT. NUMBER	CHARACTERISTIC		LIMITS (ALL TYPES)				UNITS
			$V_{DD}=3.3$ V		$V_{DD}=5$ V		
			Min.	Max.	Min.	Max.	
①	Chip Enable Set-Up Time	t_{EVCV}	200	—	100	—	ns
②	Chip Enable after Clock Hold Time	t_{CVEX}	250	—	125	—	
③	Clock Width High	t_{WH}	400	—	200	—	
④	Clock Width Low	t_{WL}	400	—	200	—	
⑤	Data In to Clock Set-Up Time	t_{DVCV}	200	—	100	—	
⑥	Data In after Clock Hold Time	t_{CVDX}	200	—	100	—	
⑦	Clock to Data Propagation Delay	t_{CVDV}	—	200	—	100	
⑧	Chip Disable to Output High Z	t_{EXQZ}	—	200	—	100	
⑪	Output Rise Time	t_r	—	200	—	100	
⑫	Output Fall Time	t_f	—	200	—	100	
Ⓐ	Clock to Data Out Active	t_{CVAX}	—	200	—	100	
Ⓑ	Clock Recovery Time	t_{REC}	200	—	200	—	

CDP68HC68R1, CDP68HC68R2




Fig. 6 - Page/Device byte timing waveforms.




Fig. 7 - WRITE cycle timing waveforms.





Fig. 8 - READ cycle timing waveforms.

CDP68HC68R1, CDP68HC68R2

DATA RETENTION CHARACTERISTICS at $T_A = -40^\circ$ to $+85^\circ\text{C}$

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		ALL TYPES			
		MIN.	MAX.		
Minimum Data Retention Voltage	V_{DR}	$CS \geq V_{DD} - 0.2\text{ V}$	2	—	V
Data Retention Quiescent Current	I_{DDDR}	$V_{DD} = 2\text{ V},$ $CE = V_{SS}$	—	1	μA

MWS5101



TERMINAL ASSIGNMENT

256-Word by 4-Bit LSI Static Random-Access Memory

Features:

- Industry standard pinout
- Very low operating current—8 mA at $V_{DD} = 5\text{ V}$ and cycle time = $1\ \mu\text{s}$
- Two Chip-Select inputs—simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- Output-Disable for common I/O systems
- 3-state data output for bus-oriented systems
- Separate data inputs and outputs

The RCA-MWS5101 is a 256-word by 4-bit static random-access memory designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. It has separate data inputs and outputs and utilizes a single power supply of 4 to 6.5 volts.

Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems by forcing the output into a high-impedance state during a write operation independent of the Chip-Select input condition. The output assumes a high-impedance state when the Output Disable is at high level or when the chip is deselected by $\overline{CS1}$ and/or CS2.

The high noise immunity of the CMOS technology is preserved in this design. For TTL interfacing at 5-V operation, excellent system noise margin is preserved by using an external pull-up resistor at each input.

For applications requiring wider temperature and operating voltage ranges, the mechanically and functionally equivalent static RAM, RCA-CDP1822, may be used.

The MWS5101 types are supplied in 22-lead hermetic dual-in-line, side-braced ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

OPERATIONAL MODES

MODE	INPUTS				OUTPUT
	Chip Select 1 $\overline{CS1}$	Chip Select 2 CS2	Output Disable OD	Read/Write R/ \overline{W}	
READ	0	1	0	1	Read
WRITE	0	1	0	0	Data In
WRITE	0	1	1	0	High Impedance
STANDBY	1	X	X	X	High Impedance
STANDBY	X	0	X	X	High Impedance
OUTPUT DISABLE	X	X	1	X	High Impedance

Logic 1 = High

Logic 0 = Low

X = Don't Care

MWS5101

MAXIMUM RATINGS, Absolute-Maximum Values:

- DC SUPPLY-VOLTAGE RANGE (V_{DD})
- (All voltage referenced to V_{SS} terminal) -0.5 to -7 V
- INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5$ V
- DC INPUT CURRENT, ANY ONE INPUT ± 10 mA
- POWER DISSIPATION PER PACKAGE (P_D):
- For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
- For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
- For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW
- For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
- DEVICE DISSIPATION PER OUTPUT TRANSISTOR
- FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 100 mW
- OPERATING-TEMPERATURE RANGE (T_A):
- PACKAGE TYPE D -55 to $+125^\circ\text{C}$
- PACKAGE TYPE E -40 to $+85^\circ\text{C}$
- STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$
- LEAD TEMPERATURE (DURING SOLDERING):
- At distance $1/16 \pm 1/32$ inch (1.59 \pm 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

OPERATING CONDITIONS at $T_A = \text{Full Package-Temperature Range}$
 For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	ALL TYPES		
	Min.	Max.	
DC Operating-Voltage Range	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to 70°C , $V_{DD} = 5$ V $\pm 5\%$.

CHARACTERISTIC	TEST CONDITIONS		LIMITS			UNITS	
	V_O (V)	V_{IN} (V)	MWS5101D MWS5101E				
			Min.	Typ.*	Max.		
Quiescent Device Current, I_{DD}	L2 Types	—	0.5	—	25	50	μA
	L3 Types	—	0.5	—	100	200	
Output Voltage:	Low-Level, V_{OL}	—	0.5	—	0	0.1	V
	High-Level, V_{OH}	—	0.5	4.9	5	—	
Input Low Voltage, V_{IL}	—	—	—	—	—	1.5	
Input High Voltage, V_{IH}	—	—	—	3.5	—	—	
Output Low (Sink) Current, I_{OL}	0.4	0.5	2	4	—	—	mA
Output High (Source) Current, I_{OH}	4.6	0.5	-1	-2	—	—	
Input Current, I_{IN}	—	0.5	—	—	—	± 5	μA
3-State Output Leakage Current, I_{OUT}	L2 Types	0.5	0.5	—	—	± 5	
	L3 Types	0.5	0.5	—	—	± 5	
Operating Current, $I_{DD1}\#$	—	0.5	—	4	8	—	mA
Input Capacitance, C_{IN}	—	—	—	5	7.5	—	pF
Output Capacitance, C_{OUT}	—	—	—	10	15	—	

* Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .


Outputs open-circuited; cycle time=1 μs .

MWS5101

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to 70°C , $V_{DD} = 5\text{ V} \pm 5\%$,
 $t_r, t_f = 20\text{ ns}$, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100\text{ pF}$

CHARACTERISTIC	LIMITS						U N I T S	
	MWS5101D, MWS5101E							
	L2 Types			L3 Types				
	Min.†	Typ.●	Max.	Min.†	Typ.●	Max.		
Read Cycle Times (Fig. 1)								
Read Cycle	t_{RC}	250	—	—	350	—	—	ns
Access from Address	t_{AA}	—	150	250	—	200	350	
Output Valid from Chip-Select 1	t_{DOA1}	—	150	250	—	200	350	
Output Valid from Chip-Select 2	t_{DOA2}	—	150	250	—	200	350	
Output Valid from Output Disable	t_{DOA3}	—	—	110	—	—	150	
Output Hold from Chip-Select 1	t_{DOH1}	20	—	—	20	—	—	
Output Hold from Chip-Select 2	t_{DOH2}	20	—	—	20	—	—	
Output Hold from Output Disable	t_{DOH3}	20	—	—	20	—	—	

- † Time required by a limit device to allow for the indicated function.
 ● Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



92CM-30244R4


Fig. 1 - Read cycle timing waveforms.

MWS5101

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to 70°C , $V_{DD} = 5\text{ V} \pm 5\%$,
 $t_p, t_f = 20\text{ ns}$, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100\text{ pF}$

CHARACTERISTIC	LIMITS						U N I T S	
	MWS5101D, MWS5101E							
	L2 Types			L3 Types				
	Min.†	Typ.●	Max.	Min.†	Typ.●	Max.		
Write Cycle Times (Fig. 2)								
Write Cycle	t_{WC}	300	—	—	400	—	—	ns
Address Setup	t_{AS}	110	—	—	150	—	—	
Write Recovery	t_{WR}	40	—	—	50	—	—	
Write Width	t_{WRW}	150	—	—	200	—	—	
Input Data Setup Time	t_{DS}	150	—	—	200	—	—	
Data In Hold	t_{DH}	40	—	—	50	—	—	
Chip-Select 1 Setup	t_{CS1S}	110	—	—	150	—	—	
Chip-Select 2 Setup	t_{CS2S}	110	—	—	150	—	—	
Chip-Select 1 Hold	t_{CS1H}	0	—	—	0	—	—	
Chip-Select 2 Hold	t_{CS2H}	0	—	—	0	—	—	
Output Disable Setup	t_{ODS}	110	—	—	150	—	—	

† Time required by a limit device to allow for the indicated function.
 ● Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



* t_{ODS} IS REQUIRED FOR COMMON I/O OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE.

Fig. 2 - Write cycle timing waveforms.

MWS5101

DATA RETENTION CHARACTERISTICS at $T_A = 0$ to 70°C ; See Fig. 3

CHARACTERISTIC	TEST CONDITIONS		LIMITS			UNITS
	V_{DR} (V)	V_{DD} (V)	All Types			
			Min.	Typ.●	Max.	
Minimum Data Retention Voltage, V_{DR}	—	—	—	1.5	2	V
Data Retention Quiescent Current, I_{DD}	L2 Types	2	—	2	10	μA
	L3 Types					
Chip Deselect to Data Retention Time, t_{CDR}	—	5	600	—	—	ns
Recovery to Normal Operation Time, t_{RC}	—	5	600	—	—	
V_{DD} to V_{DR} Rise and Fall Time t_r, t_f	2	5	1	—	—	μs

● Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .




Fig. 3 - Low V_{DD} data retention timing waveforms.




Fig. 4 - Memory cell configuration.

MWS5101




Fig. 5 - Functional block diagram for MWS5101.






Fig. 6 - Logic diagram of controls for MWS5101.

MWS5101



92CL-34701

Fig. 7 - 4K byte Ram system using the CDP1858 and MWS5101.



256-Word by 4-Bit LSI Static Random-Access Memory

Features:

- Industry standard pinout
- Very low operating current—8 mA at $V_{DD} = 5 V$ and cycle time = 1 μs
- Two Chip-Select inputs—simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- TTL compatible
- Output-Disable for common I/O systems
- 3-state data output for bus-oriented systems
- Separate data inputs and outputs

TERMINAL ASSIGNMENT

The RCA-MWS5101A is a 256-word by 4-bit static random-access memory designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. It has separate data inputs and outputs and utilizes a single power supply of 4 to 6.5 volts.

Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems. The Output Disable input allows these RAM's to be used in common data Input/Output systems by forcing the output into a high-impedance state during a write operation independent of the Chip-Select input condition. The output

assumes a high-impedance state when the Output Disable is at high level or when the chip is deselected by $\overline{CS1}$ and/or $\overline{CS2}$.

For applications requiring CMOS compatibility over wider operating voltage and temperature ranges, the mechanical and functional equivalent RCA-CDP1822 static RAM may be used.

The MWS5101A types are supplied in 22-lead hermetic dual-in-line, side-brazed ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

OPERATIONAL MODES

MODE	INPUTS				OUTPUT
	Chip Select 1 $\overline{CS1}$	Chip Select 2 $\overline{CS2}$	Output Disable OD	Read/Write R/W	
READ	0	1	0	1	Read
WRITE	0	1	0	0	Data In
WRITE	0	1	1	0	High Impedance
STANDBY	1	X	X	X	High Impedance
STANDBY	X	0	X	X	High Impedance
OUTPUT DISABLE	X	X	1	X	High Impedance

Logic 1 = High Logic 0 = Low X = Don't Care

MWS5101A

OPERATING CONDITIONS at T_A = Full Package-Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	ALL TYPES		
	Min.	Max.	
DC Operating-Voltage Range	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	

MAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE RANGE (V_{DD})(All voltage referenced to V_{SS} terminal) -0.5 to -7 VINPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} + 0.5 V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mWFor T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mWFor T_A = -55 to +100°C (PACKAGE TYPE D) 500 mWFor T_A = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mWOPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to +125°C

PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C

STATIC ELECTRICAL CHARACTERISTICS at T_A = 0 to 70°C, V_{DD} = 5 V

CHARACTERISTIC		TEST CONDITIONS		LIMITS			UNITS
		V _O (V)	V _{IN} (V)	MWS5101AD MWS5101AE			
				Min.	Typ.*	Max.	
Quiescent Device Current, I _{DD}	L2 Types	—	0, 5	—	25	50	μA
	L3 Types	—	0, 5	—	100	200	
Output Voltage:	Low-Level, V _{OL}	—	0, 5	—	0	0.1	V
	High-Level, V _{OH}	—	0, 5	4.9	5	—	
Input Low Voltage, V _{IL}	—	—	—	—	—	0.65	
Input High Voltage, V _{IH}	—	—	—	2.2	—	—	
Output Low (Sink) Current, I _{OL}	—	0.4	0, 5	2	4	—	mA
Output High (Source) Current, I _{OH}	—	4.6	0, 5	-1	-2	—	
Input Current, I _{IN}	—	—	0, 5	—	—	±5	μA
3-State Output Leakage Current, I _{OUT}	L2 Types	0, 5	0, 5	—	—	±5	
	L3 Types	0, 5	0, 5	—	—	±5	
Operating Current, I _{DD1} #	—	—	0, 5	—	4	8	mA
Input Capacitance, C _{IN}	—	—	—	—	5	7.5	pF
Output Capacitance, C _{OUT}	—	—	—	—	10	15	

*Typical values are for T_A = 25°C and nominal V_{DD}.

#Outputs open-circuited; cycle time = 1 μs.


MWS5101A

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to 70°C , $V_{DD} = 5\text{ V} \pm 5\%$, $t_r, t_f = 20\text{ ns}$, $C_L = 50\text{ pF}$ and 1 TTL Load

CHARACTERISTIC	LIMITS						UNITS	
	MWS5101AD, MWS5101AE							
	L2 Types			L3 Types				
	Min. [†]	Typ. [•]	Max.	Min. [†]	Typ. [•]	Max.		
Read Cycle Times (Fig. 1)								
Read Cycle	t_{RC}	250	—	—	350	—	—	ns
Access from Address	t_{AA}	—	150	250	—	200	350	
Output Valid from Chip-Select 1	t_{DOA1}	—	150	250	—	200	350	
Output Valid from Chip-Select 2	t_{DOA2}	—	150	250	—	200	350	
Output Valid from Output Disable	t_{DOA3}	—	—	110	—	—	150	
Output Hold from Chip-Select 1	t_{DOH1}	20	—	—	20	—	—	
Output Hold from Chip-Select 2	t_{DOH2}	20	—	—	20	—	—	
Output Hold from Output Disable	t_{DOH3}	20	—	—	20	—	—	

[†]Time required by a limit device to allow for the indicated function.

[•]Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



92CM-30244R4

Fig. 1 - Read cycle timing waveforms.


MWS5101A

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to 70°C , $V_{DD} = 5\text{V} \pm 5\%$, $t_r, t_f = 20\text{ ns}$, $C_L = 50\text{ pF}$ and 1 TTL Load

CHARACTERISTIC	LIMITS						UNITS	
	MWS5101AD, MWS5101AE							
	L2 Types			L3 Types				
	Min.†	Typ.*	Max.	Min.†	Typ.*	Max.		
Write Cycle Times (Fig. 2)								
Write Cycle	t_{WC}	300	—	—	400	—	—	ns
Address Setup	t_{AS}	110	—	—	150	—	—	
Write Recovery	t_{WR}	40	—	—	50	—	—	
Write Width	t_{WRW}	150	—	—	200	—	—	
Input Data Setup Time	t_{DS}	150	—	—	200	—	—	
Data In Hold	t_{DH}	40	—	—	50	—	—	
Chip-Select 1 Setup	t_{CS1S}	110	—	—	150	—	—	
Chip-Select 2 Setup	t_{CS2S}	110	—	—	150	—	—	
Chip-Select 1 Hold	t_{CS1H}	0	—	—	0	—	—	
Chip-Select 2 Hold	t_{CS2H}	0	—	—	0	—	—	
Output Disable Setup	t_{ODS}	110	—	—	150	—	—	

†Time required by a limit device to allow for the indicated function.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



* t_{ODS} IS REQUIRED FOR COMMON I/O OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE.

Fig. 2 - Write cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at $T_A = 0$ to 70°C ; See Fig. 3.

CHARACTERISTIC	TEST CONDITIONS		LIMITS			UNITS
	VDR (V)	VDD (V)	All Types			
			Min.	Typ.*	Max.	
Minimum Data Retention Voltage, VDR	—	—	—	1.5	2	V
Data Retention Quiescent Current, I _{DD}	L2 Types	2	—	2	10	μA
	L3 Types		—	5	50	
Chip Deselect to Data Retention Time, t _{CDR}	—	5	600	—	—	ns
Recovery to Normal Operation Time, t _{RC}	—	5	600	—	—	
VDD to VDR Rise and Fall Time, t _r , t _f	2	5	1	—	—	μs

*Typical values are for $T_A = 25^\circ\text{C}$.




Fig. 3 - Low V_{DD} data retention timing waveforms.




Fig. 4 - Memory cell configuration.

MWS5101A




Fig. 5 - Functional block diagram for MWS5101A.





Fig. 6 - Logic diagram of controls for MWS5101A.

MWS5114



**CMOS
1024-Word by 4-Bit
LSI Static RAM**

Features:

- Fully static operation
- Industry standard 1024 x 4 pinout (same as pinouts for 6514, 2114, 9114, and 4045 types)
- Common data input and output
- Memory retention for stand-by battery voltage as low as 2 V min.
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Low standby and operating power

The RCA-MWS5114 is a 1024-word by 4-bit static random-access memory that uses the RCA ion-implanted silicon gate complementary MOS (CMOS) technology. It is designed for use in memory systems where low power and simplicity in use are desirable. This type has common data

input and data output and utilizes a single power supply of 4.5 V to 6.5 V.

The MWS5114 is supplied in 18-lead, hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 18-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Functional block diagram for MWS5114

OPERATIONAL MODES

FUNCTION	\overline{CS}	\overline{WE}	DATA PINS
Read	0	1	Output: Dependent on data
Write	0	0	Input
Not Selected	1	X	High-Impedance

MWS5114

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE RANGE, (V_{DD})
 (Voltages referenced to V_{SS} Terminal) -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For T_A = -40 to +60° C (PACKAGE TYPE E) 500 mW
 For T_A = +60 to +85° C (PACKAGE TYPE E) Derate Linearly at 12 mW/° C to 200mW
 For T_A = -55 to +100° C (PACKAGE TYPE D) 500 mW
 For T_A = +100 to +125° C (PACKAGE TYPE D) Derate Linearly at 12 mW/° C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE D -55 to +125° C
 PACKAGE TYPE E -40 to +85° C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150° C

LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265° C

OPERATING CONDITIONS at T_A = -40° C to +85° C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating-Voltage Range	4.5	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at T_A = 0 to +70° C, V_{DD} ± 5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS									UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	MWS 5114-3			MWS 5114-2			MWS 5114-1			
				MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Quiescent Device Current I _{DD} Max.	—	0.5	5	—	75	100	—	75	100	—	75	250	μA
Output Voltage Low Level V _{OL} Max. High Level V _{OH} Min.	—	0.5	5	—	0	0.1	—	0	0.1	—	0	0.1	V
	—	0.5	5	4.9	5	—	4.9	5	—	4.9	5	—	
Input Voltage Low Level V _{IL} Max. High Level V _{IH} Min.	0.5,4.5	—	5	—	1.2	0.8	—	1.2	0.8	—	1.2	0.8	mA
	0.5,4.5	—	5	2.4	—	—	2.4	—	—	2.4	—	—	
Output Current (Sink) I _{OL} Min. (Source) I _{OH} Max.	0.4	0.5	5	2	4	—	2	4	—	2	4	—	mA
	4.6	0.5	5	-0.4	-1	—	-0.4	-1	—	-0.4	-1	—	
Input Current I _{IN} Max.Δ	—	0.5	5	—	±0.1	±5	—	±0.1	±5	—	±0.1	±5	μA
3-State Output Leakage Current I _{OUT} *	0.5	0.5	5	—	±0.5	±5	—	±0.5	±5	—	±0.5	±5	
Operating Device Current I _{DD1} #	—	0.5	5	—	4	8	—	4	8	—	4	8	mA
Input Capacitance C _{IN}	—	—	—	—	5	7.5	—	5	7.5	—	5	7.5	pF
Output Capacitance C _{OUT}	—	—	—	—	10	15	—	10	15	—	10	15	

*Typical values are for T_A = 25° C and nominal V_{DD}.
 ΔAll inputs in parallel.

#Outputs open circuited; cycle time = 1 μs.
 * All outputs in parallel.

MWS5114

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$,
 Input $t_r, t_f = 10\text{ ns}$; $C_L = 50\text{ pF}$ and 1 TTL Load


CHARACTERISTIC	LIMITS									UNITS
	MWS 5114-3			MWS 5114-2			MWS 5114-1			
	MIN.†	TYP.*	MAX.	MIN.†	TYP.*	MAX.	MIN.†	TYP.*	MAX.	

Read Cycle Times See Fig. 2

Read Cycle	t_{RC}	200	160	—	250	200	—	300	250	—	ns
Access	t_{AA}	—	160	200	—	200	250	—	250	300	
Chip Selection to Output Valid	t_{CO}	—	110	150	—	150	200	—	200	250	
Chip Selection to Output Active	t_{CX}	20	100	—	20	100	—	20	100	—	
Output 3-state from Deselection	t_{OTD}	—	75	125	—	75	125	—	75	125	
Output Hold from Address Change	t_{OHA}	50	100	—	50	100	—	50	100	—	

† Time required by a limit device to allow for the indicated function.

* Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



NOTE:
 WE IS HIGH DURING THE READ CYCLE.
 TIMING MEASUREMENT REF LEVEL IS 1.5 V

Fig. 2 — Read cycle waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 5V \pm 5\%$,
 Input $t_r, t_f = 10\text{ ns}$; $C_L = 50\text{ pF}$ and 1 TTL Load


CHARACTERISTIC	LIMITS									UNITS
	MWS 5114-3			MWS 5114-2			MWS 5114-1			
	MIN.†	TYP.*	MAX.	MIN.†	TYP.*	MAX.	MIN.†	TYP.*	MAX.	

Write Cycle Times See Fig. 3

CHARACTERISTIC	Symbol	MWS 5114-3 MIN.†	MWS 5114-3 TYP.*	MWS 5114-3 MAX.	MWS 5114-2 MIN.†	MWS 5114-2 TYP.*	MWS 5114-2 MAX.	MWS 5114-1 MIN.†	MWS 5114-1 TYP.*	MWS 5114-1 MAX.	UNITS
Write Cycle	t_{WC}	200	160	—	250	200	—	300	220	—	ns
Write	t_W	125	100	—	150	120	—	200	140	—	
Write Release	t_{WR}	50	40	—	50	40	—	50	40	—	
Address To Chip Select Set-Up Time	t_{ACS}	0	0	—	0	0	—	0	0	—	
Address To Write Set-up Time	t_{AW}	25	20	—	50	40	—	50	40	—	
Data to Write Set-up Time	t_{DSU}	75	50	—	75	50	—	75	50	—	
Data Hold From Write	t_{DH}	30	10	—	30	10	—	30	10	—	

† Time required by a limit device to allow for the indicated function.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .



92CM-34394


NOTE: \overline{WE} IS LOW DURING THE WRITE CYCLE
 TIMING MEASUREMENT REF. LEVEL IS 1.5 V

Fig. 3 — Write cycle waveforms.

MWS5114

DATA RETENTION CHARACTERISTICS at $T_A = 0$ to 70°C ; See Fig. 4.

CHARACTERISTIC		TEST CONDITIONS		LIMITS			UNITS
		V_{DR} (V)	V_{DD} (V)	ALL TYPES			
				MIN.	TYP.*	MAX.	
Minimum Data Retention Voltage	V_{DR}	—	—	2	—	—	V
Data Retention Quiescent Current, I_{DD}	MWS 5114-3	2	—	—	25	50	μA
	MWS 5114-2		—	—	25	50	
	MWS 5114-1		—	—	60	125	
Chip Deselect to Data Retention Time,	t_{CDR}	—	5	300	—	—	ns
Recovery to Normal Operation Time,	t_{RC}	—	5	300	—	—	
V_{DD} to V_{DR} Rise and Fall Time	t_r, t_f	2	5	1	—	—	μs

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .Fig. 4 — Low V_{DD} data retention timing waveforms.




Fig. 5 - MWS5114 (1K x 4) minimum system (1K x 8).

CMOS Read-Only Memories

(ROM s)

Technical Data

RCA offers a large selection of CMOS read-only-memories (ROM s) that can be masked-programmed to meet customer application requirements. These ROM s feature the following characteristics:

- CMOS Technology
- Low Power
- High Noise Immunity
- Full Temperature Range

Space efficient memory cells provide small chip size for cost effectiveness, and JEDEC standard pinouts allow interchangeability with industry standard NMOS ROM s and EPROM s.

The ROM Competitive Specifications chart on the following page compares key performance characteristics of RCA high-density CMOS ROM s versus competitive types.

ROM Competitive Specifications

4K x 8 ROM (24 Pin JEDEC Pkg.) ^(a)				
PARAMETERS	UNITS	RCA CDM5333 (CMOS)	AMI S68A332 (NMOS)	GI R03-9332B (NMOS)
V _{DD}	V	5 ± 10%	5 ± 5%	5 ± 10%
TA	°C	-40 to +85	0 to +70	0 to +70
VOL(max) @ IOL	V	0.4 @ 1.8mA	0.4 @ 3.2mA	0.4 @ 3.2mA
VOH(min) @ IOH	V	V _{DD} - 0.4 @ -400μA	2.4 @ -220μA	2.4 @ -200μA
VIL(max)	V	0.8	0.8	0.8
VIH(min)	V	2.4	2	2
ILI	μA	1	10	10
ILO	μA	1	10	10
I(Active)	mA	25 @ 1MHz	70	125
I(Standby) ^{1(b)}	mA	0.5 @ 1MHz	—	—
I(Standby) ^{2(c)}	μA	50	—	—
t _{AA}	ns	350	350	450
8K x 8 ROM (24 Pin Pkg.) ^(a)				
PARAMETERS	UNITS	RCA CDM5364 (CMOS)	AMI S68A364 (NMOS)	GI R03-9364B (NMOS)
V _{DD}	V	5 ± 10%	5 ± 10%	5 ± 10%
TA	°C	-40 to +85	0 to +70	0 to +70
VOL(max) @ IOL	V	0.4 @ 3.2mA	0.4 @ 3.2mA	0.4 @ 3.2mA
VOH(min) @ IOH	V	2.4 @ -3.2mA	2.4 @ -220μA	2.4 @ -200μA
VIL(max)	V	0.8	0.8	0.8
VIH(min)	V	2.2	2	2
ILI	μA	1	10	10
ILO	μA	1	10	10
I(Active)	mA	10 @ 1μs/30 @ 250ns	70	50
I(Standby) ^{1(b)}	mA	1.5	10	10
I(Standby) ^{2(c)}	μA	50	—	—
t _{AA}	ns	250	350	300
16K x 8 ROM (28 Pin JEDEC Pkg.) ^(a)				
PARAMETERS	UNITS	RCA CDM53128 (CMOS)	AMI S23128 (NMOS)	CSG 23128B (NMOS)
V _{DD}	V	5 ± 10%	5 ± 10%	5 ± 5%
TA	°C	-40 to +85	0 to +70	0 to +70
VOL(max) @ IOL	V	0.4 @ 3.2mA	0.4 @ 3.2mA	0.4 @ 2.1mA
VOH(min) @ IOH	V	2.4 @ -3.2mA	2.4 @ -220μA	2.4 @ -400μA
VIL(max)	V	0.8	0.8	0.8
VIH(min)	V	2.2	2	2.1
ILI	μA	1	10	10
ILO	μA	1	10	10
I(Active)	mA	10 @ 1μs/30 @ 250ns	50	120
I(Standby) ^{1(b)}	mA	3	10	—
I(Standby) ^{2(c)}	μA	50	—	—
t _{AA}	ns	250	250	300
32K x 8 ROM (28 Pin JEDEC Pkg.) ^(a)				
PARAMETERS	UNITS	RCA CDM53256 (CMOS)	MicroPower MP2325 (CMOS)	Hitachi HN61256 (CMOS)
V _{DD}	V	5 ± 10%	5 ± 10%	5 ± 10%
TA	°C	-40 to +85	-10 to +70	-20 to +75
VOL(max) @ IOL	V	0.4 @ 3.2mA	0.4 @ 2mA	0.4 @ 1.6mA
VOH(min) @ IOH	V	2.4 @ -3.2mA	—	2.4 @ -100μA
VIL(max)	V	0.8	0.8	0.8
VIH(min)	V	2.2	2.2	2.4
ILI	μA	1	1	2
ILO	μA	1	1	5
I(Active)	mA	12 @ 1μs/36 @ 250ns	8.25 @ 450 ns	3 @ 4 μs
I(Standby) ^{1(b)}	mA	1.5	—	—
I(Standby) ^{2(c)}	μA	50	40	50
t _{AA}	ns	250	450	3500

ROM Competitive Specifications

4K x 8 ROM (24 Pin JEDEC Pkg.) ^(a)				
Hitachi HN46332 (NMOS)	NEC μPD2332A-1 (NMOS)	Supertex CM3200 (CMOS)	Synertek SY2332-3 (NMOS)	Toshiba TMM333 (NMOS)
5 ± 10% -20 to +75 0.4 @ 1.6mA 2.4 @ -100μA 0.8 2 2.5 10 80 — 350	5 ± 10% -10 to +70 0.4 @ 3.2mA 2.4 @ -20μA 0.8 2 10 10 90 — 350	5 ± 10% 0 to +70 0.4 @ 2.1mA 2.4 @ -800μA 0.65 2 10 10 30 @ 1MHz — 200 600	5 ± 5% 0 to +70 0.4 @ 2.1mA 2.4 @ -400μA 0.8 2 10 10 100 — 300	5 ± 5% 0 to +70 0.4 @ 2.1mA 2.4 @ -400μA 0.8 2 10 10 100 — 450
8K x 8 ROM (24 Pin Pkg.) ^(a)				
Hitachi HN48364 (NMOS)	Mostek MK36000-4 (NMOS)	NEC μPD2364 (NMOS)	Supertex CM6400A (CMOS)	Synertek SY2364A-2 (NMOS)
5 ± 10% -20 to +75 0.4 @ 3.2mA 2.4 @ -205μA 0.8 2 2.5 10 80 10 — 350	5 ± 10% 0 to +70 0.4 @ 3.3mA 2.4 @ -220μA 0.8 2 10 10 40 8 — 250	5 ± 10% -10 to +70 0.4 @ 3.2mA 2.4 @ -200μA 0.8 2 10 10 140 — 450	5 ± 10% 0 to +70 0.4 @ 2.1mA 2.4 @ -800μA 0.6 2 10 10 15 @ 1.5μs — 200 1500	5 ± 10% 0 to +70 0.4 @ 3.2mA 2.4 @ -1000μA 0.8 2 10 10 100 12 — 200
16K x 8 ROM (24 Pin JEDEC Pkg.) ^(a)				
Hitachi HN613128 (CMOS)	Signetics 23128-30 (NMOS)	NEC μPD23128 (NMOS)	OKI MSM38128 (NMOS)	
5 ± 10% -20 to +75 0.4 @ 3.2mA 2.4 @ -205μA 0.8 2 2.5 10 40 — 30 250	5 ± 10% 0 to +70 0.4 @ 3.2mA 2.4 @ -200μA 0.8 2 10 10 85 — 300	5 ± 10% -10 to +70 0.45 @ 2.1mA 2.2 @ -400μA 0.8 2 10 10 100 — 250	5 ± 10% 0 to +70 0.4 @ 2.1mA 2.4 @ -400μA 0.8 2 10 10 120 20 — 450	
32K x 8 ROM (28 Pin JEDEC Pkg.) ^(a)				
Seiko SMM2326 (CMOS)	Toshiba TMM23256 (NMOS)			
5 ± 10% -10 to +70 0.4 @ 2mA 2.4 @ -1mA 0.8 2.2 1 1 8.25 @ 450ns — 40 450	5 ± 10% 0 to +70 0.4 @ 3.2mA 2.4 @ -400μA 0.8 2.2 10 +10/-20 40 @ 230ns 10 — 150	NOTES: (a) — See next page, "Byte Wide CMOS and NMOS ROMs" (b) — I(Standby) 1 test condition at TTL level input voltages. (c) — I(Standby) 2 test condition at CMOS level input voltages. inputs stable.		

BYTE-WIDE CMOS AND NMOS ROM's


Manufacturer	4K x 8		8K x 8		16K x 8	32K x 8	
	24-Pin†	24-Pin•	24-Pin	28-Pin†	28-Pin†	28-Pin†	28-Pin•
RCA	CDM5332*	CDM5333*	CDM5364*	CDM5365*	CDM53128*	CDM53256*	
AMI	S2333	S68A332	S68A364 S68B364	S2364	S23128		
AMD CSG EA	AM9233 2333 EA8332B	AM9232 2332 EA8332A	2364 EA8364		23128		
Fairchild Fujitsu GI GTE	F3533 R03-9333	F3532 R03-9332 2332	MB8364 R03-9364				
Hitachi Intel Intersil Maruman	 2332A	HN46332 IM7332 MIC2332	HN48364 HN61365* HN61366* IM7364 MIC2364	HN61364*	HN613128*	HN613256*	HN61256*
Micropower Motorola Mostek National		MCM68A332 MM52132	MP2364C* MCM68B364 MK36000 MM52164	MP2365* MK37000			MP2325*
NEC OKI Panasonic Rockwell	μPD2332B	μPD2332A MN2332	μPD2364 R2364A	R2364B	μPD23128 MSM38128		
Seiko Signetics SSS Supertex		2632A SCM5532* SCM23C32* CM3200*	SMM2364* 2664 CM6400A* 23S665	SMM2365* CM6400* 23S664	23128	SMM2326*	SMM2325*
Synertek TI Toshiba VLSI	SY2333 TC5332* TMM2332	SY2332 TMS4732 TMM333	SY2364A TMS4764 TMM2366 TC5365*	SY2365A TMM2364 TC5364* VT2365	SY23128	TMM23256	
*CMOS parts, all others are NMOS †JEDEC Version B • JEDEC Version A							

CDM5332, CDM5333

CMOS 4096-Word x 8-Bit Static Read-Only Memory

Features:

- Low power replacement for NMOS ROMs
- Choice of two industry standard pinouts:
 CDM5332 is pin compatible with INTEL 2732 and 2332A
 CDM5333 is pin compatible with Supertex CM3200, TI TMS 4732, Motorola MCM 68732 and MCM 68A332
- Fast access time: 350 ns max.
- TTL input and output compatible
- Three state outputs
- Two programmable chip selects



The RCA CDM5332 and CDM5333 are 32,768-bit mask-programmable CMOS Read-Only Memories organized as 4096 eight-bit words. They are designed to be used with a wide variety of general-purpose microprocessor systems, including RCA CDP1800- and CDP6805-series systems. Two inputs, CS1/OE and CS2, are provided for memory expansion and output buffer control. CS2 gates the address and output buffers and powers down the chip to the standby mode. CS1/OE controls the output buffers to eliminate bus contention. The active polarity for each chip select is user

mask-programmable. (See Data Programming Instructions in this data sheet.)

The CDM5332 and CDM5333 differ only in terminal assignments and are pin compatible with standard industry types. CDM5332 is pin compatible with Intel 2732 and 2332A. CDM5333 is pin compatible with Supertex CM3200, T.I. TMS4732, and Motorola MCM68732 and MCM68A332.

The CDM5332 and CDM5333 are supplied in 24-lead dual-in-line ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).





Fig. 1 - Functional block diagram.



CDM5332, CDM5333**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltage referenced to V_{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD} + 0.5$ V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to 125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$	100 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE (T_{STG})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$, Except as noted

CHARACTERISTIC		CONDITIONS		LIMITS ALL TYPES			UNITS
		V_O (V)	V_{IN} (V)	Min.	Typ.*	Max.	
Quiescent Device Current	I_{DD}^{Δ}	—	0, V_{DD}	—	2	50	μA
Output Low Drive (Sink) Current	I_{OL}	0.4	0, V_{DD}	2.4	4	—	mA
Output High Drive (Source) Current	I_{OH}	$V_{DD} - 0.4$	0, V_{DD}	-1.2	-2	—	
Output Voltage Low-Level	V_{OL}	—	0, V_{DD}	—	0	0.1	V
Output Voltage High-Level	V_{OH}	—	0, V_{DD}	$V_{DD} - 0.1$	V_{DD}	—	
Input Low Voltage	V_{IL}	0.5, $V_{DD} - 0.5$	—	—	—	0.8	
Input High Voltage	V_{IH}	0.5, $V_{DD} - 0.5$	—	2.4	—	—	
Input Leakage Current	I_{IN}	—	0, V_{DD}	—	—	± 1	μA
3-State Output Leakage Current	I_{OUT}	0, V_{DD}	0, V_{DD}	—	—	± 1	
Input Capacitance	C_{IN}	—	—	—	5	7.5	pF
Output Capacitance	C_{OUT}	—	—	—	10	15	
Standby Device Current	I_{SBY}^{Δ}	—	0.8 V, 2.4 V	—	0.25	0.5	mA
Operating Device Current	I_{OPER}^{Δ}	—	0.8 V, 2.4 V	—	15	25	

Δ See chart on page 3 for test conditions.

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .


CDM5332, CDM5333

▲STATIC CHARACTERISTIC Device Current Test Conditions:

CHARACTERISTIC	CHIP SELECT STATUS	ADDRESS INPUT TO TOGGLE FREQUENCY	OUTPUT LOADING
I_{DD} Quiescent Device Current	Any Chip Select Disabled	0	Open Circuit
I_{SBV} — Standby Device Current	CS2 Disabled at TTL Level	1 MHz	Open Circuit
I_{OPER} — Operating Device Current	CS2 Active CS1 Don't Care	1 MHz	Open Circuit

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$, Input $t_r, t_f = 10\text{ ns}$; $C_L = 100\text{ pF}$, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTIC		LIMITS		UNITS
		Min.	Max.	
Address Access Time	t_{AVQV}	—	350	ns
CS2 Enable to Output Active	t_{S2VQX}	10	—	
CS1/OE Enable to Output Active	t_{S1VQX}	0	—	
CS2 Enable Access	t_{S2VQV}	—	350	
CS1/OE Enable to Output Valid	t_{S1VQV}	—	150	
Data Hold After Address	t_{AXQX}	50	—	
CS2 Disable to Output High Z	t_{S2XQZ}	—	120	
CS1/OE Disable to Output High Z	t_{S1XQZ}	—	120	
Cycle Time	t_{CYC}	350	—	



- NOTES:
- (1) Assumes t_{S1VQV} and t_{S2VQV} are satisfied.
 - (2) Output Active requires both CS1/OE and CS2 Active.
 - (3) Assumes t_{VQV} and t_{S1VQV} are satisfied.
 - (4) Assumes t_{AVQV} and t_{S2VQV} are satisfied.
 - (5) Either invalid CS1/OE or CS2 causes Output High Z.
 - (6) Generates 50-ns Valid Output Pulses (i.e., $t_{CYC} - t_{AVQV} + t_{AXQX}$).

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CM-36678

Fig. 2 - Timing waveforms.

CDM5332, CDM5333




Fig. 3 - Typical CDP1800 series microprocessor system.

ROM ORDERING INFORMATION

All RCA mask-programmable ROM's are custom-ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy diskette generated on an RCA development system, or computer punch cards.

DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Computer-Card Deck** — use standard 80-column computer punch cards.

2. **Floppy Diskette** — diskette information must be generated on an RCA CDP1800-series microprocessor development system or the MS2000 MicroDisk development system.
3. **Master Device** — a ROM, PROM, or EPROM that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

Computer-Card Method

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

TITLE CARD

Column No.	Data
1	Punch T
2-5	Leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	Leave blank
59-63	RCA custom selection number (5 digits) (obtained from RCA Sales Office)
64	Leave blank
65-71	RCA device type, without CDM prefix, e.g., 5332E
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis)
75-78	Leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number; the first deck should be numbered 01

CDM5332, CDM5333

DATA PROGRAMMING INSTRUCTIONS (Cont'd)

OPTION CARD

Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type.

Column No.	Data
1-6	Punch the word OPTION
7	Leave blank
8-17	RCA device type, including CDM prefix, e.g., CDM5332E
18-27	Leave blank
28-29	Punch P or N per ROM Information Sheet
30-39	Punch X or leave blank per ROM Information Sheet
40-78	Leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

DATA-FORMAT CARD

The data-format card specifies the form in which the data is to be entered into ROM.

Column No.	Data
1-11	Punch the words DATA FORMAT
12	Leave blank
13-15	Punch the letters HEX
16	Leave blank
17-19	Punch POS
20-78	Leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

DATA CARDS

The data cards contain the hexadecimal data to be programmed into the ROM device.

Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes.

Column No.	Data	Column No.	Data
1-4	Punch the starting address in hexadecimal for the following data*	26-27	2 hex digits of 9th WORD
5	Blank	28-29	2 hex digits of 10th WORD
6-7	2 hex digits of 1st WORD	30	Blank
8-9	2 hex digits of 2nd WORD	31-32	2 hex digits of 11th WORD
10	Blank	33-34	2 hex digits of 12th WORD
11-12	2 hex digits of 3rd WORD	35	Blank
13-14	2 hex digits of 4th WORD	36-37	2 hex digits of 13th WORD
15	Blank	38-39	2 hex digits of 14th WORD
16-17	2 hex digits of 5th WORD	40	Blank
18-19	2 hex digits of 6th WORD	41-42	2 hex digits of 15th WORD
20	Blank	43-44	2 hex digits of 16th WORD
21-22	2 hex digits of 7th WORD	45	Blank if last card, semicolon follow
23-24	2 hex digits of 8th WORD	46-78	Blank
25	Blank	79-80	Punch 2 decimal digits as in title card as in title card

*The address block must be contiguous starting at an even-numbered address. Column 4 must be zero.

CDM5332, CDM5333

To minimize power consumption, all unused ROM locations should contain zeros.

Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, CDP18S008, or MS2000) and supply a track number or file name. If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that described for Computer-Card method with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

Master-Device Method

Data may be submitted on a master ROM, PROM, or

EPROM device. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the master device type; RCA will accept Intel types 1702, 2704, 2708, 2716, 2732, 2332A, 2758, Supertex CM3200, T.I. TMS4732, Motorola type: MCM68732 and MCM68A332 or their equivalents. If the ROM to be manufactured is smaller in memory size than the master device, or if more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets.

If the Master-Device is smaller than 4 kilobytes, the starting address of each Master-Device must be clearly identified.

For additional information refer to the following RCA publications:

"RCA CMOS ROMs", RPP-610A.

"Programming 2732 PROMs with the CDP18S480 PROM Programmer", RCA Application Note ICAN-6847.

ROM INFORMATION SHEET

How is ROM pattern being submitted to RCA?

- check one **Computer Cards** (Complete parts A and B)
Floppy Diskette (Complete parts A, B, and D)
Master Device (PROM) (Complete parts A, B, and C)

PART A	6-30	Customer Name (start at left)									
	35-54	Address or Division									
	59-63	RCA Custom Number (Obtained from RCA Sales Office)									
	65-71	ROM Type (without CDM prefix), e.g. 5332E									

PART B	ROM TYPE	Circle the ROM type desired, then circle one letter (P, N, or X)									
	Circle one	In each column for that ROM.									
	Pin Functions	P = active when logic 1, N = active when logic 0, X = don't care									
		CS1	CS2								
CDM5332	PN	PN	X	X	X	X	X	X	X	X	X
Polarity Options											
CDM5333	PN	PN	X	X	X	X	X	X	X	X	X
Polarity Options											
Column #		28	29	30	31	32	34	36	37	38	39

PART C	If a master device is submitted, state type of ROM*/PROM:							
	Starting and last address of data block in the Master Device (in Hex).							
	<table style="display: inline-table; margin-right: 100px;"> <tr><td> </td><td> </td><td> </td><td> </td></tr> </table> <table style="display: inline-table;"> <tr><td> </td><td> </td><td> </td><td> </td></tr> </table>							

PART D	If a diskette is submitted, check type of RCA Development System used:	
	<input type="checkbox"/> CDP18S005 <input type="checkbox"/> MS2000	
	<input type="checkbox"/> CDP18S007 <input type="checkbox"/> CDP18S008	
	Specify: Track # <input type="text"/>	Specify: File Name: _____
	Software program used: (check one)	Software program used: (check one)
<input type="checkbox"/> ROM SAVE <input type="checkbox"/> SAVE PROM	<input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM	


*If Master Device is a ROM, state polarity of all chip select/enable functions.

CDM5364, CDM5364A

CMOS 8192-Word by 8-Bit LSI Static ROMS

Features:

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power:
 - ISBY2 = 2 μ A typical (CDM5364)
 - IDDS = 2 μ A typical (CDM5364A)
 - IOPER2 = 10 mA max. at t_{cy} = 1 μ s
 - = 30 mA max. at t_{cy} = 250 ns
- Automatic power down
- TTL input and output compatible
- 24-pin JEDEC standard pin out:
 - Pin compatible with Motorola MCM68764 and MCM68766 EPROMs
- Choice of pin 20 function:
 - Mask-programmable CE (CDM5364)
 - Mask-programmable CS (CDM5364A)




The RCA CDM5364 and CDM5364A are 65,536-bit mask-programmable CMOS Read Only Memories organized as 8192 eight-bit words. They are characterized by fast access time and low-power dissipation, and are designed to be used with a wide variety of general purpose microprocessor systems, including RCA-CDP1800-and CDP6805-series systems. The CDM5364 and CDM5364A differ in the function for pin 20.

The CDM5364 provides a chip enable input at pin 20, which gates the address buffers and output drivers, providing a low power standby mode.

The CDM5364A has a chip select input at pin 20. As a chip select input, pin 20 controls only the output drivers providing fast output enable time. The polarities of the chip enable and the chip select inputs are user mask-programmable. (See Data Programming Instructions in this data sheet).

Both the CDM5364 and CDM5364A provide automatic power-down and data hold while the address inputs are stable.

The CDM5364 and CDM5364A are supplied in 24-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 24-lead dual-in-line plastic (E suffix) packages.



MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD}) (Voltage referenced to V _{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V _{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T _A = +100 to 125°C (PACKAGE TYPE D)	Derate Linearly at 8 mW/°C to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE-TEMPERATURE RANGE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C

CDM5364, CDM5364A

RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS CDM5364, CDM5364A		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V _{SS}	V _{DD}	




Fig. 1 - Functional block diagram.

CDM5364, CDM5364A

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5 V ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS CDM5364			UNITS
		Min.	Typ. [•]	Max.	
Average Operating Device Current ^a	VIN = VIL, VIH; CE = VIH; (\overline{CE} = VIL) t _{cyc} = 1 μs	—	—	15	mA
		—	—	35	
	VIN = 0.2 V, VDD -0.2 V; CE = VDD -0.2 V; (\overline{CE} = 0.2 V) t _{cyc} = 1 μs	—	—	10	
		—	—	30	
DC Active Device Current ^b	I _{OPER1} ^d VIN = VIL, VIH; CE = VIH; (\overline{CE} = VIL)	—	—	15	mA
	I _{ACT2} ^e VIN = 0.2 V, VDD -0.2 V; CE = VDD -0.2 V; (\overline{CE} = 0.2 V)	—	—	50	
Standby Device Current ^c	I _{SBY1} ^d VIN = VIL, VIH; CE = VIL; (\overline{CE} = VIH)	—	—	1.5	mA
	I _{SBY2} ^e VIN = 0.2 V, VDD -0.2V; CE = 0.2 V; (\overline{CE} = VDD -0.2 V)	—	2	50	
Output Voltage Low-Level	VOL I _{OL} = 3.2 mA	—	—	0.4	V
Output Voltage High-Level	VOH I _{OH} = -3.2 mA	2.4	—	—	
Input Low Voltage	VIL	—	—	0.8	
Input High Voltage	VIH	2.2	—	—	
Input Leakage Current (Any Input)	I _{IN} VSS ≤ VIN ≤ VDD	—	—	±1	μA
3-State Output Leakage Current	I _{OUT} VSS ≤ VOUT ≤ VDD	—	—	±1	
Input Capacitance	C _{IN} f = 1 MHz, TA = 25°C	—	5	10	pF
Output Capacitance	C _{OUT} f = 1 MHz, TA = 25°C	—	6	12	

• Typical values are for TA = 25°C and nominal VDD.

^a Address inputs toggling, chip enabled outputs open circuit.

^b Input stable, chip enabled, outputs open circuit.

^c Independent of address input activity, chip disabled.

^d TTL inputs.

^e CMOS inputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5 V ± 10%,

Input tr, tf = 10 ns; CL = 100 pF, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V — See Fig. 2

CHARACTERISTIC		LIMITS CDM5364		UNITS
		Min.	Max.	
Address Access Time	t _{AVQV}	—	250	ns
Chip Enable to Output Active	t _{EVQX}	0	—	
Chip Enable Access	t _{EVQV}	—	250	
Data Hold after Address	t _{AXQX}	10	—	
Chip Disable to Output High Z	t _{EXQZ}	—	90	
Cycle Time	t _{CYC}	250	—	




Fig. 2 - Timing waveforms.

NOTES:

- (1) Assumes t_{EVQV} is satisfied.
- (2) Output Active requires Chip Enable Active.
- (3) Assumes t_{AVQV} is satisfied.
- (4) Invalid Chip Enable causes Output High Z.
- (5) Generates 10-ns Valid Output Pulses (i.e., t_{CYC}-t_{AVQV}+t_{AXQX}).

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V

CDM5364, CDM5364A

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5 V ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS CDM5364A			UNITS
		Min.	Typ.	Max.	
Average Operating Device Current ^a	VIN = VIL, VIH; CS = VIH; (\overline{CS} = VIL) t _{cyc} = 1 μs	—	—	15	mA
		—	—	35	
	VIN = 0.2 V, VDD -0.2 V; CS = VDD -0.2 V; (\overline{CS} = 0.2 V) t _{cyc} = 1 μs	—	—	10	
		—	—	30	
DC Active Device Current ^b	IOPER1 ^d	—	—	15	mA
	IOPER2 ^e	—	—	50	
Quiescent Device Current ^c	IDDS ^e	—	2	50	μA
	IACT1 ^d	—	—	15	mA
IACT2 ^e	—	—	50		
Output Voltage Low-Level	VOL	IOL = 3.2 mA	—	—	V
Output Voltage High-Level	VOH	IOH = -3.2 mA	2.4	—	
Input Low Voltage	VIL	—	—	—	
Input High Voltage	VIH	—	2.2	—	
Input Leakage Current (Any Input)	IIN	VSS ≤ VIN ≤ VDD	—	—	μA
3-State Output Leakage Current	IOUT	VSS ≤ VOUT ≤ VDD	—	—	
Input Capacitance	CIN	f = 1 MHz, TA = 25°C	—	5	pF
Output Capacitance	COUT	f = 1 MHz, TA = 25°C	—	6	

• Typical values are for TA = 25°C and nominal VDD.

^a Address inputs toggling, chip selected outputs open circuit.

^b Inputs stable, chip selected outputs open circuit.

^c Inputs stable, chip deselected.

^d TTL inputs.

^e CMOS inputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5 V ± 10%,

Input tr, tr = 10 ns; CL = 100 pF, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V — See Fig. 3

CHARACTERISTIC		LIMITS CDM5364A		UNITS
		Min.	Max.	
Address Access Time	tAVQV	—	250	ns
Chip Select to Output Active	tSVQX	0	—	
Chip Select to Output Valid	tSVQV	—	90	
Data Hold after Address	tAXQX	10	—	
Chip Deselect to Output High Z	tSXQZ	—	70	
Cycle Time	tCYC	250	—	




Fig. 3 - Timing waveforms.

NOTES:

- (1) Assumes t_{SVQV} is satisfied.
- (2) Output Active requires Chip Select Active.
- (3) Assumes t_{AVQV} is satisfied.
- (4) Invalid Chip Select causes Output High Z.
- (5) Generates 10-ns Valid Output Pulses (i.e., t_{CYC} - t_{AVQV} + t_{AXQX}).

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V

CDM5364, CDM5364A

APPLICATION INFORMATION




Fig. 4 - Typical CDP1800 series microprocessor system.

Decoupling Capacitors

The CDM5364 and CDM5364A operate with a low average dc power supply current that varies with cycle time. However, the CDM5364 and CDM5364A are large ROMs with many internal nodes. Precharging of selected nodes during portions of the memory cycle results in short duration peak currents that can be much higher than the

average dc value. The rise and fall times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a 0.1 μ F ceramic decoupling capacitor is recommended between the VDD and VSS pins of every ROM device.

ROM ORDERING INFORMATION

All RCA mask-programmable ROM's are custom-ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy

diskette generated on an RCA development system, or computer punch cards.

DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Master Device** — a ROM, PROM, or EPROM that contains the required programming information.
2. **Floppy Diskette** — diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. **Computer-Card Deck** — use standard 80-column computer punch cards.

The requirements for the Master Device and Floppy Diskette methods are described in the following paragraphs. The requirements for all three methods are described in detail in brochure, "RCA CMOS ROMs", RPP-610A.

Master-Device Method

Data may be submitted on a master ROM, PROM, or EPROM device.

The ROM INFORMATION SHEET must be completed and submitted with the Master Device. In addition to the title, option, and data-format information, specify the Master-Device type and the first and last addresses of the data block in the Master Device. Acceptable Master-Device EPROMs include types 68764, 2732, 2764, 27128, and 27256 of their equivalents.

If the Master-Device is smaller than the ROM being ordered, the starting address of each Master-Device must be clearly identified. If the Master-Device is a ROM, state the active polarity of all chip-select/enable functions.

NOTE: To minimize power consumption, all unused ROM locations should contain zeros.

CDM5364, CDM5364A

DATA PROGRAMMING INSTRUCTIONS (Cont'd)

Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data format information must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, CDP18S008, or MS2000) and supply a track number or file name. If possible, include

a printout of the program for verification purposes. The format of the address and data information is essentially the same as that described for Computer-Card method detailed in RPP-610A with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

ROM Information Sheet

How is ROM pattern being submitted to RCA?

- check one **Master Device (ROM, PROM, or EPROM)** (Complete parts A, B, C, and D)
Floppy Diskette (Complete parts A, B, C, and E)
Computer Cards (Complete parts A, B, and C)

PART A	<p style="text-align:center;">Customer Company Name (start at left)</p> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 5px;"></div> <p style="text-align:right;">Address or Division</p> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 5px;"></div> <p style="text-align:center;">RCA Customer Number</p> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 5px;"></div> <p style="text-align:center;">ROM Type (without CDM prefix, e.g. 5364E)</p> <div style="border: 1px solid black; width: 100%; height: 15px;"></div>																
PART B	<p style="text-align:center;">Programmable Pin Options ROM Type CDM5364/CDM5364A</p> <p style="text-align:center;">Check (✓) one polarity option for Pin 20 (CE for 5364, CS for 5364A):</p> <table style="width:100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align:left;">Pin Number</th> <th colspan="3" style="text-align:center;">Polarity Options *</th> </tr> <tr> <th></th> <th style="text-align:center;">P</th> <th style="text-align:center;">N</th> <th style="text-align:center;">X</th> </tr> </thead> <tbody> <tr> <td>20 (CE for CDM5364)</td> <td style="text-align:center;"><input type="checkbox"/></td> <td style="text-align:center;"><input type="checkbox"/></td> <td style="text-align:center;"><input type="checkbox"/></td> </tr> <tr> <td>20 (CS for CDM5364A)</td> <td style="text-align:center;"><input type="checkbox"/></td> <td style="text-align:center;"><input type="checkbox"/></td> <td style="text-align:center;"><input type="checkbox"/></td> </tr> </tbody> </table> <p style="font-size: small;">* P = Active, When Logic 1; N = Active, When Logic 0; X = Don't Care (Active When Logic 0 or Logic 1†)</p>	Pin Number	Polarity Options *				P	N	X	20 (CE for CDM5364)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	20 (CS for CDM5364A)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Pin Number	Polarity Options *																
	P	N	X														
20 (CE for CDM5364)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>														
20 (CS for CDM5364A)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>														
PART C	<p style="text-align:center;">Starting address of ROM pattern in Hex.</p> <div style="border: 1px solid black; width: 100%; height: 20px; margin-top: 5px;"></div>																
PART D	<p>If a master device is submitted, state type of ROM[†]/PROM:</p> <hr style="width: 80%; margin: 5px 0;"/> <p>Starting and last address of data block in the Master Device (in Hex).</p> <div style="display: flex; justify-content: space-around; margin-top: 5px;"> <div style="border: 1px solid black; width: 40px; height: 15px;"></div> <div style="border: 1px solid black; width: 40px; height: 15px;"></div> </div>																
PART E	<p>If a diskette is submitted, check type of RCA Development System used.</p> <table style="width:100%; border-collapse: collapse;"> <tr> <td style="width:50%; vertical-align: top;"> <input type="checkbox"/> CDP18S005 Specify: Track # <div style="border: 1px solid black; width: 20px; height: 15px; display: inline-block; vertical-align: middle;"></div> </td> <td style="width:50%; vertical-align: top;"> <input type="checkbox"/> MS2000 <input type="checkbox"/> CDP18S007 <input type="checkbox"/> CDP18S008 </td> </tr> <tr> <td style="vertical-align: top;"> Software program used: (check one) <input type="checkbox"/> ROM SAVE <input type="checkbox"/> SAVE PROM </td> <td style="vertical-align: top;"> Specify: File Name: _____ Software program used: (check one) <input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM </td> </tr> </table>	<input type="checkbox"/> CDP18S005 Specify: Track # <div style="border: 1px solid black; width: 20px; height: 15px; display: inline-block; vertical-align: middle;"></div>	<input type="checkbox"/> MS2000 <input type="checkbox"/> CDP18S007 <input type="checkbox"/> CDP18S008	Software program used: (check one) <input type="checkbox"/> ROM SAVE <input type="checkbox"/> SAVE PROM	Specify: File Name: _____ Software program used: (check one) <input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM												
<input type="checkbox"/> CDP18S005 Specify: Track # <div style="border: 1px solid black; width: 20px; height: 15px; display: inline-block; vertical-align: middle;"></div>	<input type="checkbox"/> MS2000 <input type="checkbox"/> CDP18S007 <input type="checkbox"/> CDP18S008																
Software program used: (check one) <input type="checkbox"/> ROM SAVE <input type="checkbox"/> SAVE PROM	Specify: File Name: _____ Software program used: (check one) <input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM																


† Termination of pin programmed as a "DON'T CARE" (X) is advised to avoid potential problems of coupling to this high impedance node. The termination must adhere to the absolute maximum input ratings (i.e., -0.5V ≤ VIN ≤ VDD + 0.5V and -10 mA ≤ IIN ≤ 10 mA).

• If Master Device is a ROM, state active polarity of all chip select/enable function.

For additional information refer to the following RCA publications:

"RCA CMOS ROMs", RPP-610A.

"Programming 2732 PROMs with the CDP18S480 PROM Programmer", RCA Application Note ICAN-6847.



CMOS 8192-Word by 8-Bit LSI Static ROM

Features:

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power - $I_{SBY2} = 2 \mu A$ typical
 $I_{OPER2} = 10 mA$ max. at $t_{cyc} = 1 \mu s$;
 $= 30 mA$ max. at $t_{cyc} = 250 ns$
- Automatic power-down
- Mask-programmable chip enable, chip selects, and output enable
- TTL input and output compatible
- 28-pin JEDEC standard pin out: Pin compatible with the 2764 EPROM

The RCA-CDM5365 is a 65,536-bit asynchronous mask-programmable CMOS READ-ONLY memory organized as 8192 eight-bit words. The CDM5365 is designed to be used with a wide range of general-purpose microprocessor systems, including the RCA CDP1800- and CDP6805-series systems. Two chip selects, one chip enable, and an output enable function are provided for memory expansion and output buffer control. The chip enable gates the address and output buffers and powers down the chip to the standby

mode. The two chip selects and the output enable control only the output buffers. The polarities of the chip enable, chip selects, and the output enable are user mask-programmable. (See Data Programming Instructions in this data sheet.)

The CDM5365 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 28-lead dual-in-line plastic (E suffix) packages.




Fig. 1 - Functional block diagram.

CDM5365

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltage referenced to V_{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD} + 0.5$ V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to 125°C (PACKAGE TYPE D)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5 \text{ V} \pm 10\%$, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS	
		Min.	Typ.*	Max.		
Average Operating Device Current ^a	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IH};$ ($CE = V_{IL}$)	$t_{\text{cyc}} = 1 \mu\text{s}$	—	—	15	mA
		$t_{\text{cyc}} = 250 \text{ ns}$	—	—	35	
	$V_{IN} = 0.2 \text{ V}, V_{DD} = -0.2 \text{ V};$ $CE = V_{DD} - 0.2 \text{ V};$ ($CE = 0.2 \text{ V}$)	$t_{\text{cyc}} = 1 \mu\text{s}$	—	—	10	
		$t_{\text{cyc}} = 250 \text{ ns}$	—	—	30	
DC Active Device Current ^b	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IH};$ ($CE = V_{IL}$)	—	—	15	mA	
	$V_{IN} = 0.2 \text{ V}, V_{DD} = -0.2 \text{ V};$ $CE = V_{DD} - 0.2 \text{ V};$ ($CE = 0.2 \text{ V}$)	—	—	50	μA	
Standby Device Current ^c	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IL};$ ($CE = V_{IH}$)	—	—	1.5	mA	
	$V_{IN} = 0.2 \text{ V}, V_{DD} = -0.2 \text{ V};$ $CE = 0.2 \text{ V};$ ($CE = V_{DD} - 0.2 \text{ V}$)	—	2	50	μA	
Output Voltage Low-Level	V_{OL}	$I_{OL} = 3.2 \text{ mA}$	—	—	0.4	V
Output Voltage High-Level	V_{OH}	$I_{OH} = -3.2 \text{ mA}$	2.4	—	—	
Input Low Voltage	V_{IL}	—	—	—	0.8	
Input High Voltage	V_{IH}	—	2.2	—	—	
Input Leakage Current (Any Input)	I_{IN}	$V_{SS} \leq V_{IN} \leq V_{DD}$	—	—	± 1	μA
3-State Output Leakage Current	I_{OUT}	$V_{SS} \leq V_{OUT} \leq V_{DD}$	—	—	± 1	
Input Capacitance	C_{IN}	$f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$	—	5	10	pF
Output Capacitance	C_{OUT}	$f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$	—	6	12	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

^aAddress inputs toggling, chip enabled, outputs open circuit.

^bInputs stable, chip enabled, outputs open circuit.


^cIndependent of address input activity, chip disabled.

^dTTL inputs.

^eCMOS inputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$,
 Input $t_r = 10\text{ ns}$; $C_L = 100\text{ pF}$, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTIC		LIMITS		UNITS
		Min.	Max.	
Address Access Time	t_{AVQV}	—	250	ns
Chip Enable to Output Active	t_{EVQX}	0	—	
Output Enable to Output Active	t_{GVQX}	0	—	
Chip Select to Output Active	t_{SVQX}	0	—	
Chip Enable Access	t_{EVQV}	—	250	
Output Enable to Output Valid	t_{GVQV}	—	90	
Chip Select to Output Valid	t_{SVQV}	—	90	
Data Hold After Address	t_{AXQX}	10	—	
Chip Disable to Output High Z	t_{EXQZ}	—	90	
Output Disable to Output High Z	t_{GXQZ}	—	70	
Chip Deselect to Output High Z	t_{SXQZ}	—	70	
Cycle Time	t_{CYC}	250	—	



- NOTES:**
- (1) Assumes t_{SVQV} , t_{GVQV} , and t_{EVQV} are satisfied.
 - (2) Output Active requires Chip Enable, Output Enable and Chip Selects Active.
 - (3) Assumes t_{GVQV} , t_{SVQV} , and t_{EVQV} are satisfied.
 - (4) Assumes t_{GVQV} and t_{EVQV} are satisfied.
 - (5) Either Invalid Chip Enable, Chip Select, or Output Enable causes Output High Z.
 - (6) Generates 10-ns Valid Output Pulses (i.e., $t_{CYC} - t_{AVQV} + t_{AXQX}$).

92CM-36632

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

Fig. 2 - Timing waveforms.

CDM5365

APPLICATION INFORMATION




Fig. 3 - Typical CDP1800 series microprocessor system.

Decoupling Capacitors

The CDM5365 operates with a low average dc power supply current that varies with cycle time. However, the CDM5365 is a large ROM with many internal nodes. Pre-charging of selected nodes during portions of the memory cycle results in short duration peak currents that can be much higher

than the average dc value. The rise and fall times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a 0.1- μ F ceramic decoupling capacitor is recommended between the V_{DD} and V_{SS} pins of every ROM device.

ROM ORDERING INFORMATION

All RCA mask-programmable ROM's are custom-ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy

diskette generated on an RCA development system, or computer punch cards.

DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Master Device**—a ROM, PROM, or EPROM that contains the required programming information.
2. **Floppy Diskette**—diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. **Computer-Card Deck**—use standard 80-column computer punch cards.

The requirements for the Master-Device and Floppy-Diskette methods are described in the following paragraphs. The requirements for all three methods are described in detail in brochure, "RCA CMOS ROM's", RPP-610A.

Master-Device Method

Data may be submitted on a master ROM, PROM, or EPROM device.

The ROM INFORMATION SHEET must be completed and submitted with the Master Device. In addition to the title, option, and data-format information, specify the Master-Device type and the first and last addresses of the data block in the Master Device. Acceptable Master-Device EPROM's include types 68764, 2732, 2764, 27128, and 27256 or their equivalents.

If the Master Device is smaller than the ROM being ordered, the starting address of each Master Device must be clearly identified. If the Master Device is a ROM, state the active polarity of all chip-select/enable functions.

NOTE: To minimize power consumption, all unused ROM locations should contain zeros.

DATA PROGRAMMING INSTRUCTIONS (Cont'd)

Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, CDP18S008, or MS2000 and supply a track number or file name. If possible, include

a printout of the program for verification purposes. The format of the address and data information is essentially the same as that described for Computer-Card method detailed in RPP-610A with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

ROM Information Sheet

How is ROM pattern being submitted to RCA?

- check one **Master Device (ROM, PROM, or EPROM)** (Complete parts A, B, C, and D)
Floppy Diskette (Complete parts A, B, C, and E)
Computer Cards (Complete parts A, B, and C)

PART A	Customer Company Name (start at left)																															
	<table border="1" style="width: 100%; height: 15px;"> <tr> <td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td> </tr> </table>																															
															Address or Division																	
	<table border="1" style="width: 100%; height: 15px;"> <tr> <td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td> </tr> </table>																															
ROM Type (without CDM prefix, e.g., 5365E)																																

PART B	Programmable Pin Options			
	ROM Type CDM5365			
	Check (√) one polarity for each pin Polarity Option:			
	Pin Number	Polarity Options *		
		P	N	X
	20 (CE)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
22 (OE)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
26 (CS2)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
27 (CS1)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
<p>* P = Active, When Logic 1; N = Active, When Logic 0; X = Don't Care (Active When Logic 0 or Logic 1†)</p>				

PART C	Starting address of ROM pattern in Hex.			
	<table border="1" style="width: 100%; height: 15px;"> <tr> <td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td> </tr> </table>			

PART D	If a master device is submitted, state type of ROM*/PROM:							

	Starting and last address of data block in the Master Device (in Hex).							
	<table border="1" style="width: 100%; height: 15px;"> <tr> <td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td> <td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td><td style="width: 20px;"> </td> </tr> </table>							

PART E	If a diskette is submitted, check type of RCA Development System used.	
	<input type="checkbox"/> CDP18S005 <input type="checkbox"/> MS2000	
	Specify: Track # <table border="1" style="width: 20px; height: 15px;"><tr><td> </td></tr></table>	
	<input type="checkbox"/> CDP18S007 <input type="checkbox"/> CDP18S008	
	Software program used: Specify: File Name: _____	
(check one) Software program used:(check one)		
<input type="checkbox"/> ROM SAVE <input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM <input type="checkbox"/> SAVE PROM		


†Termination of a pin programmed as a DON'T CARE (X) is advised to avoid potential problems of coupling to this high impedance node. The termination must adhere to the absolute-maximum input ratings (i.e., -0.5 V ≤ V_{IN} ≤ V_{DD} + 0.5 V and -10 mA ≤ I_{IN} ≤ 10 mA).

*If Master Device is a ROM, state active polarity of all chip select/enable functions.

For additional information refer to the following RCA publications:
 "RCA CMOS ROMs", RPP-610A.

"Programming 2732 PROM's with the CDP18S480 PROM Programmer", RCA Application Note ICAN-6847.

CDM53128



TERMINAL ASSIGNMENT

CMOS 16,384-Word by 8-Bit LSI Static ROM

Features:

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power - $I_{SBV2} = 2 \mu A$ typical
 $I_{OPER2} = 10 \text{ mA max. at } t_{CYC} = 1 \mu s;$
 $= 30 \text{ mA max. at } t_{CYC} = 250 \text{ ns}$
- Automatic power-down
- Mask-programmable chip enables and output enable
- TTL input and output compatible
- 28-pin JEDEC standard pin out

The RCA-CDM53128 is a 131,072-bit asynchronous mask-programmable CMOS READ-ONLY memory organized as 16,384 eight-bit words. The CDM53128 is designed to be used with a wide range of general-purpose microprocessor systems, including the RCA CDP1800 series system. Two chip-enable inputs and an output enable function are provided for memory expansion and output buffer control. Either chip enable (CE1 or CE2) can gate the address and output buffers and power down the chip to the standby

mode. The output enable (OE) controls the output buffers to eliminate bus contention. The polarity of each chip enable and the output enable are user mask-programmable. (See Data Programming instructions in this data sheet).

The CDM53128 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 28-lead dual-in-line plastic (E suffix) packages.




Fig. 1 - Functional block diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) -0.5 to +7 V
 (Voltage referenced to V_{SS} terminal)

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{DD} + 0.5$ V

DC INPUT CURRENT, ANY ONE INPUT ± 10 mA

POWER DISSIPATION PER PACKAGE (P_b):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
 For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW
 For $T_A = +100$ to 125°C (PACKAGE TYPE D) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to $+125^\circ\text{C}$
 PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE-TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS ALL TYPES			UNITS
		Min.	Typ.*	Max.	
Average Operating Device Current ^a	$V_{IN} = V_{IL}, V_{IH}; \overline{CE1}$ and $\overline{CE2} = V_{IH}; (\overline{CE1}$ and $\overline{CE2} = V_{IL})$ $t_{cyc} = 1 \mu\text{s}$	—	—	15	mA
	$t_{cyc} = 250 \text{ ns}$	—	—	35	
I_{OPER1}^d	$V_{IN} = 0.2 \text{ V}, V_{DD} - 0.2 \text{ V}; \overline{CE1}$ & $\overline{CE2} = V_{DD} - 0.2 \text{ V}; (\overline{CE1}$ & $\overline{CE2} = 0.2 \text{ V})$ $t_{cyc} = 1 \mu\text{s}$	—	5	10	
	$t_{cyc} = 250 \text{ ns}$	—	15	30	
DC Active Device Current ^b	$V_{IN} = V_{IL}, V_{IH}; \overline{CE1}$ and $\overline{CE2} = V_{IH}; (\overline{CE1}$ and $\overline{CE2} = V_{IL})$	—	—	15	mA
	$V_{IN} = 0.2 \text{ V}, V_{DD} - 0.2 \text{ V}; \overline{CE1}$ & $\overline{CE2} = V_{DD} - 0.2 \text{ V}; (\overline{CE1}$ & $\overline{CE2} = 0.2 \text{ V})$	—	—	50	μA
Standby Device Current ^c	$V_{IN} = V_{IL}, V_{IH}; \overline{CE1}$ or $\overline{CE2} = V_{IL}; (\overline{CE1}$ or $\overline{CE2} = V_{IH})$	—	—	3	mA
	$V_{IN} = 0.2 \text{ V}, V_{DD} - 0.2 \text{ V}; \overline{CE1}$ or $\overline{CE2} = 0.2 \text{ V}; (\overline{CE1}$ or $\overline{CE2} = V_{DD} - 0.2 \text{ V})$	—	2	50	μA
Output Voltage Low-Level	V_{OL} $I_{OL} = 3.2 \text{ mA}$	—	—	0.4	V
Output Voltage High-Level	V_{OH} $I_{OH} = -3.2 \text{ mA}$	2.4	—	—	
Input Low Voltage	V_{IL}	—	—	0.8	
Input High Voltage	V_{IH}	2.2	—	—	
Input Leakage Current (Any Input)	I_{IN} $V_{SS} \leq V_{IN} \leq V_{DD}$	—	—	± 1	μA
3-State Output Leakage Current	I_{OUT} $V_{SS} \leq V_{OUT} \leq V_{DD}$	—	—	± 1	
Input Capacitance	C_{IN} $f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$	—	5	10	pF
Output Capacitance	C_{OUT} $f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$	—	6	12	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

^aAddress inputs toggling, chip enabled, outputs open circuit.

^bInputs stable, chip enabled, outputs open circuit.

^cIndependent of address input activity, chip disabled.

^dTTL inputs.

^eCMOS inputs.

CDM53128

RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V_{SS}	V_{DD}	

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$,

Input $t_r, t_f = 10\text{ ns}$; $C_L = 100\text{ pF}$, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTIC		LIMITS		UNITS
		Min.	Max.	
Address Access Time	t_{AVQV}	—	250	ns
Chip Enable to Output Active	t_{EVQX}	0	—	
Output Enable to Output Active	t_{GVQX}	0	—	
Chip Enable Access	t_{EVQV}	—	250	
Output Enable to Output Valid	t_{GVQV}	—	90	
Data Hold After Address	t_{AXQX}	10	—	
Chip Disable to Output High Z	t_{EXQZ}	—	90	
Output Disable to Output High Z	t_{GXQZ}	—	70	
Cycle Time	t_{CYC}	250	—	



- NOTES:**
- (1) Assumes t_{GVQV} & t_{EVQV} are satisfied.
 - (2) Output Active requires both Chip Enables & Output Enable Active.
 - (3) Assumes t_{AVQV} & t_{GVQV} are satisfied.
 - (4) Assumes t_{AVQV} & t_{EVQV} are satisfied.
 - (5) Either Invalid Chip Enable or Output Enable causes Output High Z.
 - (6) Generates 10 ns Valid Output Pulses (i.e., $t_{CYC} - t_{AVQV} + t_{AXQX}$).

92CM-36407R1

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

Fig. 2 - Timing waveforms.




Fig. 3 - Typical CDP1800 series microprocessor system.

Decoupling Capacitors

The CDM53128 operates with a low average dc power supply current that varies with cycle time. However, the CDM53128 is a large ROM with many internal nodes. Pre-charging of selected nodes during portions of the memory cycle results in short duration peak currents that can be much higher than the average dc value. The rise and fall

times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a 0.1- μ F ceramic decoupling capacitor is recommended between the V_{DD} and V_{SS} pins of every ROM device.

ROM ORDERING INFORMATION

All RCA mask-programmable ROM's are custom-ordered devices, ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy

diskette generated on an RCA development system, or computer punch cards.

DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Master Device**—a ROM, PROM, or EPROM that contains the required programming information.
2. **Floppy Diskette**—diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. **Computer-Card Deck**—use standard 80-column computer punch cards.

The requirements for the Master-Device and Floppy-Diskette methods are described in the following paragraphs. The requirements for all three methods are described in detail in the RCA ROM Brochure, "Sales Policy and Data Programming Instructions", RPP-610A.

Master-Device Method

Data may be submitted on a master ROM, PROM, or EPROM device.

The ROM INFORMATION SHEET must be completed and submitted with the master device. In addition to the title, option, and data-format information, specify the master-device type and the first and last addresses of the data block in the master device. Acceptable master-device EPROM's include types 68764, 2732, 2764, and 27128 or their equivalents.

If the ROM to be manufactured is smaller in memory size than the master device, or if more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets.

If the Master Device is smaller than the ROM being ordered, the starting address of each master device must be clearly identified. If the Master Device is a ROM, state the active polarity of all chip-select/enable functions.

NOTE: To minimize power consumption, all unused ROM locations should contain zeros.

CDM53128

DATA PROGRAMMING INSTRUCTIONS (Cont'd)

Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, CDP18S008, or MS2000

and supply a track number or file name. If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that described for Computer-Card method detailed in RPP-610A with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

ROM Information Sheet

How is ROM pattern being submitted to RCA?

- check one **Master Device (ROM, PROM, or EPROM)** (Complete parts A, B, C, and D)
Floppy Diskette (Complete parts A, B, C, and E)
Computer Cards (Complete parts A, B, and C)

PART A	Customer Company Name (start at left)																														
	<table border="1" style="width: 100%; height: 15px;"> <tr> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> </table>																														
											Address or Division																				
				RCA Customer Number																											
5 3 1 2 8			ROM Type (without CDM prefix)																												

PART B	Programmable Pin Options		
	ROM Type CDM53128		
	Check (√) one polarity for each pin Polarity Option:		
	Pin Number	Polarity Options *	
20 — (CE1)	P	N	X
22 — (OE)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
27 — (CE2)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
* P = Active, When Logic 1; N = Active, When Logic 0; X = Don't Care (Active When Logic 0 or Logic 1†)			

PART C	Starting address of ROM pattern in Hex.			
	<table border="1" style="width: 100%; height: 15px;"> <tr> <td></td><td></td><td></td><td></td> </tr> </table>			

PART D	If a master device is submitted, state type of ROM*/PROM:								

	Starting and last address of data block in the Master Device (in Hex).								
	<table border="1" style="display: inline-table; width: 50%; height: 15px;"> <tr> <td></td><td></td><td></td><td></td> </tr> </table> <table border="1" style="display: inline-table; width: 50%; height: 15px;"> <tr> <td></td><td></td><td></td><td></td> </tr> </table>								

PART E	If a diskette is submitted, check type of RCA Development System used.	
	<input type="checkbox"/> CDP18S005	<input type="checkbox"/> MS2000
	Specify: Track # <table border="1" style="width: 20px; height: 15px;"></table>	<input type="checkbox"/> CDP18S007
		<input type="checkbox"/> CDP18S008
	Software program used: (check one)	Specify: File Name: (check one)
	<input type="checkbox"/> ROM SAVE	<input type="checkbox"/> MEM SAVE
<input type="checkbox"/> SAVE PROM	<input type="checkbox"/> SAVE PROM	


† Termination of a pin programmed as a "DON'T CARE" (X) is advised to avoid potential problems of coupling to this high impedance mode. The termination must adhere to the absolute maximum input ratings (i.e., -0.5 V ≤ V_{IN} ≤ V_{DD} and -10 mA ≤ I_{IN} ≤ 10 mA).

* If the Master Device is a ROM, state the active polarity of all chip-select/enable functions.

For additional information refer to the following RCA publications:

"Sales Policy and Programming Instructions for RCA Custom ROM's", RPP-610A.

"Programming 2732 PROM's with the CDP18S480 PROM Programmer", RCA Application Note ICAN-6847.



CMOS 32,768-Word by 8-Bit LSI Static ROM


Features

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power -
 - ISBY2 = 2 μ A typical
 - IOPER2 = 12 mA max. at t_{cy} = 1 μ s
 - = 36 mA max. at t_{cy} = 250 ns
- Automatic power down
- Mask-programmable chip enable and output enable
- TTL input and output compatible
- 28-pin JEDEC standard pin out: Pin compatible with the 27256 EPROM

The RCA-CDM53256 is a 262,144-bit asynchronous mask-programmable, CMOS READ-ONLY memory organized as 32,768 eight-bit words. The CDM53256 is designed to be used with a wide range of general-purpose microprocessor systems, including the RCA CDP1800 series system. One chip enable input and an output enable function are provided for memory expansion and output buffer control. Chip enable (CE) gates the address and output buffers and powers down the chip to the standby mode. The output

enable (OE) controls the output buffers to eliminate bus contention. The polarities of the chip enable and the output enable are user mask-programmable. (See Data Programming Instructions in this data sheet).

The CDM53256 is supplied in 28-lead, hermetic, dual-inline side-braced ceramic (D suffix) and in 28-lead dual-inline plastic (E suffix) packages.



CDM53256

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD}) (Voltage referenced to V _{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V _{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P _b):	
For TA = -40 to +60°C (PACKAGE TYPE E)	500 mW
For TA = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For TA = -55 to +100°C (PACKAGE TYPE D)	500 mW
For TA = +100 to 125°C (PACKAGE TYPE D)	Derate Linearly at 8 mW/°C to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE-TEMPERATURE RANGE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C

RECOMMENDED OPERATING CONDITIONS at TA = -40 to +85°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, V_{DD} = 5 V ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS ALL TYPES			UNITS
		Min.	Typ.*	Max.	
Average Operating Device Current ^a	I _{OPER1} ^d V _{IN} = V _{IL} , V _{IH} ; CE = V _{IH} ; (\overline{CE} = V _{IL}) t _{cy} = 1 μs	—	—	16	mA
		—	—	40	
	I _{OPER2} ^e V _{IN} = 0.2 V, V _{DD} -0.2 V; CE = V _{DD} -0.2 V; (\overline{CE} = 0.2 V) t _{cy} = 1 μs	—	—	12	
		—	—	36	
DC Active Device Current ^b	I _{ACT1} ^d V _{IN} = V _{IL} , V _{IH} ; CE = V _{IH} ; (\overline{CE} = V _{IL})	—	—	15	mA
	I _{ACT2} ^e V _{IN} = 0.2 V, V _{DD} -0.2 V; CE = V _{DD} -0.2 V; (\overline{CE} = 0.2 V)	—	—	50	μA
Standby Device Current ^c	I _{SBY1} ^d V _{IN} = V _{IL} , V _{IH} ; CE = V _{IL} ; (\overline{CE} = V _{IH})	—	—	1.5	mA
	I _{SBY2} ^e V _{IN} = 0.2 V, V _{DD} -0.2 V; CE = 0.2 V; (\overline{CE} = V _{DD} -0.2 V)	—	2	50	μA
Output Voltage Low-Level	V _{OL} I _{OL} = 3.2 mA	—	—	0.4	V
Output Voltage High-Level	V _{OH} I _{OH} = -3.2 mA	2.4	—	—	
Input Low Voltage	V _{IL}	—	—	0.8	
Input High Voltage	V _{IH}	2.2	—	—	
Input Leakage Current (Any Input)	I _{IN} V _{SS} ≤ V _{IN} ≤ V _{DD}	—	—	±1	μA
3-State Output Leakage Current	I _{OUT} V _{SS} ≤ V _{OUT} ≤ V _{DD}	—	—	±1	
Input Capacitance	C _{IN} f = 1 MHz, TA = 25°C	—	5	10	pF
Output Capacitance	C _{OUT} f = 1 MHz, TA = 25°C	—	6	12	

*Typical values are for TA = 25°C and nominal V_{DD}.

^aAddress inputs toggling, chip enabled, outputs open circuit.

^bInputs stable, chip enabled, outputs open circuit.


^cIndependent of address input activity, chip disabled.

^dDTTL inputs.

^eCMOS inputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$,
 Input $t_r, t_f = 10\text{ ns}$; $C_L = 100\text{ pF}$, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTICS		LIMITS		UNITS
		Min.	Max.	
Address access time	t_{AVQV}	—	250	ns
Chip enable to output active	t_{EVQX}	0	—	
Output enable to output active	t_{GVQX}	0	—	
Chip enable access	t_{EVQV}	—	250	
Output enable to output valid	t_{GVQV}	—	90	
Data hold after address	t_{AXQX}	10	—	
Chip disable to output high Z	t_{EXQZ}	—	90	
Output disable to output high Z	t_{GXQZ}	—	70	
Cycle time	t_{CYC}	250	—	



- NOTES:**
- (1) Assumes t_{GVQV} & t_{EVQV} are satisfied.
 - (2) Output Active requires both Chip Enable & Output Enable Active.
 - (3) Assumes t_{AVQV} & t_{GVQV} are satisfied.
 - (4) Assumes t_{AVQV} & t_{EVQV} are satisfied.
 - (5) Either Invalid Chip Enable or Output Enable causes Output High Z
 - (6) Generates 10 ns Valid Output Pulses (i.e., $t_{CYC} - t_{AVQV} - t_{AXQX}$)

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CM-36238

Fig. 2 - Timing waveforms.

CDM53256




Fig. 3 - Typical CDP1800 series microprocessor system.

Decoupling Capacitors

The CDM53256 operates with a low average dc power supply current that varies with cycle time. However, CDM53256 is a large ROM with many internal nodes. Precharging of selected nodes during portions of the memory cycle results in short duration peak currents that

can be much higher than the average dc value. The rise and fall times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a 0.1 μ F ceramic decoupling capacitor is recommended between the V_{DD} and V_{SS} pins of every ROM device.

ROM ORDERING INFORMATION

All RCA mask-programmable ROM's are custom-ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy

diskette generated on an RCA development system or computer punch cards.

DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Master Device** — a ROM, PROM, or EPROM that contains the required programming information.
2. **Floppy Diskette** — diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. **Computer-Card Deck** — use standard 80-column computer punch cards.

The requirements for the Master Device and Floppy Diskette methods are described in the following paragraphs. The requirements for all three methods are described in detail in the RCA ROM Brochure, "Sales Policy and Data Programming Instructions", RPP-610A.

Master-Device Method


Data may be submitted on a master ROM, PROM, or EPROM device.

The ROM INFORMATION SHEET must be completed and submitted with the Master-Device. In addition to the title, option, and data-format information, specify the Master-Device type and the first and last addresses of the data block in the Master-Device. Acceptable Master-Device EPROMS include types 68764, 2732, 2764, 27128, and 27256 or their equivalents.

If the Master-Device is smaller than the ROM being ordered, the starting address of each Master-Device must be clearly identified. If the Master-Device is a ROM, state the active polarity of all chip-select/enable functions.

NOTE: To minimize power consumption, all unused ROM locations should contain zeros.

CDP1831, CDP1831C



512-Word x 8-Bit Static Read-Only Memory

Features:

- Compatible with CDP1800 and CD4000-series devices
- On-chip address latch
- Interfaces with CDP1802 microprocessor without additional components
- Optional programmable location within 64K memory space
- Three-state outputs

The RCA-CDP 1831 and CDP1831C types are 4096-bit mask-programmable CMOS read-only memories organized as 512 words x 8 bits and are completely static; no clocks required. They will directly interface with CDP1800-series micro-processors without additional components.

The CDP1831 and CDP1831C respond to 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 512-word block within 64K memory space. The polarity of the high address strobe (TPA), and CS1 and CS2 are user mask-programmable. (See RPP-610, "ROM Sales Policy and Data Programming Instructions").

The Chip-Enable output signal (CEO) goes "high" when the device is selected, and is intended for use as an output disable control for RAM memory in a microprocessor system.

The CDP 1831C is functionally identical to the CDP1831. The CDP1831 has an operating voltage range of 4 to 10.5 volts, and the CDP1831C has an operating voltage range of 4 to 6.5 volts.

The CDP1831 and CDP1831C types are supplied in 24-lead hermetic dual-in-line, side-brazed ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1831C is also available in chip form (H suffix).




Fig. 1 - Functional diagram.

92CS - 27587R3

CDP1831, CDP1831C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):

(All voltage values referenced to V_{SS} terminal)

CDP1831	-0.5 to +11 V
CDP1831C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} + 0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_{av}):

For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW

For T_A = -55 to +100°C (PACKAGE TYPE D) 500 mW

For T_A = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T_A = FULL PACKAGE-TEMPERATURE RANGE 100 mW

OPERATING-TEMPERATURE RANGE (T_A)

PACKAGE TYPE D -55 to +125°C

PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. +265°C

OPERATING CONDITIONS at T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1831		CDP1831C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1831			CDP1831C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I _{DD}	—	5	5	—	0.01	50	—	0.02	200	μA
Output Low Drive (Sink) Current, I _{OL}	0.4	0.5	5	0.55	—	—	0.55	—	—	mA
	0.5	0.10	10	1.30	—	—	—	—	—	
Output High Drive (Source) Current, I _{OH}	4.6	0.5	5	-0.35	—	—	-0.35	—	—	mA
	9.5	0.10	10	-0.65	—	—	—	—	—	
Output Voltage Low-Level, V _{OL}	—	0.5	5	—	0	0.1	—	0	0.1	V
	—	0.10	10	—	0	0.1	—	—	—	
Output Voltage High Level, V _{OH}	—	0.5	5	4.9	5	—	4.9	5	—	V
	—	0.10	10	9.9	10	—	—	—	—	
Input Low Voltage, V _{IL}	0.5,4,5	—	5	—	—	1.5	—	—	1.5	V
	1,9	—	10	—	—	3	—	—	—	
Input High Voltage, V _{IH}	0.5,4,5	—	5	3.5	—	—	3.5	—	—	V
	1,9	—	10	7	—	—	—	—	—	
Input Leakage Current, I _{IN}	Any	0,5	5	—	±10 ⁻⁴	±1	—	—	±1	mA
	Input	0,10	10	—	±10 ⁻⁴	±2	—	—	—	
3-State Output Leakage Current, I _{OUT}	0,5	0,5	5	—	±10 ⁻⁴	±1	—	—	±1	mA
	0,10	0,10	10	—	±10 ⁻⁴	±2	—	—	—	
Input Capacitance, C _{in}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C _{out}	—	—	—	—	10	15	—	10	15	pF
Operating Current, I _{DD1} †	—	0,5	5	—	5	10	—	5	10	mA
	—	0,10	10	—	10	20	—	—	—	

*Typical values are for "one" T_A = 25°C and nominal V_{DD}

†Outputs open-circuited; cycle time = 2.5 μs

CDP1831, CDP1831C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
Input $t_r, t_f = 10$ ns, $C_L = 50$ pF, $R_L = 200\text{k}\Omega$

CHARACTERISTIC	TEST CONDITIONS		LIMITS					UNITS
	V_{DD} (V)	Min.†	CDP1831			CDP1831C		
			Typ.*	Max.	Min.†	Typ.*	Max.	
Access Time from Address Change, t_{AA}	5 10	— —	850 350	1000 400	— —	850 —	1000 —	
Access Time from Chip Select, t_{ACS}	5 10	— —	700 250	800 300	— —	700 —	800 —	
Chip Select Delay, t_{CS}	5 10	— —	600 200	— 300	— —	600 —	— —	
Address Setup Time, t_{AS}	5 10	50 25	— —	— —	50 —	— —	— —	
Address Hold Time, t_{AH}	5 10	150 75	— —	— —	150 —	— —	— —	ns
Read Delay, t_{MRD}	5 10	— —	300 100	500 150	— —	300 —	500 —	
Chip Enable Output Delay from Address, t_{CA}	5 10	— —	500 200	600 250	— —	500 —	600 —	
Bus Contention Delay, t_D	5 10	— —	200 100	350 150	— —	200 —	350 —	
TPA Pulse Width, t_{PAW}	5 10	200 70	— —	— —	200 —	— —	— —	

†Time required by a limit device to allow for the indicated function.

*Time required by a typical device to allow for the indicated function. Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .




Fig. 2 - Timing waveforms.

CDP1831, CDP1831C

Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1831. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1831 is used with a CDP1800-series microprocessor:

$$t_{AH} = 0.5 t_c$$


$$t_{PAW} = 1 t_c$$

\overline{MRD} occurs one clock period (t_c) earlier than the address bits MA0-MA7.

$$\text{where } t_c = \frac{1}{\text{CPU clock frequency}}$$

CDP1832, CDP1832C

TERMINAL ASSIGNMENT



512-Word x 8-Bit Static Read-Only Memory

Features:

- Compatible with CDP1800 and CD4000-series devices
- Functional replacement for industry type 2704 512 x 8 EPROM
- Three-state outputs

The RCA CDP1832 and CDP1832C types are 4096-bit mask-programmable CMOS read-only memories organized as 512 words x 8 bits and designed for use in CDP1800-series microprocessor systems. (See PD30, "ROM Purchase Policy and Data Programming Instructions.")

The CDP1832 ROMs are completely static; no clocks are required.

A Chip-Select input (\overline{CS}) is provided for memory expansion. Outputs are enabled when $\overline{CS}=0$.

The CDP1832 is a pin-for-pin compatible replacement for the industry types 2704 EPROM.

The CDP1832C is functionally identical to the CDP1832. The CDP1832 has an operating voltage range of 4 to 10.5 volts, and the CDP1832C has an operating voltage range of 4 to 6.5 volts.

The CDP1832 and CDP1832C are supplied in 24-lead, hermetic, dual-in-line, side-brazed, ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1832C is also available in chip form (H suffix).




Fig. 1 - Typical CDP1802 microprocessor system.

CDP1832, CDP1832C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} terminal)

CDP1832 -0.5 to +11 V

CDP1832C -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For T_A=-40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A=+60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW

For T_A=-55 to +100°C (PACKAGE TYPE D) 500 mW

For T_A=+100 to 125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T_A=FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to +125°C

PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg})

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

OPERATING CONDITIONS at T_A=Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1832		CDP1832C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	

STATIC ELECTRICAL CHARACTERISTICS at T_A=-40 to +85°C, V_{DD} ±5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1832			CDP1832C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, I _{DD}	—	5	5	—	0.01	50	—	0.02	200	μA
	—	10	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current, I _{OL}	0.4	0, 5	5	0.55	—	—	0.55	—	—	mA
	0.5	0, 10	10	1.30	—	—	—	—	—	
Output High Drive (Source) Current, I _{OH}	4.6	0, 5	5	-0.35	—	—	-0.35	—	—	mA
	9.5	0, 10	10	-0.65	—	—	—	—	—	
Output Voltage Low-Level, V _{OL}	—	0, 5	5	—	0	0.1	—	0	0.1	V
	—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High Level, V _{OH}	—	0, 5	5	4.9	5	—	4.9	5	—	V
	—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage, V _{IL}	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	1, 9	—	10	—	—	3	—	—	—	
Input High Voltage, V _{IH}	0.5,4.5	—	5	3.5	—	—	3.5	—	—	V
	1, 9	—	10	7	—	—	—	—	—	
Input Leakage Current, I _{IN}	Any	0, 5	5	—	±10 ⁻⁴	±1	—	±10 ⁻⁴	±1	μA
	Input	0, 10	10	—	±10 ⁻⁴	±2	—	—	—	
3-State Output Leakage Current, I _{OUT}	0, 5	0, 5	5	—	±10 ⁻⁴	±1	—	±10 ⁻⁴	±1	μA
	0, 10	0, 10	10	—	±10 ⁻⁴	±2	—	—	—	
Input Capacitance, C _{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, C _{OUT}	—	—	—	—	10	15	—	10	15	
Operating Device Current, I _{DD} †	—	0, 5	5	—	5	10	—	5	10	mA
	—	0, 10	10	—	10	20	—	—	—	

*Typical values are for T_A=25°C and nominal V_{DD}.

†Outputs open-circuited; cycle time=2.5 μs.

CDP1832, CDP1832C




Fig. 2 - Functional diagram.

**DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85° C, V_{DD} ±5%,
Input t_r, t_f = 10 ns, C_L = 50 pF, R_L = 200 kΩ**

CHARACTERISTIC	TEST CONDITIONS V _{DD} (V)	LIMITS						UNITS
		CDP1832			CDP1832C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Access Time From Address Change, t _{AA}	5	—	850	1000	—	850	1000	ns
	10	—	400	500	—	—	—	
Access Time From Chip Select, t _{ACS}	5	—	400	550	—	400	550	
	10	—	200	250	—	—	—	
Chip Select Delay, t _{CS}	5	—	200	250	—	200	250	
	10	—	100	130	—	—	—	

* Time required by a typical device to allow for the indicated function. Typical values are for T_A = 25° C and nominal V_{DD}.





Fig. 3 - Timing waveforms.

CDP1833, CDP1833C, CDP1833BC

CMOS 1024-Word x 8-Bit Static Read-Only Memory



Features:

- CDP1833BC is compatible with the CDP1802BC 5 MHz microprocessor
- On-chip address latch
- Interfaces with CDP1800-series microprocessors without additional components
- Optional programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1833, CDP1833C, and CDP1833BC are static 8192-bit mask-programmable CMOS read-only memories organized as 1024-words x 8 bits and are completely static; no clocks are required. They will directly interface with the CDP1800-series microprocessors without additional components.

The CDP1833, CDP1833C, and CDP1833BC respond to a 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 1024-word block within 64K memory space. The polarity of the high-address strobe (TPA), CEI, CS1, and CS2 are user mask-programmable. (See RPP-610, "Sales Policy and Data Programming Instructions", for RCA Custom ROMs).

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1833C and CDP1833BC are functionally identical to the CDP1833. The CDP1833 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1833C and CDP1833BC have a recommended operating voltage range of 4 to 6.5 volts. The CDP1833BC is designed to interface with the CDP1802BC microprocessor.

The CDP1833, CDP1833C, and CDP1833BC are supplied in 24-lead hermetic dual-in-line side-brazed ceramic package (D suffix) and 24-lead dual-in-line plastic package (E suffix). The CDP1833C is also available in chip form (H suffix).




Fig. 1 - Typical CDP1800 Series microprocessor system.

CDP1833, CDP1833C, CDP1833BC

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

(Voltage referenced to V_{SS} terminal)

CDP1833	-0.5 to +11 V
CDP1833C, CDP1833BC	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_d):

For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW

For T_A = -55 to +100°C (PACKAGE TYPE D) 500 mW

For T_A = +100 to 125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T_A = FULL PACKAGE-TEMPERATURE RANGE (All Packages) 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to +125°C

PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

OPERATING CONDITIONS at T_A = -40° to +85° C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1833		CDP1833C, CDP1833BC		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V _{SS}	V _{DD}	




Fig. 2 - Functional diagram.

CDP1833, CDP1833C, CDP1833BC

STATIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85° C, V_{DD} ± 5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS	
	V _O (V)	V _{IN} (V)	V _{DD} (V)	CDP1833			CDP1833C, CDP1833BC				
				Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Quiescent Device Current	I _{DD}	—	5	5	—	0.01	50	—	0.02	200	μA
		—	10	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current	I _{OL}	0.4	0, 5	5	0.8	—	—	0.8	—	—	mA
		0.5	0, 10	10	1.8	—	—	—	—	—	
Output High Drive (Source) Current	I _{OH}	4.6	0, 5	5	-0.8	—	—	-0.8	—	—	mA
		9.5	0, 10	10	-1.8	—	—	—	—	—	
Output Voltage Low-Level	V _{OL}	—	0, 5	5	—	0	0.1	—	0	0.1	V
		—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High Level	V _{OH}	—	0, 5	5	4.9	5	—	4.9	5	—	V
		—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage	V _{IL}	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
		1, 9	—	10	—	—	3	—	—	—	
Input High Voltage	V _{IH}	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
		1, 9	—	10	7	—	—	—	—	—	
Input Leakage Current	I _{IN}	Any	0, 5	5	—	±10 ⁻⁴	±1	—	±10 ⁻⁴	±1	μA
		Input	0, 10	10	—	±10 ⁻⁴	±2	—	—	—	
3-State Output Current	I _{OUT}	0, 5	0, 5	5	—	±10 ⁻⁴	±1	—	±10 ⁻⁴	±1	μA
		0, 10	0, 10	10	—	±10 ⁻⁴	±2	—	—	—	
Operating Device Current	I _{DD1} †	—	0, 5	5	—	7	10	—	7	10	mA
		—	0, 10	10	—	14	20	—	—	—	
Input Capacitance	C _{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance	C _{OUT}	—	—	—	—	10	15	—	10	15	pF

* Typical values are for T_A = 25° C and nominal V_{DD}.

† Outputs open-circuit; cycle time = 2.5 μs.




Fig. 3 - Daisy chaining CDP1833's.

"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM #1 was masked-programmed for memory locations 0000-03FF₁₆ and ROM

#2 masked-programmed for memory locations 0400₁₆-07FF₁₆, for address from 0000-07FF₁₆ the RAM would be disabled and the ROM enabled. For locations above 07FF₁₆ the ROM's would be disabled and the RAM enabled.

CDP1833, CDP1833C, CDP1833BC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$,
Input $t_r, t_f = 10$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω

CHARACTERISTIC	TEST CONDITIONS	LIMITS									UNITS	
		CDP1833			CDP1833C			CDP1833BC				
		Min.#	Typ.*	Max.	Min.#	Typ.*	Max.	Min.#	Typ.*	Max.		
Access Time From Address Change	t_{AA}	5	—	650	775	—	650	775	—	575	700	ns
		10	—	350	425	—	—	—	—	—	—	
Access Time From Chip Select	t_{ACS}	5	—	500	625	—	500	625	—	475	600	
		10	—	275	310	—	—	—	—	—	—	
Chip Select Delay	t_{CS}	5	—	250	320	—	250	320	—	250	320	
		10	—	125	180	—	—	—	—	—	—	
Address Setup Time	t_{AS}	5	75	50	—	75	50	—	75	50	—	
		10	40	25	—	—	—	—	—	—	—	
Address Hold Time	t_{AH}	5	100	75	—	100	75	—	75	50	—	
		10	50	30	—	—	—	—	—	—	—	
Read Delay	t_{MRD}	5	—	400	500	—	400	500	—	400	500	
		10	—	200	275	—	—	—	—	—	—	
Chip Enable Output Delay from Address	t_{CA}	5	—	120	170	—	120	170	—	120	170	
		10	—	70	100	—	—	—	—	—	—	
Bus Contention Delay	t_D	5	—	220	270	—	220	270	—	220	270	
		10	—	130	150	—	—	—	—	—	—	
TPA Pulse Width	t_{PAW}	5	200	—	—	200	—	—	175	—	—	
		10	70	—	—	—	—	—	—	—	—	
Chip Enable In to Chip Enable Out Delay	t_{CEIO}	5	—	200	250	—	200	250	—	200	250	
		10	—	100	150	—	—	—	—	—	—	

Time required by a limit device to allow for the indicated function.

* Time required by a typical device to allow for the indicated function. Typical values are for $T_A = 25^\circ\text{C}$ and nominal voltages.




Fig. 4 - Timing waveforms.

Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1833. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.


The following general timing relationships will hold when the CDP1833 is used with a CDP1800-series microprocessor.

$$t_{AH} = 0.5 t_c$$

$$t_{PAW} = 1 t_c$$

t_{MRD} occurs one clock period (t_c) earlier than the address bits MA0-MA7.

$$\text{where } t_c = \frac{1}{\text{CPU clock frequency}}$$



1028-Word x 8-Bit Static Read-Only Memory

Features

- Industry pin compatible
- Three-state outputs

The RCA-CDP1834 and CDP1834C are 8192-bit mask-programmable CMOS read-only memories organized as 1024-words x 8-bits and designed for use in CDP1800-series microprocessor systems. The CDP1834-series ROM's are completely static; no clocks are required.

Two Chip-Select inputs (CS1, CS2) are provided for memory expansion. The polarity of each Chip-Select is user mask-programmable. (See PD30. "ROM Purchase Policy and

Data Programming Instructions"). The CDP1834-series is pin-compatible with industry type 2708 EPROM. The CDP1834C is functionally identical to the CDP1834. The CDP1834 has a recommended operating voltage range of 4 to 10.5 volts and the CDP1834C has a recommended operating voltage range of 4 to 6.5 volts. The CDP1834 and the CDP1834C are supplied in 24-lead dual-in-line ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1834C is also available in chip form (H suffix).




Fig. 1 - Typical CDP1802 microprocessor system.

CDP1834, CDP1834C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):

(All voltage values referenced to V_{SS} terminal)

CDP1834	0.5 to +11 V
CDP1834C	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS

-0.5 to $V_{DD} + 0.5$ V

DC INPUT CURRENT, ANY ONE INPUT

± 10 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) 500 mW
 For $T_A = 100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ 100 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE D -55 to $+125^\circ\text{C}$

PACKAGE TYPE E -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE (T_{stg})

-65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, V_{DD} 5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP1834			CDP1834C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I_{DD}	—	5 10	5 10	— —	0.01 1	50 200	— —	0.02 —	200 —	μA
Output Low Drive (Sink) Current I_{OL}	0.4 0.5	0, 5 0, 10	5 10	0.8 1.8	— —	— —	0.8 —	— —	— —	mA
Output High Drive (Source) Current I_{OH}	4.6 9.5	0, 5 0, 10	5 10	-0.8 -1.8	— —	— —	-0.8 —	— —	— —	
Output Voltage Low-Level V_{OL}	— —	0, 5 0, 10	5 10	— —	0 0	0.1 0.1	— —	0 —	0.1 —	V
Output Voltage High Level V_{OH}	— —	0, 5 0, 10	5 10	4.9 9.9	5 10	— —	4.9 —	5 —	— —	
Input Low Voltage V_{IL}	0.5, 4.5 1, 9	— —	5 10	— —	— —	1.5 3	— —	— —	1.5 —	
Input High Voltage V_{IH}	0.5, 4.5 1, 9	— —	5 10	3.5 7	— —	— —	3.5 —	— —	— —	
Input Leakage Current I_{IN}	Any Input	0, 5 0, 10	5 10	— —	— —	± 1 ± 2	— —	— —	± 1 —	μA
3-State Output Leakage Current I_{OUT}	0, 5 0, 10	5 10	5 10	— —	— —	± 1 ± 2	— —	— —	± 1 —	
Input Capacitance C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C_{OUT}	—	—	—	—	10	15	—	10	15	pF
Operating Device Current I_{DD1+}	— —	0, 5 0, 10	5 10	— —	7 14	10 20	— —	7 —	10 —	mA

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

+Outputs open-circuited; cycle time = 2.5 μs .

CDP1834, CDP1834C

OPERATING CONDITIONS at T_A = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1834		CDP1834C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = -40 to + 85°C, $V_{DD} \pm 5\%$, Input $t_r, t_f = 10$ ns, $C_L = 50$ pF, $R_L = 200$ kΩ

CHARACTERISTIC	TEST CONDITIONS V_{DD} (V)	LIMITS						UNITS
		CDP1834			CDP1834C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Access Time from Address Change, t_{AA}	5	—	575	750	—	575	750	ns
	10	—	350	425	—	—	—	
Access Time from Chip Select, t_{ACS}	5	—	600	700	—	600	700	ns
	10	—	325	410	—	—	—	
Chip Select Delay, t_{CS}	5	—	480	580	—	480	580	ns
	10	—	250	340	—	—	—	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .




Fig. 2 - Timing waveforms.





Fig. 3 - Functional diagram.

CDP1835C



CMOS 2048-Word x 8-Bit Static Read-Only Memory

Features:

- Interfaces with CDP1800-series microprocessors ($f_{clock} \leq 5 \text{ MHz}$) without additional components
- On-chip address latch
- On-chip address decoder provides programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1835C is a 16384-bit mask-programmable CMOS read-only memory, organized as 2048 words x 8 bits and is completely static: no clocks required. It will directly interface with CDP1800-series microprocessors that have clock frequencies up to 5 MHz without additional components.

The CDP1835C responds to a 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 2048-word block of 64K memory space. The polarity of the high address strobe (TPA), MRD, CEI, CS1, and CS2 are user mask-programmable.

(See Data Programming Instructions in this data sheet.)

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1835C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1835C is supplied in 24-lead hermetic dual-in-line side-brazed ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).




Fig. 1 - Typical CDP1800 Series microprocessor system.

MAXIMUM RATING, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):
 (All voltages referenced to V_{SS} terminal) -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW
 For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
 For T_A = -55 to +100°C (PACKAGE TYPE D) 500 mW
 For T_A = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For T_A = FULL PACKAGE-TEMPERATURE RANGE 100 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE D -55 to +125°C
 PACKAGE TYPE E -40 to +85°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

OPERATING CONDITIONS at T_A = FULL PACKAGE-TEMPERATURE RANGE

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS CDP1835C		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	




Fig. 2 - Functional block diagram.

CDP1835C

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$, except as noted

CHARACTERISTIC		CONDITIONS		LIMITS			UNITS
		V_o (V)	V_{IN} (V)	CDP1835C			
				Min.	Typ.*	Max.	
Quiescent Device Current	I_{DD}	—	0, V_{DD}	—	5	50	μA
Output Low Drive (Sink) Current	I_{OL}	0.4	0, V_{DD}	0.8	1.6	—	mA
Output High Drive (Source) Current	I_{OH}	$V_{DD} - 0.4$	0, V_{DD}	-0.8	-1.6	—	
Output Voltage Low-Level	V_{OL}	—	0, V_{DD}	—	0	0.1	V
Output Voltage High-Level	V_{OH}	—	0, V_{DD}	$V_{DD} - 0.1$	V_{DD}	—	
Input Low Voltage	V_{IL}	$V_{DD} - 0.5$	—	—	—	1.5	
Input High Voltage	V_{IH}	$V_{DD} - 0.5$	—	3.5	—	—	
Input Leakage Current (Any Input)	I_{IN}	—	0, V_{DD}	—	—	± 1	μA
3-State Output Leakage Current	I_{OUT}	0, V_{DD}	0, V_{DD}	—	—	± 2	
Operating Device Current	I_{OPER} •	—	0, V_{DD}	—	5	10	mA
Input Capacitance	C_{IN}	—	—	—	5	7.5	pF
Output Capacitance	C_{OUT}	—	—	—	10	15	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

•Outputs open circuited; cycle time $1\ \mu\text{s}$.




Fig. 3 - Typical use of daisy chaining feature of the CDP1835C.

"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-07FF₁₆ and ROM No. 2 masked-programmed for memory locations

0800₁₆-0FFF₁₆, for addresses from 0000-0FFF₁₆, the RAM would be disabled and one of the ROMs enabled. For locations above 0FFF₁₆, the ROM's would be disabled and the RAM enabled.

CDP1835C

Signal Descriptions

MA0-MA7: 16-bit multiplexed address inputs. The high-byte address bits are strobed into the on-chip address lath with the trailing edge of TPA. High-byte bits A11, A12, A13, A14 and A15 are polarity mask-programmable for use as chip enable inputs for memory expansion.

MRD: Memory read input. Controls the output buffers and Chip Enable Output (CEO), and powers down the ROM. MRD must be valid on or before the trailing edge of TPA. When MRD is not valid, the output buffers are tri-stated. The active polarity of MRD is mask-programmable.

CS1, CS2: Mask-programmable chip-select inputs. The chip-select inputs control the data output buffers only (not CEO). The output buffers will be tri-stated when either CS1 or CS2 is not valid.

TPA: The trailing edge of TPA is used to latch the high-byte of the 16-bit multiplexed address. The ROM is enabled after the trailing edge of TPA (MRD active). The active polarity of TPA is mask-programmable.

CEI, CEO: The Chip Enable Input (CEI), in conjunction with the Chip Enable Output (CEO) can be used in a "Daisy Chain" configuration to avoid memory conflicts between ROM and RAM. CEO is high when the ROM is enabled (i.e., MRD is low, TPA toggled) or CEI is active. The active polarity of CEI is mask-programmable.

BUS0-BUS7: 8-Bit Tri-State data bus.

VDD, VSS: Power supply connections

DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85°C, VDD = 5V ± 5%

Input tr, tr = 10 ns, CL = 100 pF, and 1 TTL Load

CHARACTERISTIC		LIMITS CDP1835C		UNITS
		Min.	Max.	
Access Time from Address Change	tAVQV	—	500	ns
Chip Select to Output Active	tsVQX	0	200	
Address Setup Time	tAS	50	—	
Address Hold Time	tAH	50	—	
MRD Setup Time *	trSU	0	—	
Chip Enable Output Delay from TPA	tCA	—	125	
Output Delay from TPA	td	—	200	
TPA Pulse Width	tPAW	125	—	
Chip Enable In to Chip Enable Out Delay	tCEIO	—	100	
Chip Select to Output Valid	tsVQV	—	200	
Chip Deselect to Output High Z	tsXQZ	—	200	
MRD to CEO Low	trXCL	—	150	
MRD to Output High Z	trXQZ	—	200	

* MRD must be valid on or before the trailing edge of TPA. (Output will be tri-stated and the ROM powered down when MRD is not valid.)

CDP1835C




Fig. 4 - Timing diagram.

Notes:

- (1) MRD must be valid on or before the trailing edge of TPA. (Output will be tri-stated and the ROM powered down when MRD is not valid.)
- (2) CS (CS1 and CS2) controls the output buffers only. Output will be tri-stated when either CS1 or CS2 is not valid.
- (3) CEO is high when ROM is enabled.
- (4) Provided t_{AVQV} is satisfied.

ROM Ordering Information

All RCA mask-programmable ROM's are custom ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM, or EPROM), a floppy diskette generated on an RCA Development System, or computer punch cards.

For detailed instructions refer to the ROM Information Sheet for the CDP1835C and publication RPP-610A "CMOS ROM" Brochure. (Note: Polarity options, columns 41 and 42, Part B on the CDP1835C ROM Information Sheet must be blank).

ROM Information Sheet

How is ROM pattern being submitted to RCA?

- check one **Computer Cards** (Complete parts A, B, and C)
Floppy Diskette (Complete parts A, B, C, and E)
Master Device (PROM) (Complete parts A, B, C, and D)

PART A	Customer Name (start at left)												
	6-30	<input type="text"/>											
	35-54	<input type="text"/>										Address or Division	
	59-63	<input type="text"/>		RCA Custom Number (Obtained from RCA Sales Office)									
65-71	<input type="text"/>		ROM Type (without CDP prefix), e.g. 1835C										

PART B	ROM TYPE	Circle one letter (P, N, or X) in each column. (A single letter indicates no choice) P = active when logic 1, N = active when logic 0, X = don't care												
	Pin Functions	CS1	CS2	$\overline{\text{MRD}}$	—	CEI	TPA	A15	A14	A13	A12	A11	A10	A9
	CDP1835C Polarity Options	PNX	PNX	P, N	X	PX	PN	PNX	PNX	PNX	PNX	PNX		
Column #	28	29	30	31	32	34	36	37	38	39	40	41	42	

PART C	Starting address of ROM pattern in Hex.
	<input type="text"/>


PART D	If a master device is submitted, state type or ROM/PROM: _____
	Starting and last address of data block in the Master Device (in Hex). <input type="text"/> <input type="text"/>

PART E	If a diskette is submitted, check type of RCA Development System used.
	<input type="checkbox"/> MS2000 <input type="checkbox"/> CDP18S007 <input type="checkbox"/> CDP18S008
	Specify: Track # <input type="text"/>
	Specify: File Name: _____
	Software program used: _____
Software program used: (check one)	Software program used: (check one)
<input type="checkbox"/> ROM SAVE <input type="checkbox"/> SAVE PROM	<input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM

• If the Master device is a ROM, state the active polarity of all chip select/enable inputs.

CDP1837C

4096-Word x 8-Bit Static Read-Only Memory



Features:

- Interfaces with CDP1800-series microprocessors ($f_{clock} \leq 5 \text{ MHz}$) without additional components
- On-chip address latch
- On-chip address decoder provides programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1837C is a 32768-bit mask-programmable CMOS read-only memory, organized as 4096 words x 8 bits and is completely static: no clocks required. It will directly interface with CDP1800-series microprocessors, having clock frequencies up to 5 MHz, without additional components.


The CDP1837C responds to a 16-bit address multiplexed on 8 address lines. Address latches are provided on chip for storing the high byte address data. By mask option, this ROM can be programmed to operate in any 4096-word block of 64-K memory space. The polarity of the high address strobe (TPA), MRD, CEI, CS1, and CS2 are user mask-programmable.

(See Data Programming Instructions in this data sheet).

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1837C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1837C is supplied in 24-lead hermetic dual-in-line side-braced ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).



92CM-35120

Fig. 1 - Typical CDP1800 Series microprocessor system.

MAXIMUM RATING, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):
 (All voltages referenced to V_{SS} terminal) -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ±10 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW
 For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
 For T_A = -55 to +100°C (PACKAGE TYPE D) 500 mW
 For T_A = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 For T_A = FULL PACKAGE-TEMPERATURE RANGE 100 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE D -55 to +125°C
 PACKAGE TYPE E -40 to +85°C


STORAGE TEMPERATURE RANGE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

OPERATING CONDITIONS at T_A = FULL PACKAGE-TEMPERATURE RANGE

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	CDP1837C		
	MIN.	MAX.	
Supply-Voltage Range	4	6.5	V
Recommended Input Voltage Range	V _{SS}	V _{DD}	



92CM-37228

Fig. 2 - Functional block diagram.

CDP1837C

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$, except as noted

CHARACTERISTIC		CONDITIONS		LIMITS			UNITS
		V_o (V)	V_{in} (V)	CDP1837C			
				Min.	Typ.*	Max.	
Quiescent Device Current	I_{DD}	—	0, V_{DD}	—	5	50	μA
Output Low Drive (Sink) Current	I_{OL}	0.4	0, V_{DD}	0.8	1.6	—	mA
Output High Drive (Source) Current	I_{OH}	$V_{DD} - 0.4$	0, V_{DD}	-0.8	-1.6	—	
Output Voltage Low-Level	V_{OL}	—	0, V_{DD}	—	0	0.1	V
Output Voltage High-Level	V_{OH}	—	0, V_{DD}	$V_{DD} - 0.1$	V_{DD}	—	
Input Low Voltage	V_{IL}	$V_{DD} - 0.5$	—	—	—	1.5	
Input High Voltage	V_{IH}	$V_{DD} - 0.5$	—	3.5	—	—	
Input Current	I_{IN}	—	0, V_{DD}	—	—	± 1	μA
3-State Output Leakage Current	I_{OUT}	0, V_{DD}	0, V_{DD}	—	—	± 2	
Operating Device Current	$I_{OPER}\bullet$	—	0, V_{DD}	—	5	10	mA
Input Capacitance	C_{IN}	—	—	—	5	7.5	pF
Output Capacitance	C_{OUT}	—	—	—	10	15	

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

•Outputs open circuited; cycle time $1\ \mu\text{s}$.




Fig. 3 - Daisy chaining CDP1837C's.

"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-0FFF₁₆ and ROM No. 2 masked-programmed for memory locations

1000₁₆-1FFF₁₆, for addresses from 0000-1FFF₁₆, the RAM would be disabled and one of the ROMs enabled. For locations above 1FFF₁₆, the ROM's would be disabled and the RAM enabled.

CDP1837C

Signal Descriptions

MA0-MA7: 16-bit multiplexed address inputs. The high-byte address are strobed into the on-chip address latch with the trailing edge of TPA. High-byte bits A12, A13, A14 and A15 are polarity mask-programmable for use as chip enable inputs for memory expansion.

MRD: Memory read input. Controls the output buffers and Chip Enable Output (CEO), and powers down the ROM. MRD must be valid on or before the trailing edge of TPA. When MRD is not valid, the output buffers are tri-stated. The active polarity of MRD is mask-programmable.

CS1, CS2: Mask-programmable chip-select inputs. The chip-select inputs control the output buffers only (not CEO). The output buffers will be tri-stated when either CS1 or CS2 is not valid.

TPA: The trailing edge of TPA is used to latch the high byte of the 16-bit multiplexed address. The ROM is enabled after the trailing edge of TPA (MRD active). The active polarity of TPA is mask-programmable.

CEI, CEO: The Chip Enable Input (CEI), in conjunction with the Chip Enable Output (CEO) can be used in a "Daisy Chain" configuration to avoid memory conflicts between ROM and RAM. CEO is high when the ROM is enabled (i.e., MRD is low, TPA toggled) or CEI is active. The active polarity of CEI is mask-programmable.

BUS0-BUS7: 8-Bit Tri-State data bus.

VDD, VSS: Power supply connections

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C, VDD = 5V ± 5%

Input tr, tr = 10 ns, CL = 100 pF, and 1 TTL Load

CHARACTERISTIC		LIMITS CDP1837C		UNITS
		Min.	Max.	
Access Time from Address Change	tAVQV	—	500	ns
Chip Select to Output Active	tSVQX	0	200	
Address Setup Time	tAS	50	—	
Address Hold Time	tAH	50	—	
MRD Setup Time *	trSU	0	—	
Chip Enable Output Delay from TPA	tCA	—	125	
Output Delay from TPA	td	—	200	
TPA Pulse Width	tPAW	125	—	
Chip Enable In to Chip Enable Out Delay	tCEIO	—	100	
Chip Select to Output Valid	tSVQV	—	200	
Chip Deselect to Output High Z	tsXQZ	—	200	
MRD to CEO Low	trXCL	—	150	
MRD to Output High Z	trXQZ	—	200	

* MRD must be valid on or before the trailing edge of TPA. (Output will be Tri-States and the ROM powered down when MRD is not valid.)

CDP1837C




Fig. 4 - Timing diagram.

Notes:

- (1) MRD must be valid on or before the trailing edge of TPA. (Output will be tri-stated and the ROM powered down when MRD is not valid.)
- (2) CS (CS1 and CS2) controls the output buffers only. Output will be tri-stated when either CS1 or CS2 is not valid.
- (3) CEO is high when ROM is enabled.
- (4) Provided t_{AVQV} is satisfied.

CDP1837C

ORDERING INFORMATION

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

Package	Suffix Letter
Dual-in-Line Side Brazed Ceramic	D
Dual-in-Line Plastic	E
For example, a CDP1837C in a dual-in-line plastic package will be identified as the CDP1837CE.	

ROM Ordering Information

All RCA mask-programmable ROM's are custom ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM, or EPROM), floppy diskette generated on a RCA Development System, or computer punch cards.

For detailed instructions refer to the ROM Information Sheet for the CDP1837C and publication RPP-610A "CMOS ROM" Brochure. (Note: Polarity options, columns 40, 41, and 42 on the CDP1837C ROM Information Sheet must be left blank).

ROM Information Sheet

How is ROM pattern being submitted to RCA?

- check one **Computer Cards** (Complete parts A, B, and C)
Floppy Diskette (Complete parts A, B, C, and E)
Master Device (PROM) (Complete parts A, B, C, and D)

PART A		Customer Name (start at left)																												
	6-30	<table border="1" style="width: 100%; height: 15px;"> <tr> <td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td> </tr> </table>																												
	35-54	<table border="1" style="width: 100%; height: 15px;"> <tr> <td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td> </tr> </table>																				Address or Division								
59-63	<table border="1" style="width: 100%; height: 15px;"> <tr> <td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td> </tr> </table>						RCA Custom Number																							
65-71	<table border="1" style="width: 100%; height: 15px;"> <tr> <td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td><td style="width: 15px;"></td> </tr> </table>								ROM Type (without CDP prefix)																					

PART B	ROM TYPE	Circle one letter (P, N, or X) in each column. (A single letter indicates no choice) P = active when logic 1, N = active when logic 0, X = don't care												
	Pin Functions	CS1	CS2	$\overline{\text{MRD}}$	—	CEI	TPA	A15	A14	A13	A12	A11	A10	A9
	CDP1837C Polarity Options	PNX	PNX	P, N	X	PX	PN	PNX	PNX	PNX	PNX			
	Column #	28	29	30	31	32	34	36	37	38	39	40	41	42

PART C	Starting address of ROM pattern in Hex. <table border="1" style="width: 100%; height: 20px;"> <tr> <td style="width: 25px;"></td><td style="width: 25px;"></td><td style="width: 25px;"></td><td style="width: 25px;"></td> </tr> </table>				

PART D	If a master device is submitted, state type or ROM/PROM: _____ Starting and last address of data block in the Master Device (in Hex). <table border="1" style="width: 100%; height: 20px;"> <tr> <td style="width: 25px;"></td><td style="width: 25px;"></td><td style="width: 25px;"></td><td style="width: 25px;"></td> <td style="width: 25px;"></td><td style="width: 25px;"></td><td style="width: 25px;"></td><td style="width: 25px;"></td> </tr> </table>								

PART E	If a diskette is submitted, check type of RCA Development System used. <input type="checkbox"/> MS2000 <input type="checkbox"/> CDP18S005 <input type="checkbox"/> CDP18S007 <input type="checkbox"/> CDP18S008 Specify: Track # <table border="1" style="width: 40px; height: 15px;"></table> Specify: File Name: _____ Software program used: (check one) <input type="checkbox"/> ROM SAVE <input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM <input type="checkbox"/> SAVE PROM
---------------	---

•If the Master Device is a ROM, state the active polarity of all chip-select/enable functions.


CDP65516

Product Preview

CMOS 2048-Word x 8-Bit Static Read-Only Memory

Features

- 3 to 6 volt supply
- Access time
430 ns (5 V) CDP65516-43
550 ns (5 V) CDP65516-55
- Low power dissipation
15 mA maximum (active)
30 μ A maximum (standby)
- Directly compatible with muxed bus CMOS microprocessors
- Pins 13, 14, 16, and 17 are mask programmable
- MOTEL mask option also insures direct compatibility with many NMOS microprocessors
- Standard 18-pin package



TERMINAL ASSIGNMENT

The CDP65516 is a complementary MOS mask programmable byte organized read-only memory (ROM). The CDP65516 is organized as 2048 bytes of 8 bits, designed for use in multiplex bus systems. It is fabricated using silicon gate CMOS technology, which offers low-power operation from a single 5-volt supply.

The memory is compatible with CMOS microprocessors that share address and data lines. Compatibility is enhanced by pins 13, 14, 16, and 17 which give the user the versatility

of selecting the active levels of each. Pin 17 allows the user to choose active high, active low or a third option of programming which is termed the "MOTEL" mode. If this mode is selected by the user, it provides direct compatibility with the CDP6805E2 type microprocessor series. In the MOTEL operation the ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This unique operational feature makes the ROM an extremely versatile part.




Fig. 1 - Block diagram.

CDP65516

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7	V
Input Voltage	V_{in}	-0.3 to +7	V
Operating Temperature Range	T_A	0 to +70	°C
Storage Temperature Range	T_{stg}	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS
(Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage (V_{CC} must be applied at least 100 μ s before proper device operation is achieved)	V_{CC}	4.5	5	5.5	V
Input High Voltage	V_{IH}	$V_{CC} - 2$	—	5.5	V
Input Low Voltage	V_{IL}	-0.3	—	0.8	V

RECOMMENDED OPERATING CHARACTERISTICS

Characteristic	Symbol	CDP65516-43		CDP65516-55		Unit	Test Condition
		Min	Max	Min	Max		
Output High Voltage Source Current - 1.6 mA	V_{OH}	$V_{CC} - 0.4$ V	—	$V_{CC} - 0.4$ V	—	V	
Output Low Voltage Sink Current + 1.6 mA	V_{OL}	—	0.4	—	0.4	V	
Supply Current (Operating)	I_{CC1}	—	15	—	15	mA	$C_L = 130$ pF, $V_{in} = V_{IH}$ to V_{IL} $t_{cyc} = 1$ μ s
Supply Current (DC Active)	I_{CC2}	—	100	—	100	μ A	$V_{in} = V_{CC}$ to GND
Standby Current	I_{ISB}	—	30	—	50	μ A	$V_{in} = V_{CC}$ to GND
Input Leakage	I_{in}	-10	+10	-10	+10	μ A	
Output Leakage	I_{OL}	-10	+10	-10	+10	μ A	

CAPACITANCE (f = 1 MHz, $T_A = 25^\circ\text{C}$, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Max	Unit
Input Capacitance	C_{in}	5	pF
Output Capacitance	C_{out}	12.5	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS
(Full operating voltage and temperature range unless otherwise noted.)

READ CYCLE
 $C_L = 130$ pF

Parameter	Symbol	CDP65516-43		CDP65516-55		Unit
		Min	Max	Min	Max	
Address Strobe Access Time	t_{MLDV}	—	430	—	550	ns
Read Cycle Time	t_{MHMH}	—	750	—	1000	ns
Multiplex Address Strobe High to Multiplex Address Strobe Low (Pulse Width)	t_{MHML}	150	—	175	—	ns
Data Strobe Low to Multiplex Address Strobe Low	t_{GLML}	50	—	50	—	ns
Multiplex Address Strobe Low to Data Strobe High	t_{MLGH}	100	—	160	—	ns
Address Valid to Multiplex Address Strobe Low	t_{AVML}	50	—	50	—	ns
Chip Select Low to Multiplex Address Strobe Low	t_{SLML}	50	—	50	—	ns
Multiplex Address Strobe Low to Chip Select High	t_{MLSH}	50	—	80	—	ns
Chip Enable Low/High to Multiplex Address Strobe Low	t_{ELML} t_{EHML}	50	—	50	—	ns
Multiplex Address Strobe Low to Address Don't Care	t_{MLAX}	50	—	80	—	ns
Data Strobe High to Data Valid	t_{GHDV}	175	—	200	—	ns
Data Strobe Low to High-Z	t_{GLDZ}	—	160	—	160	ns

CDP65516




Fig. 2 - Read cycle timing waveforms.

Functional Description

The 2K x 8 bit CMOS ROM (CDP65516) shares address and data lines and, therefore, is compatible with the majority of CMOS microprocessors in the industry. The package size is reduced from 24 pins for standard NMOS ROMs to 18 pins because of the multiplexed bus approach. The savings in package size and external bus lines adds up to tighter board packing density which is handy for battery-powered hand-carried CMOS Systems. This ROM is designed with the intention of having very low active as well as standby currents. The active power dissipation of 75 mW (at $V_{CC}=5$ V, freq.=1 MHz) and standby power of 150 μ W (at $V_{CC}=5$ V) add up to low power for battery operation. The typical access time of the ROM is 280 ns making it acceptable for operation with today's existing CMOS microprocessors.

An example of this operation is shown in Fig. 3. Shown is a typical connection with the CDP6805E2 CMOS microprocessor. The main difference between this system and competitive process is that the data strobe (DS) on the CDP6805E2 and the read bar (RD) on the competitive process both control the output of data from the ROM but are of opposite polarity. The 2K x 8 ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This is termed the MOTEL mode of operation. This unique operational feature makes the ROM an extremely versatile part. Further operational features are explained in the following section.

Operational Features

In order to operate in a multiplexed bus system the ROM latches, for one cycle, the address and chip-select input information on the trailing edge of address strobe (M) so the address signals can be taken off the bus.

Since they are latched, the address and chip-select signals have a setup and hold time referenced to the negative edge of address strobe. Address strobe has a minimum pulse

width requirement since the circuit is internally precharged during this time and is set up for the next cycle on the trailing edge of negative address strobe. Access time is measured from the negative edge of address strobe.

The part is equipped with a data strobe input (G) which controls the output of data onto the bus lines after the addresses are off the bus. The data strobe has three potential modes of operation which are programmable with the ROM array. The first mode is termed the MOTEL mode of operation. In this mode, the circuit can work with either the 6805 or 8085 type microprocessor series. The difference between the two series for a ROM peripheral is only the polarity of the data-strobe signal. Therefore, in the MOTEL mode the ROM recognizes the state of the data-strobe signal at the trailing edge of address strobe (requires a setup and hold time), latches the state into the circuit after address strobe, and turns on the data outputs when an opposite polarity signal appears on the data-strobe input. In this manner the data-strobe input can work with either polarity signal but that signal must toggle during a cycle to output data on the bus lines. If the data strobe remains at a dc level the outputs will remain off. The data-strobe input has two other programmable modes of operation and those are the standard static select modes (high or low) where a dc input not synchronous with the address strobe will turn the output on or off.

The chip-enable and chip-select inputs are all programmable with the ROM array to either a high or low select. The chip select acts as an additional address and is latched on the address-strobe trailing edge. On deselection the chip select merely turns off the output drivers acting as an output disable. It does not power down the chip. The chip-enable inputs, however, do put the chip in a power down standby mode but they are not latched with address strobe and must be maintained in a dc state for a full cycle.





Fig. 3 - Typical minimum system.

Introduction

CBUG05 is a debug monitor program written for the CDP6805E2 Microprocessor Unit and contained in the CDP65516 2K x 8 CMOS ROM. CBUG05 allows for rapid development and evaluation of hardware and 6805 Family type software, using memory and register examine/change commands as well as breakpoint and single instruction trace commands. CBUG05 also includes software to set

and display time, using an optional CDP6818 Real-Time Clock (RTC), and routines to punch and load an optional cassette interface. Fig. 2 shows a minimum system which only requires the MPU, ROM, keypad inputs and display output interfaces. Port A of the CDP6805E2 MPU is required for the I/O; however, Port B and all other CDP6805E2 MPU features remain available to the user. A possible expanded system is shown in Fig. 3.



92CM - 35118

Fig. 4 - Minimum CBUG05 system.

CDP65516




Fig. 5 - Expanded CBUG05 system.

CDP65516

DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROMs, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Computer-Card Deck**—use standard 80-column computer punch cards.
2. **Floppy Diskette**—diskette information must be generated on an RCA CDP1800-series microprocessor development system.

3. **Master Device** — a ROM, PROM, or EPROM that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

COMPUTER-CARD METHOD

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

TITLE CARD

Column No.	Data
1	Punch T
2-5	leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	leave blank
59-63	RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	leave blank
65-71	RCA device type, without CDP6 prefix, e.g., 5516
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis)
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number; the first deck should be numbered 01

OPTION CARD

Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type.

Column No.	Data
1-6	Punch the word OPTION
7	leave blank
8-17	RCA device type, including CDP6 prefix, e.g., CDP65516
18-27	leave blank
28-31	Punch P or N per ROM Information Sheet
32-78	leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

DATA-FORMAT CARD

The data-format card specifies the form in which the data is to be entered into ROM.

Column No.	Data
1-11	Punch the words DATA FORMAT
12	leave blank
13-15	Punch the letters HEX
16	leave blank
17-19	Punch POS
20-78	leave blank
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)

ROM INFORMATION SHEET

OPTION LIST

Select the options for your ROM from the following list. A manufacturing mask will be generated from this information. Select one in each section..

PROGRAMMABLE PIN OPTIONS

	Pin Number			
	13 (\bar{E})	14 (\bar{S})	16 (E)	17 (\bar{G})
Active High (1 or P)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Active Low (1 or P)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
MOTEL (X)	—	—	—	<input type="checkbox"/>
	28	29	30	31
	Column Number (On Option Card)			

CUSTOMER INFORMATION

Customer Name _____

Address _____

City _____ State _____ Zip _____

Phone () _____ Extension _____

Contact Ms./Mr. _____

Customer Part No. _____

PATTERN MEDIA

- EPROM
- Card Deck
- Other*

*Other media require factory approval.

Signature _____

Title _____



Development Systems



CDP18S693 and CDP18S694**RCA COSMAC****Microboard Computer Development Systems (MCDS)****RCA's Low-Cost Microboard Computer Development System (MCDS) CDP18S693 Combines:**

- CMOS Microprocessor Architecture CDP1802A
- CMOS Microboard Computer Module CDP18S601
- CMOS Microboard Memory and Tape I/O Module CDP18S652
- ROM-Based Basic 3 Interpreter with Full Floating-Point Arithmetic
- ROM-Based Monitor Program UT62
- Cassette I/O Unit for Mass Memory Storage
- RS232C or 20-mA Terminal Interface with Baud Rates to 1200
- Five-Card Chassis and Case
- Five-Volt Power Supply

Add a data terminal and you have a CMOS Microcomputer Development System at a surprising, unbelievably low cost.

With the CDP18S693 Microboard Computer Development System YOU can:

- Develop CDP1802 and/or Microboard software
- Program with floating-point Basic 3
- Use the system as a dedicated controller
- Expand system with any of the extensive Microboard family
- Expand system to use ROM-based Assembler/Editor
- Expand memory to full 65 kilobytes
- Extend I/O capabilities with analog and/or digital I/O Microboards

RCA's Higher-Performance Microboard Computer Development System (MCDS) CDP18S694 Combines:

- CMOS Microprocessor Architecture CDP1802A
- CMOS Microboard Computer Module CDP18S601
- CMOS Microboard Memory and Tape I/O Module CDP18S652
- ROM-Based Assembler/Editor Program
- ROM-Based Basic 3 Interpreter with Full Floating-Point Arithmetic
- ROM-Based Monitor Program UT62
- Two Cassette I/O Units for Mass Memory Storage
- RS232C or 20-mA Terminal Interface with Baud Rates to 1200
- Five-Card Chassis and Case
- Five-Volt Power Supply
- PROM Programmer Module and Software CDP18S680


Add a data terminal and you have an even higher-performance CMOS Microcomputer Development System at a surprising low cost.

With the CDP18S694 Microboard Computer Development System YOU can:

- Develop CDP1802 and/or Microboard software
- Program with floating-point Basic 3 or assembly language
- Use the ROM-Based Assembler/Editor to develop software
- Create ASCII files on cassette tape (EDITOR)
- Convert Level I source code on tape into executable machine language on another tape (ASSEMBLER)
- Program RCA and other industry-standard UV-erasable PROM's
- Use the system as a dedicated controller with optional run-time Basic 3 (ROM)
- Expand the system with any of the extensive Microboard family

CDP18S693, CDP18S694

CDP18S693 Microboard Computer Development System Configuration



CDP18S693, CDP18S694

The COSMAC Microboard Computer Development Systems (MCDS) CDP18S693 and CDP18S694 are economical and versatile systems for the development of the hardware and software for applications based on the RCA 1800 series of CMOS microprocessor products. With the optional run-time Basic 3 available on ROM, and with the addition if needed of any of the many available expansion Microboards, the MCDS may be used very effectively for control, testing, or other dedicated microcomputer applications.


The CDP18S693 includes a five-card chassis with case, a 5-volt power supply, a CDP18S601 Microboard Computer, a CDP18S652 Microboard Combination Memory and Tape I/O Control Module augmented with a ROM-based monitor program and a ROM-based extended Basic 3 interpreter, an audio cassette tape system for mass memory storage, and the cables needed for connecting a data terminal and for connecting the cassette drive system to the CDP18S652.

The CDP18S694 has all the features of the CDP18S693 plus the following. In an additional three-ROM set on the CDP18S652, a Level I text Editor and Assembler enables the user to create CDP1802 machine language programs in Level I mnemonics. A PROM Programmer Module is also provided along with a control program on cassette tape that enables the user to program a wide variety of EPROM's. A second audio cassette drive unit is included to support the Editor and Assembler operations.

Versions for both domestic and overseas operation are available. Models CDP18S693V1 and CDP18S694V1 operate on 110-120 volts ac, 60 Hz; models CDP18S693V3 and CDP18S694V3 operate on 220-240 volts ac, 50 Hz.

Hardware Features


A **five-card chassis and case** houses the Microboards provided with the MCDS. The CDP18S693 includes the CDP18S601 Microboard Computer and the CDP18S652 Combination Memory and Tape I/O Control Module. The CDP18S694 includes the CDP18S601, CDP18S652, and a PROM programmer module. The chassis and case assembly has openings at the bottom and end to permit easy access to the cabling terminal connections.



The **power supply** for the card nest is wired through a disconnect plug to the universal backplane. Power Converter Type CDP18S023V1 is for 110-volt operation and Type CDP18S023V3 is for 220-volt operation. The dc output is 5 volts at 600 milliamperes.



The **cassette recorder unit** is connected to the CDP18S652 controller board by means of a 3-wire interface cable. The unit uses economical audio-type cassette tape. The controls on the cassette recorder include a tone control, a volume control, and play, record, rewind, fast forward, stop, and eject buttons. The unit also has a tape counter. The recorder drive mechanism is controlled through the "remote" jack by the software to provide system control of the tapes. A 60-minute tape can store over 115,000 ASCII bytes per side.



Two **cables** are provided for connecting the user-supplied **data terminal**. The CDP18S516 cable is for terminals using the EIA RS232C interface and the CDP18S515 is for terminals using a current loop interface. Either cable can be connected to the CDP18S601 Microboard Computer. No handshaking lines are required for operation. When an EIA RS232C data terminal is used, its 5-volt supply is available at the backplane, but the user must provide the additional -5 to -15 and +12 to +15 volts required.

The CDP18S694 includes all the items provided with the CDP18S693 plus a second cassette recorder unit for additional mass memory storage, a ROM-based Editor/Assembler, and a **PROM Programmer module** with cassette-tape software. The Editor/Assembler ERPOM's (3) are on the CDP18S652 Combination Memory and Tape I/O Control Module.

CDP18S693, CDP18S694

Software Features

The Microboard Computer Development Systems have a number of programs to aid the user in both hardware and software development. These programs include a full Basic 3 Interpreter with floating-point arithmetic, a resident ROM-based Monitor program, a ROM-based Editor, a ROM-based Assembler, a cassette-tape-based PROM programmer software program, and a ROM-based Basic 3 run-time version for custom applications (CDP18S842).

The full Basic 3 Interpreter and the Monitor are supplied with both the CDP18S693 and the CDP18S694. The Assembler, Editor, and PROM programmer software are supplied with the CDP18S694 but are also available as options for use with the CDP18S693. The run-time Basic 3 is an option for both systems.

Basic 3 is a 12-kilobyte high-level language that can be easily learned and readily used by the beginning programmer. Features of the Basic 3 Interpreter include full floating-point arithmetic, line editing capability, "trace" debugging for program creation, "cold or warm" start capability, tape control, up to 6682 multiple-character variables, 26 string variables or string arrays, and 26 one- or two-dimensional arrays. Because Basic 3 provides the CDP1802 microprocessor I/O constructs, it allows the user to develop his entire program in Basic. However, Basic 3 also allows calls to user machine-language subroutines if desired. A separate manual (MPM-841) describes the Basic 3 language and how to use the interpreter.

```
*B
MCDS BASIC-REL C6.1
```

```
C/W?
WREADY
>LIST
```

```
10 M=0
20 FOR I=1 TO 5
30 A(I)=RND(9)+1
40 M=M+A(I)
50 NEXT
```

```
READY
>
```

The ROM-based **Monitor program UT62** (2 kilobytes) allows the user to (1) inspect and modify memory, (2) to store and retrieve data on tape, (3) start execution of the Basic 3 Interpreter, the Editor, the Assembler, or a user-generated program at any address, and (4) debug programs. The twelve UT62 Monitor commands are Memory Move, Memory Fill, Memory Substitute, Memory Display, Memory Insert, Program Run, Read Tape, Write Tape, Rewind Tape, Run Basic, Run Editor, and Run Assembler. The Monitor program also includes Read and Type routines for communication between the MCDS and the data terminal and for I/O data transfers.

The resident ROM-based **Editor program** is supplied with the CDP18S694 and is an option for the CDP18S693. It allows the user to create ASCII files on cassette tape. These files can be Level I CPD1802 language, Basic 3 instructions with line numbers, or simply text. The Editor output file becomes the input file for the Assembler. The Editor commands include: Move pointer to beginning of buffer, Move pointer to end of buffer, Move pointer by n characters, Move pointer by n lines, Define input tape, Append lines, Insert text, Delete n characters, Delete n lines, Save n lines, Get saved text, Find text, Substitute text, Define output tape, Type n lines, Write n lines to output tape, Write entire buffer to output tape, Print n lines, Return to UT62, and Quit session and restart Editor.

```
*A
MCDS ASSEMBLER VER.0.0
READ?0
WRITE?1
PRESS PLAY ON READ TAPE
TYPE ANY KEY
H,L,U,J?H
00AA QTY
0001 R1
0008 R8
0124 SHORT
2000 LONG
4000 DATA
A000;
```

The resident ROM-based **Assembler program** is also supplied with the CDP18S694 and is an option for the CDP18S693. It allows the user to convert a Level I source file on tape (source code) into an executable machine language program on another tape (object code). The object code can then be loaded into memory by the UT62 Monitor program for execution, or it can be placed in an EPROM by the PROM programmer. The Assembler permits the user to write programs using convenient mnemonic expressions rather than machine language. It is a two-pass assembler with COSMAC Level I syntax. The Assembler also provides error messages to assist in debugging.

The **PROM programmer software** is supplied with the CDP18S694 and is included with the PROM programmer module in the CDP18S680 as an option for the CDP18S693. It enables the rapid programming of the RCA 18U42, the Intel 2704, 2708, 2758, and 2716 UV-erasable PROM's or any other equivalent PROM's. In addition, Intel 1702-type PROM's can be read (but not programmed) so that they can be copied into lower-power CDP18U42 CMOS PROM's or combined into other larger-sized PROM's. Operations can be with either positive or negative data. The operating software object code for the PROM programmer is provided on a tape. Operations available include (1) programming a PROM from a RAM buffer or file, automatically

CDP18S693, CDP18S694

followed by a verification: (2) verifying a PROM against a RAM buffer or file; (3) copying a PROM into a RAM buffer, automatically followed by a verification; (4) filling a RAM buffer with all 1's or 0's used in verifying PROM erasure; and, (5) saving a RAM buffer onto a tape. The software is designed for flexibility so that, in addition to the basic operations provided, more sophisticated procedures can be derived.

Optional Software

The **Basic 3 Run-time** version CDP18S842 allows the user to execute his program in any CDP1802-based system. This version starts program execution automatically after reset. Thus, the user may develop his program using the Basic 3 development version supplied with the MCDS and then for his final turnkey operation, use the **Basic 3 Run-time** version. To use Run-time Basic an additional Microboard such as the CDP18S626 32/64-kilobyte ROM/PROM/RAM is required. (Part number CDP18S842)

Accessory and Expansion Options


Microboard Expansion Modules. The user can add any of the many CDP18S600-series Microboards to provide I/O expansion or expanded peripheral interfacing. Microboards have a wide temperature range; normal operation is at -40 to $+85^{\circ}\text{C}$ with exceptions. (Booklet: COSMAC Microboard Computer Systems CMB-250)

Printer Option

With the CDP18S646 Microboard printer interface, the user can add a parallel Centronics-type printer and obtain hard copy output from cassette tape using the Editor P command. With a serial printer used in combination with a video terminal and connected to one of the CDP18S601 serial output ports, the user can obtain a hard copy output through the T command.

Components Available Separately for Replacement or Upgrading

- CDP18S601 Microboard Computer
- CDP18S652 Combination Memory and Tape I/O Control
- CDP18S680 PROM Programmer Module and Software
- CDP18S810 Audio Cassette Recorder Unit
- CDP18SUT62 MCDS Monitor ROM
- CDP18S841 MCDS Basic 3 Interpreter ROM set (development)
- CDP18S842 MCDS Basic 3 Interpreter ROM set (run-time)
- CDP18S843 MCDS Assembler/Editor ROM's
- CDP18S646 Microboard Printer Interface, Parallel Centronics Type



Actual MCDS Application

This diagram illustrates a practical application of Microboards and the Microboard Computer Development System (MCDS) in custom production test equipment. This particular custom tester, in actual use in RCA's Malaysian plant, tests and sorts transistors. In addition to the Beta test shown, other processor-controlled subsystems test for saturation voltage, breakdown voltage, leakage, and switching parameters. High-level

languages were used for rapid program development. For the test subsystems, PLM was chosen because it contains built-in constructs for programming the I/O Microboards. For the system controller, Basic was chosen because it provides the human interaction and the floating-point arithmetic needed for displays and report generation.

Note that the MCDS was both the basic development tool and the final control system.

CDP18S693, CDP18S694

Specifications

CDP18S693V1 and CDP18S693V3

System Components

CDP18S601 Microboard Computer
 CDP18S652 Combination Memory and
 Tape I/O Control Module
 5-Card Chassis with Protective Base and
 Cover
 CDP18S023V1 or CDP18S023V3 Power
 Converter
 CDP18S515 TTY Terminal Interface Cable
 (20 mA)
 CDP18S516 EIA Terminal Interface Cable
 (RS232C)
 CDP18SUT62 ROM-based Monitor
 Program
 CDP18S841 Basic 3; ROM-base Extended
 Basic Interpreter
 CDP18S810 Audio Cassette Recorder Unit
 CDP18S529 Cassette Interface Cable
 Technical Literature

CDP18S694V1 and CDP18S694V3

System Components

All the components of the CDP18S693
 System plus:
 CDP18S810 Audio Cassette Recorder Unit
 Cassette Interface Cable
 CDP18S680 PROM Programmer Module
 with PROM programmer software on
 cassette tape
 Text Editor, ROM-based
 Level 1 Assembler, ROM-based

Five-Card Chassis and Case

Dimensions:
 Width 5-1/8 inches (130 mm)
 Length 9-7/16 inches (240 mm)
 Height — 3-7/16 inches (87 mm)

Operating Temperature Range:
 0 to 70°C

Memory, I/O, and Control Specifications

RAM:

4 kilobytes on CDP18S601 at 0000H-
 0FFFH
 1 kilobyte on CDP18S652 at 8C00H-
 8FFFH

ROM:

4 sockets for 8 kilobytes on CDP18S601
 2 kilobytes preprogrammed with UT62 on
 CDP18S652 at 8000H-88FFFH
 12 kilobytes preprogrammed with Basic 3
 on CDP18S652 at B000H-DFFFH
 6 kilobytes preprogrammed with Editor/
 Assembler on CDP18S652 at 9000H-
 A7FFFH

Parallel I/O:

20 lines, programmable
 4 external flag inputs
 1 Q line output

Serial I/O:

RS232C or 20-mA loop, software driven,
 automatic baud rate selection up to
 1200
 Two audio cassette tape unit channels
 with start/stop controls

System Control:

RESET/RUN switch linkable to start
 running at 8000H for UT62 or at
 0000H for user program

Instruction Set

255 CDP1802 Microprocessor instructions

Power Converter CDP18S023V1

Input: 120 V, 50/60 Hz, 9 W
 Output: +5 V dc, $\pm 5\%$ at 600 mA,
 regulated
 Dimensions: 2.7 x 2.1 x 1.6 inches
 Weight: 12.5 ounces

Power Converter CDP18S023V3

Input: 210-250 V, 50 Hz, 9 W
 Output: +5 V dc, $\pm 5\%$ at 600 mA,
 regulated
 Dimensions: 130 x 63.5 x 50.8 mm
 Weight: 482 grams

PROM Programmer

Basic Operations:

Program a PROM from a RAM buffer or
 tape; automatically followed by a
 verification
 Verify a PROM against RAM buffer or
 tape
 Copy a PROM into RAM buffer, auto-
 matically followed by a verification
 Fill RAM buffer with all 1's or 0's; used
 in verifying PROM erasure
 Save RAM buffer onto a tape

Plug-In Module:

Dimensions: 4.5 x 7.5 inches (114.3 x
 190.5 mm)
 Three Zero-Insertion Force PROM
 Sockets:
 1 for 1702/CDP18U42
 1 for 2704/2708
 1 for 2716/2758
 Plugs into 5-Card Chassis
 Assigned to Group Select 4

Power Supplies:

External-Programming Power:

+25 V ± 0.1 V at 50 mA for 2716/2758
 +26 V ± 0.1 V at 20 mA for 2704/2708
 -9 V $\pm 5\%$ at 70 mA for reading 1702
 PROM's
 -5 V $\pm 5\%$ at 50 mA (pin 11) for
 2704/2708
 +12 V $\pm 5\%$ at 70 mA (pin 20) for
 2704/2708
 +22 V ± 0.1 V at 10 mA for CDP18U42

LED Indicators

Power ON to PROM
 External Programming Power ON
 Programming ON

Switches:

Power to PROM ON/OFF
 Selector Switch

Programming Times:

2704 — 1 minutes 25 seconds
 2708 — 2 minutes 45 seconds
 2716 — 1 minutes 45 seconds
 2758 — 50 seconds
 CDP18U42 — 3 seconds

Types of PROM's handled:

CDP18U42 256 word by 8 bit
 1702 256 word by 8 bit-read
 only
 2704 512 word by 8 bit
 2708 1024 word by 8 bit
 2758 1024 word by 8 bit
 2716 2048 word by 8 bit-single
 voltage only

} Intel
 PROM's
 or
 equiv-
 alent

CDP18S810 Audio Cassette Recorder Unit

Model: Panasonic RQ-2309A, or equivalent
 Power requirements: 110 or 220 V, 50/60
 Hz, 6 W

Controls: tone control, volume control,
 play, record, rewind, fast forward,
 stop, eject buttons, tape counter

Literature Supplied

MPM-293 User Manual for the RCA
 COSMAC Microboard Com-
 puter Development Systems
 (MCDS) CDP18S693 and
 CDP18S694
 MPM-841 Use of Basic 3 Interpreter
 CDP18S841 with the RCA
 COSMAC Microboard Devel-
 opment Systems CDP18S693
 and CDP18S694
 MPM-920A Instruction Summary for the
 CDP1802 COSMAC
 Microprocessor
 MB-601 RCA COSMAC Microboard
 Computer CDP18S601

CDP18S693, CDP18S694

Here are some answers you might want while you are considering the many advantages of the MCDS.

Why CMOS?

The many advantages of CMOS (Complementary-Symmetry Metal-Oxide Semiconductor) include ultra-low power dissipation, high noise immunity, operation from a single power supply with a wide operating range or even from batteries, and a wide temperature range. RCA has been the leader in CMOS since its inception.

Why Microboards?

RCA Microboards are simple-to-use, small-size (4.5 x 7.5 inches), high-performance modules that take advantage of all the CMOS features. CMOS Microboards can provide reliable operation in high-noise process-control, automotive, or production environments and are especially effective in remote or portable applications. Because Microboards are designed to fit a compact universal backplane, you have a broad selection of readily interchangeable Microboards for performance expansion. To assure reliable operation, all Microboards are tested, burned-in for 72 hours at maximum rated temperature, and then retested.

Why should I use the MCDS?

MCDS is an economical highly versatile development system for CDP1802 CMOS Microprocessor hardware and software applications. With MCDS you can program with floating-point Basic 3 or the ROM-based Assembler/Editor and take advantage of the PROM programmer. You can expand your system with any of more than 45 different Microboard products, expand memory to 65 kilobytes, and extend the I/O with both analog and digital Microboards. MCDS can be not only your development system but also your final target system.

What's so unusual about MCDS Basic 3?

The Basic 3 Interpreter ROM features full floating-point arithmetic, line editing, trace debugging, cold or warm start, tape control, up to 6682 multiple-character variables, strings and arrays, plus access to CDP1802 I/O constructs. It allows calls to user machine-language routines and provides I/O instructions for any added Microboard. **Another big plus for Basic 3 is a special ROM-based run-time version for executing your program on any CDP1802 system. With run-time Basic 3 and the user program in memory (either RAM or ROM), your program will begin execution immediately after reset.**

How will the Editor/Assembler help me?

The ROM-based Editor supplied with the CDP18S694 will help you generate ASCII files in CDP1802 Assembly language, Basic 3 instructions with line numbers, or simply text. The Assembler converts source files into executable machine language programs. With the Editor/Assembler, you can write programs faster and more accurately using mnemonics instead of machine language. And you get error messages to speed up program debugging.

How much memory do I get?

With the MCDS you get 5 K of RAM and 4 sockets for up to 8 K of ROM. You also get 20 K of ROM containing the UT62 Monitor (2 K), Basic 3 (12 K), and, in the CDP18S694, the Editor/Assembler (6 K). Microboard Memories can be added and for mass memory storage you can use the tape cassettes.

Why audio tape cassettes?

Audio-type magnetic tapes on cassettes provide a low-cost, reliable means of mass memory storage. On a 60-minute tape you can store over 115,000 ASCII bytes per side. The record unit is software controlled and operated through the Monitor program. With two units, provided with the CDP18S694, the Editor/Assembler operations are supported at minimum cost.

Can I use this low-cost microcomputer as a dedicated controller?

Very definitely. Because of its relatively low cost, the optional run-time Basic, and its mass memory storage, the MCDS is an excellent choice for many dedicated control, custom testing, or data acquisition tasks. A practical example is shown on page 460.

How can I expand the MCDS capabilities?

An easy question. Just request a copy of **COSMAC Microboard Computers Systems CMB-250** and read about the more than 45 different CMOS Microboard products for your system. This comprehensive product guide describes Single-Board Computers, Memories, Digital I/O's, Video-Audio-Keyboards Interfaces, A/D Converters, D/A Converters plus accessory hardware. And our rapidly growing Microboard family always has more on the way.

Is the MCDS really "unbelievably" low cost?

This question you can best answer for yourself by making the same comparisons that we did. If you find any other system with comparable performance at anything near a comparable price, please let us know.

CDP18S693, CDP18S694



CDP18S695**RCA Color-Enhanced
Microboard Computer Development System****A Complete Stand-Alone Color System for
CMOS Microcomputers at Unbelievably Low Cost****Hardware Features:**

- CMOS Microprocessor Architecture
- CMOS Microboard Computer CDP18S601
- CMOS Microboard Memory and Tape I/O Module CDP18S652
- CMOS Microboard Video, Audio, Keyboard Interface CDP18S661B
- CMOS PROM Programmer CDP18S680
- Keyboard VP601
- 10-Inch Color Monitor
- 8-Card Industrial Chassis or 5-Card Chassis and Case
- 5-Volt Power Supply
- Two Audio-Cassette-Tape I/O Drives
- All Required Cables
- 20-Line Parallel I/O ■ 2 Serial I/O Lines

Software Features:

- Floating-Point BASIC3 with 73 Statements and Functions plus CDP1802 I/O Constructs
- ROM-Based Editor
- ROM-Based Assembler
- ROM-Based Monitor Including 13 Utility Commands
- Dual Tape-Based PROM Programmer
- 5 K RAM and 30 K ROM Expandable to 64 K
- Tape-Based Mass-Memory Storage plus
- Membership in RCA Software Users Group

**What You Can Do With Color-Enhanced
Microboard Computer Development System**

- Develop Software for Any CDP1802 or Microboard Applications
- Use Color for Cursor and to Distinguish User Inputs from Computer Responses
- Use Background Color to Identify Monitor versus Program Development Modes
- Speed Up and Simplify Editing and Program Development
- Develop Software in Assembly Language or BASIC3 High-Level Language
- Write Your Entire Program in BASIC3 with Total I/O Handling
- Use Color for Your Application
- Expand with Any RCA Memory or I/O Microboard



Hardware Components
(5-Card Chassis shown)
of Color-Enhanced
Microboard Computer
Development System
CDP18S695V1
(For domestic use).

CDP18S695

The RCA color-enhanced Microboard Computer Development System CDP18S695 is the world's first color software development system for RCA-1802 CMOS Microprocessor products. An economical and versatile system, it uses color not only to enhance the monitor display, but also to simplify and speed up screen editing. Color facilitates the separation of user input and computer responses, speeds up cursor and prompt location, and simplifies operating mode identification by background color.

The CDP18S695 uses the RCA Microboard Universal Backplane permitting expansion with any of the memory or I/O Microboards. For example, the addition of one Microboard CDP18S629 will fill the entire 64 kilobytes of memory. For hard copy output, a printer interface Microboard such as the CDP18S646 can be readily plugged in and used with a parallel Centronics-type printer. With a user-supplied program, the serial interface on the CDP18S601 Microboard, already part of the system, could be used for a serial printer.

Hardware Features

The five-card chassis and case houses the four Microboards provided with the CDP18S695 Color MCDS. Included is the CDP18S601 Microboard Computer with 4 kilobytes of RAM, sockets for 8 kilobytes of ROM, and 20 programmable parallel I/O lines. The CDP18S652 Combination Memory and Tape I/O Control Module interfaces the two audio cassette tape recorder units with one kilobyte of CMOS RAM, and 21 kilobytes of programmed ROM's containing the Monitor program, the extended BASIC3 Interpreter, the Assembler and Editor, and the video character-memory bit patterns.

The CDP18S661B Microboard provides the video and keyboard interface. The video display may be 40 characters per line by 24 lines, or double-size characters 20 per line by 12 lines. It provides up to 128 user-programmable characters in any 6 by 8 configuration. It has eight programmable colors for characters or background and provides graphics, motion, and hardware scrolling. A programmable tone or noise audio output is also available.

The PROM Programmer Microboard programs a variety of EPROM's including the 2708, CDP18U42, 2758, or 2716.

The power supply for the card nest is a wall-plug type wired to the universal backplane. The Monitor and the cassette recorder units are separately powered.

Both cassette recorders are connected to the CDP18S652 Control Module. The units use economical audio-type cassette tape. The cassette recorders have volume and tone controls; play, record,

rewind, fast forward, stop, and eject buttons; and tape counters. The "remote" jack provides system control of the tapes. A 60-minute tape stores over 115,000 ASCII bytes per side.

The VP-600-series keyboard has 58 flexible-membrane light-touch keys in typewriter format and uses ASCII-encoded 128-character alphanumeric. The keys are rated for a contact life of greater than five million operations.

The color video monitor has a 10-inch diagonal screen and brightness, contrast, color, tint, and focus controls.

Software Features

The Color MCDS CDP18S695 has a number of programs for hardware and software development. Included are a full BASIC3 Interpreter with floating-point arithmetic, a resident ROM-based Monitor program, a ROM-based Editor, a ROM-based Assembler, cassette-tape-based PROM programmer software, and an optional ROM-based run-time BASIC3 for custom applications (CDP18S842).

BASIC3 is a 12-kilobyte high-level language that can be easily learned and readily used by the beginning programmer. Features of the BASIC3 Interpreter include full floating-point arithmetic, line editing capability, "trace" debugging for program creation, "cold or warm" start capability, tape control, up to 6682 multiple-character variables, 26 string variables or string arrays, and 26 one- or two-dimensional arrays. Because BASIC3 provides the CDP1802 microprocessor I/O constructs, interrupt vectoring, and DMA pointers, the user can develop his entire program in BASIC3. However, BASIC3 also allows calls to user machine-language subroutines if desired. A separate manual (MPM-841) describes the BASIC3 language and how to use the interpreter.

The ROM-based Monitor UT63 (2 kilobytes) (1) inspects and modifies memory, (2) stores and retrieves data on tape or displays ASCII tape files on the video monitor, (3) starts execution of the BASIC3

```

10 REM SET UP A/D AND START CONVERT
20 OUT(#30,6,0)
30 OUT(#30,5,4)
40 REM WAIT FOR CONVERT TO FINISH
50 IF EF1=0 GOTO 50
60 REM READ A/D CHANNEL 5
70 A=INP(#30,3)
80 REM COMPUTE THE OUTPUT
90 D=2.04*(SIN(A))/14
100 REM OUTPUT DATA TO D/A #1
110 OUT(#30,3,D)
120 GOTO 30
:■

```

*BASIC3
Program
Showing
High-Level
Language
I/O Control*

CDP18S695

Interpreter, the Editor, the Assembler, or a user-generated program at any address, and (4) debugs programs. The thirteen UT63 Monitor commands are Memory Move, Memory Fill, Memory Substitute, Memory Display, Memory Insert, Program Run, Read Tape, Write Tape, Rewind Tape, Copy Tape to Screen, Run Basic, Run Editor, and Run Assembler. Callable Read and Type routines permit communication between the video monitor and keyboard.

```

▶ D0-1F
0000 F810 2A3C 7A30 2C4F;
0008 22C4 6060 F018 12C2;
0010 6300 6408 A33F 4500;
0018 12D2 633A A367 3000

▶ I0 F822B3D4

▶ S100 83-12 46-34 2A-30
0103 33-00 A9- B6-23

▶ F200-300 5A
▶ ■

```

*Utility/
Monitor
Debug
Session*

The resident ROM-based **Editor** program allows the user to create ASCII files on cassette tape. These files can be Level I CDP1802 language, BASIC3 instructions with line numbers, or simply text. The Editor Level I output file becomes the input file for the Assembler. The Editor commands include: Move pointer to beginning of buffer, Move pointer to end of buffer, Move pointer by n characters, Move pointer by n lines, Define input tape, Append lines, Insert text, Delete n lines, Save n lines, Get saved text, Find text, Substitute text, Define output tape, Type n lines, Write n lines to output tape, Write entire buffer to output tape, Print n lines, Return to UT63, and Quit session and restart Editor.

```

▶ E
MCDS TAPE EDITOR VER. 0.0
->I . . . THIS IS A TEST
LDI #34; PLO RF
LDI #2C; PHI RF

$$
->U$$
▶ A
MCDS ASSEMBLER VER. 0.0
READ?0
WRITE?1
PRESS PLAY ON READ TAPE
TYPE ANY KEY ■


```

*Editor/
Assembler
Program
Start-up*

The resident ROM-based **Assembler** program converts a Level I source file on tape (source code) into an executable machine language program on another tape (object code). The UT63 Monitor

program loads the object code into memory for execution, or the PROM Programmer can put it into EPROM. The Assembler permits the user to write programs using convenient mnemonic expressions rather than machine language. Error messages assist in debugging.

The **PROM programmer software** enables the rapid copying, verifying, reading, and programming of the RCA CDP18U42, the Intel 2708, 2758, and 2716 UV-erasable PROM's, or equivalents.



*Demonstration
of Video
Overlay - a
Potential
Application*

Optional Software

The BASIC3 Run-time version CDP18S842 allows the user to execute his program in any CDP1802-based system. This version starts program execution automatically after reset. Thus, the user may develop his program using the BASIC3 development version supplied with the CMCDS and then for his final turnkey operation, use the BASIC3 Run-time version. (Part number CDP18S842)

The VIS Interpreter, CDP18S836 on cassette, is an interpretive language designed to control the video interface system of the CDP18S661B Microboard Video-Audio-Keyboard Interface. Its interpretive command set provides simple control of text, graphics, and motion on a color screen.

Fixed-point binary arithmetic subroutines are available on ROM CDPRS82. This ROM contains a set of 16-bit 2's-complement arithmetic subroutines designed to operate on a CDP1802 microprocessor system.

Microboard Expansion Modules

The user can add any of the many CDP18S600-series Microboards to provide I/O expansion or expanded peripheral interfacing. Microboards have a wide temperature range; normal operation is at -40 to +85°C with exceptions. (Booklet: COSMAC Microboard Computer Systems CMB-250)

CDP18S695

CDP18S695 Specifications

System Components

CDP18S601 Microboard Computer
 CDP18S652 Combination Memory and Tape I/O Control Module
 CDP18S661B Video-Audio-Keyboard Interface Module
 5-Card Chassis with Protective Base and Cover
 CDP18S023 Power Converter
 CDP18S680 PROM Programmer Module with PROM Programmer Software on Cassette Tape
 Text Editor, ROM-based
 Level I Assembler, ROM-based
 CDP18SUT63 ROM-based Monitor Program
 CDP18S841 BASIC3; ROM-based Extended Basic Interpreter
 Two CDP18S810 Audio Cassette Recorder Units
 Two CDP18S529 Cassette Interface Cables
 Technical Literature

Eight-Card Industrial Chassis*

Dimensions:

Width 10.08 inches (256 mm)
 Length 6.26 inches (159 mm)
 Height 5.76 inches (146 mm)

Color Video Monitor

10-inch diagonal screen
 Composite video; NTSC color
 Bridged or terminated video input; video output
 Controls: Front - Brightness, Color, Tint, Vertical Hold, ON/OFF; Rear - Screen, Focus, Horizontal Hold, Vertical Height, Sharpness

Keyboard

Model: VP601
 128-character ASCII
 58-key Typewriter Format
 1-kilohertz audio-key-down signal

CDP18S810 Audio Cassette Recorder Unit

Model: Panasonic RQ-2309A, or equivalent
 Power requirements: 110 or 220 V, 50/60 Hz, 6 W
 Controls: tone control, volume control, play, record, rewind, fast forward, stop, eject buttons, tape counter

Power Supply

Molded plastic
 Input: 110 volts, 60 Hz
 Output: +5 volts at 1 ampere, regulated

Cables

Keyboard to CDP18S661B
 Two Audio Cassette to CDP18S652
 CDP18S661B to Video Monitor
 Power supply to 5-card chassis

*May be supplied with 5-card chassis and case.

Memory, I/O, and Control Specifications

RAM:

4 kilobytes on CDP18S601 at 0000H-0FFFFH
 1 kilobyte on CDP18S652 at 8C00H-8FFFFH

ROM:

4 sockets for 8 kilobytes on CDP18S601
 2 kilobytes preprogrammed with UT63 on CDP18S652 at 8000H-87FFFH
 12 kilobytes preprogrammed with BASIC3 on CDP18S652 at B000H-DFFFFH
 6 kilobytes preprogrammed with Editor/Assembler on CDP18S652 at 9000H-A7FFFH
 1 kilobyte preprogrammed with character pattern for CDP18S661B at F400-F7FF

Video I/O:

Memory mapped in F400 to FFFF
 Composite video output

Parallel I/O:

20 lines, programmable
 4 external flag inputs
 1 Q line output

Serial I/O:

RS232C or 20-mA loop, software driven
 Two audio cassette tape unit channels with start/stop controls

System Control:

RESET/RUN switch linkable to start running at 8000H for UT63 or at 0000H for user program

Instruction Set

255 CDP1802 Microprocessor instructions

PROM Programmer

Basic Operations:

Program a PROM from a RAM buffer or file; automatically followed by a verification
 Verify a PROM against RAM buffer or file
 Copy a PROM into RAM buffer, automatically followed by a verification
 Fill RAM buffer with all 1's or 0's; used in verifying PROM erasure
 Save RAM buffer onto a file

Plug-In Module:

Dimensions: 4.5 x 7.5 inches (114.3 x 190.5 mm)
 Three Zero-Insertion Force PROM Sockets:
 1 for 1702 or CDP18U42
 1 for 2708
 1 for 2716 or 2758
 Plugs into 5-Card Chassis
 Assigned to Group Select 4

External-Programming Power:*

+25 V \pm 0.1 V at 50 mA for 2716 or 2758
 +26 V \pm 0.1 V at 20 mA for 2708
 -9 V \pm 5% at 70 mA for reading 1702 PROM's
 -5 V \pm 5% at 50 mA (pin 11) for 2708
 +12 V \pm 5% at 70 mA (pin 20) for 2708
 +22 V \pm 0.1 V at 10 mA for CDP18U42
 *Supplied by user

LED Indicators:

Power ON to PROM
 External Programming Power ON
 Programming ON

Switches:

Power to PROM ON/OFF
 Selector Switch

Programming Times, (approx.):

2708 - 2 minutes 45 seconds
 2716 - 1 minute 45 seconds
 2758 - 50 seconds
 CDP18U42 - 3 seconds

Types of PROM's handled:

CDP18U42, 256 word by 8 bit
 1702, 256 word by 8 bit—
 read only
 2708, 1024 word by 8 bit
 2758, 1024 word by 8 bit
 2716, 2048 word by 8 bit—
 single voltage only

} Intel
 PROM's
 or
 equivalent

Literature Supplied

MPM-295 User Manual for RCA COSMAC Color Microboard Computer Development Systems CDP18S695
 MPM-841A BASIC3 High-Level-Language Interpreter CDP18S841 User Manual
 MPM-920A Instruction Summary for the CDP1802 COSMAC Microprocessor
 MPM-601 RCA COSMAC Microboard Computer CDP18S601
 MB-661B RCA COSMAC Microboard Video-Audio-Keyboard Interface CDP18S661B

Microboard Computer Development Systems (MCDS) CDP18S693 and CDP18S694

These economical and versatile Systems require only a user-supplied terminal and a black-and-white video monitor for RCA 1800-series hardware and software development. For information request Booklet PD13.

CDP18S695

Why the Low-Cost RCA Color Microboard Computer Development System (CMCDS) is Your Best Entry Into Microcomputers

Here are some answers you might want while you are considering the many advantages of the CMCDS.

Why Microboards?

RCA Microboards are simple-to-use, small-size (4.5 x 7.5 inches), high-performance modules. Microboards can provide reliable operation in high-noise process-control, automotive, or production environments and are especially effective in remote or portable applications. Microboards are designed to fit a compact universal backplane and give you an extremely broad selection of readily interchangeable Microboards for performance expansion. To assure reliable operation, all Microboards are tested, burned-in for 72 hours at maximum rated temperature, and then retested.

What Does Color Enhancement Do for Me?

Color enhancement has several major benefits. It speeds up and simplifies editing and program development (1) by using a unique cursor color that quickly identifies it, (2) by using different colors for user keyboard input and for computer response and (3) by using different background colors to identify whether the utility program is in control or whether the system is in the program development mode. In addition, colors can be used in the display with your application.

Actual CMCDS Applications

This diagram illustrates a practical application of Microboards and the Color Microboard Computer Development System (CMCDS) in custom production test equipment that tests and sorts transistors. In addition to the Beta test shown, other processor-controlled subsystems test for saturation voltage, breakdown voltage leakage, and switching parameters.


Can the CMCDS Be the Heart of My Final Product?

Because the CMCDS is a Microboard system expandable with any RAM or I/O Microboard, it can readily become your end product for control, testing, or data acquisition tasks. For example, with a CDP18S642 D/A Converter and suitable controllers you can make a remote control system that could have up to 115,000 instruction bytes on one cassette. Because of their low power, the CMCDS CPU Microboard and a CDP18S658 A/D Converter can comprise a battery-powered remote-data-acquisition system. And, if needed, the CDP18S653 MODEM Microboard can add a communications link between you and your remote system.

Your CMCDS can also be a field-programmable controller or data access system. Write your program in BASIC3 using the system in Run or Direct Execute mode as needed for debugging. Then, with the PROM Programmer put your program in EPROM and use Run-time BASIC for the final system. If a change in the program becomes necessary because of changing requirements, merely restore the BASIC3 ROM's and you can reprogram, debug, and remake EPROM's to meet the new requirements.

High-level languages were used for rapid program development. For the test subsystems, PLM was chosen because it contains built-in constructs for programming the I/O Microboards. For the system controller, Basic was chosen because it provides the human interaction and the floating-point arithmetic needed for displays and report generation.

Note that the CMCDS was both the basic development tool and the final control system.



MS2000A, MS2000AE**RCA MicroDisk Development System**

The RCA MicroDisk Development System MS2000A is a new microprocessor computer system utilizing 3¹/₂-inch, high-density microfloppy disk drives. The disks provide 645 kilobytes of on-line mass memory storage. Featuring higher speeds than its predecessors, the MS2000A, with its new DMA controller, has reduced system load time to 0.6 second. The MS2000A is designed to facilitate the development of hardware and software for applications based on the RCA microprocessor products.

The MicroDisk Development System is contained in a 20-slot Microboard Industrial Chassis. The chassis is 5.76 x 10.08 x 14.7 inches and contains four Microboards, a power supply and Dual Microfloppy Disk Drives. The chassis provides four additional spare slots for expansion and enhancements.

The memory includes 62 kilobytes of RAM, 2 kilobytes of ROM and 645 kilobytes of on-line mass memory storage on microfloppy disks. Software provided includes an augmented resident monitor program CDP18SUT70 and the CDP18S845 MicroDOS operating system. MicroDOS includes an Editor and a MacroAssembler ASM8 that operates with all the RCA CMOS Microprocessors (CDP1802A, CDP1802AC, CDP1802BC, CDP1804AC, CDP1805A, and CDP1806AC).

Optional add-ons include a PROM Programmer package, printer interface, BASIC1, the CDP-18S040 CRT Terminal providing full-screen editing, and the MSE3001 MicroEmulator providing in-circuit emulation with full-screen editing capability.

Hardware Features

- CMOS Microboard Computer with UART Terminal Interface
- CMOS Microboard 32-Kilobyte Memory Modules (2)
- Microfloppy Disk LSI Controller with DMA CDP18S651
- Dual 3¹/₂-Inch, High-Density Microfloppy Disk Drive Module (645 KB formatted data) MSIM 50
- Switching Power Supply Module with Power-On Reset and Control Functions MSIM 40
- 20-Slot Industrial Microboard Chassis

- 4 Spare Slots for Expansion
- Two-Kilobyte ROM for Monitor
- Two Spare Diskettes
- Interface Cables
- Operates with Any Standard RS232 Data Terminal
- Combining with MSE3001 MicroEmulator Provides Full-Screen Editing plus Debugging Capabilities for All RCA Microprocessors

Software Features

- MicroDOS File Management and Operating System CDP18S845
- MacroAssembler for All RCA 1800-series Microprocessors
- Editor
- BASIC2
- PLM-1800
- Higher Operating Speeds
- Expanded Monitor Functions using the CDP18SUT70 Monitor Program
- Self-Test Capability
- Optional MacroAssembler for 6800, 6802, 6803, 6805, 6808, 6809

One of the features of the MicroDisk Development System MS2000A is its modular construction. The modules that make up the MS2000A include:

- 20-slot Microboard Industrial chassis, MSI 8820, with backplane
- CMOS Microboard Computer (CPU)
- Microboard Memory Module, CDP18S632, with 30 Kilobytes of RAM
- Microboard Memory Module, CDP18S628, with 30 Kilobytes of RAM and 2 Kilobytes of ROM
- MicroFloppy Disk Controller, CDP18S651
- Dual-Disk Drive Module, MSIM 50
- Power Supply Module, MSIM 40 or MSIM 40E

The chassis supplied with the MS2000A is a 20-slot customized MSI 8820 industrial chassis. It includes an integral card rack, backplane, and case. The top and bottom covers are perforated and removable. The front and back covers are removable as are the side panels and end bezels.

MS2000A, MS2000AE

The backplane is a standard Microboard Universal Bus in which any module may occupy any position. The backplane signals and their pin assignments are shown in the User Manual for the MS2000A.

The user may wish to rearrange the position of the existing modules when adding expansion modules. For example, if a UART card or a Modem card is added, the two memory cards can be moved to slots 13 through 16 to place the serial-interface card near the left side for ease of cable entry.

When using the PROM Programmer CDP18S680, the left side panel may be removed and the Programmer placed in slot 1 for access through the left-hand end bezel.

The **Microboard Computer** supplied as the CPU of the system is a variant of the CDP18S605 Microboard Computer. The on-board memory has been left out because the system memory is wholly contained in the two memory Microboards. As a result, the CDP1802A Microprocessor and the CDP1854A UART are the main functional units. The UART provides the serial-data path to an external data terminal through the RS232C interface. The baud rate is selectable by the setting of a DIP switch on the CPU Microboard. Baud rates from 50 to 19,200 are available.

One of the two **Microboard Memory** cards is a variant of the CDP18S632 and the other is a variant of the CDP18S628. The former is populated with 32 kilobytes of RAM and occupies memory space from 0000H through 7FFFH (H indicates hexadecimal notation). The latter is populated with 30 kilobytes of RAM and 2 kilobytes of ROM. The ROM contains the monitor program UT70. The ROM occupies memory space 8000H through 87FFH, and the RAM 8800H through FFFFH.

The **Microboard Disk Controller, CDP18S651**, provides the I/O interface between the system software and logic and the two disk drives. Instruction and status data are transferred by output and input commands; bit data are transferred by Direct Memory Access (DMA). The logic to control the DMA process is built into the disk controller Microboard to interface with the on-chip DMA controller of the CDP1802A on the CPU Microboard. At the end of a DMA transfer, external flag EF3 is used to signal the completion to the software. The monitor program UT70 contains the I/O driver routines for performing all the commands for the disk operating system (MicroDOS). The disk controller can perform the following instructions:

- Seek a track
- Format a track
- Write a sector
- Read a sector
- Read multiple sectors
- Write multiple sectors
- CRC READ (Read without data transfer but With error checking)

- Recalibrate (Return heads to home position On track 00)
- Scan Equal (Check memory = disk data)

The disk controller is capable of a variety of formats. Consult the Specifications section for the format and disk organization used by the MS2000.

The two **MicroDisk drives** are contained in the MSIM 50 module. The module occupies eight slots in the 20-slot chassis. An edge connector picks up power from the backplane, and power-conditioning circuits then provide +5 and +12 volts to the two disk drives. The signal cable is a "daisy chain" configuration using a 26-wire flat cable.

The drives are labeled 0 and 1, corresponding to the drive number used in the MicroDOS commands. Drive 0 is the left drive.

The mating 3.5-inch diskette has a hard cover with a sliding cover over the head access window.

The **MSIM 40 or MSIM 40E Power Supply Module** plugs into the system chassis and occupies four slots. The edge connector supplies +5, +15, and -15 volts to the system backplane and interfaces the control logic to the system. An AC input cord, fuse holder, power on-off switch, and power-on indicator (+5-volt LED) are on the front panel. In addition to the power functions, the front panel provides two system control switches and a running indicator. The RUN UTILITY (RNU) switch, when pressed down, causes a system reset followed by a start at address 8000H, the beginning of the monitor program UT70. The RUN PROGRAM (RNP) switch, when pressed down, causes a system reset followed by a start at address 0000H, where a user program may have been stored in RAM. If either switch is pressed upward, a system reset is generated and latched until either switch is pressed down. The indicator LED labeled RUN is lighted during program execution and extinguished when an IDLE instruction, a WAIT condition, or any malfunction preventing normal fetching of instructions is encountered.

The use of a MSIM 40 and MSIM 40E constitutes the only difference between the MS2000A and MS2000AE. The MSIM 40 has a 120-volt UL-type plug while the MSIM 40E has a 240-volt European-type plug. Power supply electronics remain the same.

BASIC2 Interpreter CDP18S840V4. This high-level language, more powerful than BASIC1, is also designed to facilitate rapid program development. Supplied on a diskette, it features floating-point and integer numbers, 80 statements and functions, one- or two-dimensional numerical arrays, one-dimensional string arrays, disk I/O, and trace function for debugging. In addition it has several enhanced features making use of the CDP1802 special capabilities including DMA capability, two-level input/output capability, statements to enable and disable interrupts, interrupt routines in BASIC2, and machine-language subroutines.

MS2000A, MS2000AE

The **PLM-1800 High-Level-Language Compiler CDP18S839**, provided on a diskette, is a software package designed to accelerate program development. It has features similar to those of many well-known high-level languages such as PL/1, ALGOL, and PASCAL. Use of the PLM language encourages structured programming and, hence, provides easy readability and maintenance. Its scoped procedures and control structures also support modular programming.

The PLM Compiler automatically creates code for complex conditions and signed sixteen-bit arithmetic expressions, and it performs systematic register and storage allocations. Because of these features, the programmer has more time to concentrate on the application requirements.

The PLM Compiler also supports CDP1800 features. It contains built-in functions such as shift operations (SHL, SHR, SCL, SCR), data conversions (LOW, HIGH), and declaration-based information functions (ADDR, LENGTH). Other built-in functions or pre-declared variables (Q, MEMORY, DMAPTR, STACKPTR, EF1, EF2, EF3, EF4, CARRY) allow access to CDP1802-based hardware. Data transfers through the I/O ports are supported by INPUT and OUTPUT. The interrupt mechanism is programmable with the INTERRUPT attribute for procedures and the ENABLE and DISABLE statements. A built-in procedure, TIME, allows time delays based on the microprocessor clock.

Code written in PLM may be integrated with assembly code through the Compiler's in-line-code feature. In addition, the Compiler produces CDP1800 assembly code that can be combined with other assembly-time code.

Optional Accessories

PROM Programmer CDP18S680V4. The PROM Programmer is a hardware package that facilitates user programming of industry-standard PROM's. Specifically, Intel 2758 and 2716 UV-erasable PROM's or equivalent can be programmed with this system. In addition, Intel 1702-type PROM's can be read (but not programmed) or combined into larger-size PROM's. The PROM Programmer may be added to the MS2000A/AE MicroDisk Development System by

means of the PROM Programmer package CDP18S680V4. The PROM Programmer package includes a plug-in Microboard module. The PROM software is provided on the system disk and is designed for flexibility so that, in addition to the numerous basic operations provided, more sophisticated procedures can be derived from these building blocks. For example, a PROM can be copied from another PROM or programmed from a disk-resident file. An external power supply is required as a programming voltage.

The PROM Programmer software is designed to prompt each step of a procedure so that operation of the system is self-explanatory and, it is hoped, relatively error-proof.

The user can add up to four Microboards to provide I/O expansion or expanded peripheral interfacing.

BASIC1 Compiler/Interpreter, CDP18S834V4. The BASIC1 Compiler/Interpreter, provided on a diskette, is a high-level-language software package designed to simplify program development on the MS2000A/AE MicroDisk Development System.

An excellent language for the beginner, BASIC1 is easily learned and facilitates the rapid development of elementary application programs. A feature of BASIC1 is that it can form the core of a system whose facilities, limited only by the system memory, may be extended indefinitely by the addition of machine-language routines.

The BASIC Compiler/Interpreter gives the user the option of (1) developing and running programs in BASIC1 directly, or (2) converting these programs to executable object code capable of running at a greater speed.

Binary Fixed-Point Arithmetic Subroutines CDP-18S826V4. This software package is a set of 16-bit 2's-complement fixed-point arithmetic subroutines including addition, subtraction, multiplication, and division. Also included are binary-to-BCD and BCD-to-binary conversion routines plus various other utility routines.

Binary Floating-Point Arithmetic Subroutines CDP-18S827V4. This software package is a set of 32-bit floating-point arithmetic subroutines including addition, subtraction, multiplication, division, sine, cosine, arctan, natural log, e^x , and square root. Also included are binary-to-BCD and BCD-to-binary conversion plus other utility routines.

MS2000A, MS2000AE**Specifications****System Components**

20-slot Industrial Microboard Chassis
 CDP18S605 Microboard Computer less memory
 CDP18S632 Microboard Memory configured as 32-kilobyte RAM
 CDP18S628 Microboard Memory configured as 30-kilobyte RAM plus 2-kilobyte ROM
 CDP18S651 Microboard Disk Controller
 MSIM 50 Dual MicroFloppy Disk Drive Module
 MSIM 40 Power Supply (MS2000) or MSIM 40E (MS2000E)
 UT70 Monitor Software, ROM-based (On CDP18S628)
 CDP18S516 EIA RS232C Terminal Interface Cable

Dimensions

Height: 5.76 inches (146 mm)
 Width: 14.7 inches (373 mm)
 Depth: 10.08 inches (256 mm)
 Weight: 18.5 pounds (8.4 kilograms)

Power Supply and Controls

Plug-in Power Supply

Output:

+5 V at 3 A
 +15 V at 1.6 A, 2-A peak
 -15 V at 0.8 A

Input:

90 to 132 V, 47 to 440 Hz (MS2000A)
 180 to 264 V, 47 to 440 Hz (MS2000AE)

Fuse: 1 A slow-blow, front-panel mounted

Controls:

Power on-off switch - front panel
 RESET - RUN U switch
 RESET - RUN P switch

Indicators:

RUN LED
 +5 V ON LED

Operating Temperature Range

5 to 40 degrees C

Literature

Supplied with MS2000

MPM-241P1- User Manual for RCA MicroDisk Development System MS2000
 MPM-201C- User Manual for the RCA CDP1802 Microprocessor
 MPM-201C(Supp.)-Instruction Set for RCA CMOS Microprocessors CDP1804A, 5A, 6A
 MB-605- CDP18S605 Microboard Computer
 MB-628- RCA CMOS Microboard Memories CDP18S628
 MB-50- MSIM 50 Dual MicroFloppy Disk Drive
 MB-40- MSIM 40 Power Supplies for RCA Industrial Microboard Chassis Series
 MB-651- CDP18S651 MicroFloppy Disk Controller
 PD45- RCA MicroDisk Operating System CDP18S845 and Monitor Program CDP18SUT70
 MB-8- RCA Microboard Industrial Chassis Series

MicroEmulator

MSE3001 MicroEmulator



The RCA MicroEmulator MSE-3001 is a powerful, self-contained, portable emulator for simplifying and augmenting the development of microprocessor software and hardware systems. Its modular design enables it to support RCA 1800-series microprocessors. As a debugging tool it is used to stop on a condition, check the status of the system under test, modify its state, and continue executing. It operates without the use of any other equipment. As a data terminal, it provides full-screen editing capability and is particularly suited for operation with the new RCA 3½-inch Micro-Disk Development System MS2000A.

The MicroEmulator includes a built-in Logic State Analyzer Module which provides the unit with a real-time high-speed trace buffer (1024x64), a self-sealing interval timer, and four additional active breakpoints. These additional breakpoints trace trigger words (4) have logical or sequential control functions built in. Trace buffer outputs can be displayed disassembled or in any number base supported by the MicroEmulator. A trace qualifier word conditions the trace buffer for specific machine states.

The MicroEmulator has an 80-character by 24-line cathode ray tube that displays sufficient data for a full analysis. It has a full ASCII keyboard plus special function keys for full-screen editing and soft keys for command entry. The soft keys are defined on the bottom row of the screen and change labels and functions to suit each new task.

The MicroEmulator is a "user-friendly" system. It provides the user with several options for entering commands including full-screen editing. It detects errors instantaneously, flags them with English error messages, and restores the original data for reentry. The user may enter a command word by striking one soft key or, if touch typing is preferred, by abbreviating the command word. The MicroEmulator always prompts the

user for command data. Experienced users, however, need not wait for prompts and may proceed as rapidly as desired.

The MSE3001 is a versatile, self-contained instrument that can be used very efficiently not only in system design and development, but also in factory testing and field servicing.

Features:

Powerful Emulator

- Extensive Set of Debugging Facilities
- Debug Software Either With or Without System-Under-Test
- Handles Multiple Number Bases
- 16 Real-Time Breakpoints Definable, 4 Active at Any One Time
- Disassembly while Executing
- Real-Time Memory Map Option
- Logic State Analyzer

User Friendly

- Full-ASCII Keyboard plus Special-Function Keys
- Full-Screen Debugging
- Instantaneous Error Detection
- 9" x 5" CRT, 80-Character by 24-Line Display
- CRT Data Terminal
- Soft Key Command Entry

Supports RCA 1800-Series Microprocessors

- Modular

- Self Contained
- Portable
- Download and Upload from Most Development Systems and Computers

Displays

Following is a listing of the available screen displays. Each features full-screen editing and soft-key command entry to modify any and all displayed data.

REGISTERS — All internal CPU registers

MEMORY — Displays full page (256 bytes)

I/O SIGNAL STATUS and control **COUNTER/TIMER** — For CDP-1804A, CDP1805A, CDP1806A

BREAKPOINT — 4 active breakpoints up to 64 bits wide

RUN — Real time

STEP EXECUTION — Displays address bus, disassembled data bus

CLOCK — Three sources including internal frequency synthesizer

TERMINAL — For any external system including RCA MicroDisk MS2000A

MEMORY MAP OPTION — Write-protect capability

LOGIC ANALYZER — Real-time trace data displayed in multiple bases, or disassembled. Four comparators plus program timer mode.

MSE3101, MSE3102

MSE3101

32K CMOS Overlay Memory (MicroEmulator Option)

MSE3102

64K CMOS Overlay Memory (MicroEmulator Option)

These overlay memory modules are plug-in modules for the MicroEmulator and are required for MicroEmulator users who intend to debug soft-


ware without a connected system-under-test. These modules may be mapped on an individual, indepen-

dent page basis anywhere within the memory space of the target system. 200 ns CMOS RAMs are used.

MicroEmulator Spare Assemblies

- MSE 3300 Logic State Analyzer Module
- CDP18S524 Master Board Module — with software EPROMs
- CDP18S525 1800-Series Header Pod Module — includes cables for connection to Personality Module and system under test.
- CDP18S527 CRT Assembly
- CDP18S528 Switching Power Supply Assembly
- CDP18S529 Keyboard Module
- CDP18S530 Ribbon Cables — Personality to Header
- CDP18S531 Ribbon Cable — Keyboard to Master Board
- CDP18S532 Ribbon Cable — Header to S.U.T.

MSE 3300 Logic State Analyzer Module (a) and MSE 3102 64K CMOS Overlay Memory (b).



RCA MicroEmulator Logic State Analyzer

Emulator Installation

The logic state analyzer board may be installed in any available slot of the MSE3000 emulator system. Be sure that power is OFF before attempting to insert the board.

After restoring power to the emulator, press the reset button and then the ETC function key (F8). If the function key list does not show **LOGANLYZR**, **MODELA**, **DATALA**, and **DUMPLA** labels, then the firmware in your emulator is an early release that doesn't support the logic analyzer board. In this case, contact RCA Microsystems Marketing to arrange for proper firmware for your system.

As an additional test, press the **LOGANLYZR** function key. The screen should resemble the one shown in Figure 2. If the board is not installed or not recognized by the emulator, a "LOGIC ANALYZER NOT INSTALLED" message will appear on the command line. The "early" firmware missing some of the previously-mentioned labels (**MODELA**, **DATALA**, **DUMPLA**) will also generate this message even if the board is present.

Overall Board Description

The logic state analyzer consists of two major circuit functions: a state tracing memory with 1023 cells of up to 64 bits per cell, and an interval timer with a range of microseconds to days.

Refer to the block diagram in Figure 1. The logic state memory contains 1024 cells and lifts its data from the MicroEmulator backplane. The data represents hardware information relevant to the processor currently being emulated (address bus, data bus, etc.). The storage contents are accessible to the Emulator via the data mux. An address generator is directed to advance between samples by the trigger and qualifier logic. The "current" cell is always treated as the next one available and thus 1023 states are the maximum that can be stored in one sample. The address mux allows the host to locate sample data.

The trigger and qualifier logic determine if tracing should commence, end, or if the last sample was valid for storage. The trigger logic may also be directed under software control to start or stop the interval timer.

The timer consists of a 19 bit gray code counter with a time base of 1 microsecond. The upper 3 bits are used to prescale the basic clock by 16 whenever a counter "carry" occurs. Thus the timer maintains 16 bits of resolution on any time base selected by the high 3 bits.

Four functions keys access and configure the logic analyzer board. The **MODELA** key sets the analyzer in the **TRACE**, **BPEXTEND**, or **TIMER** mode. The trace mode is used to log machine states in the storage memory. The breakpoint extension mode allows the logic analyzer triggers to be used as additional breakpoints. The timer mode configures the system as an interval timer.

The **DATALA** key allows examination of stored trace data on the screen in hex, binary, or symbolic disassembly. The **DUMPLA** sends stored trace data out of the emulator via an RS232 port for printer or other applications.

The **LOGANLYZR** key displays the triggering and trigger modes for the respective mode of operation chosen (**TRACE**, **BPEXTEND**, **TIMER**).

Detailed descriptions of screens, triggering, and modes of operation are contained in the remaining sections of this document.




Fig. 1 - RCA MicroEmulator Logic State Analyzer
MSE3300 Block Diagram.

MSE3300

	E	C	A	MM	D	S	N	Q	EEEE	DD	I	WC	W	M	E
	N	N	---	D	RW	-A	C		FFFF	MM	N	TL	R	A	-----X
	A	T	R	DR	T				4321	IO	T	R	P	P	76543210
TRIGA	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXX
TRIGB	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXX
TRIGC	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXX
QUALIF	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXX
MODE	A+B+C														
TRIGPT	START														
LABREAK	DISABLED														
ARM	NO														

LOGIC ANALYZER HEX TRACE DISPLAY

```

-----F1-----F2-----F3-----F4-----F5-----F6-----F7-----F8-----
CHANGEBASE CLEAR MODE ARM LABREAK TRIGPT TRIGGERA ETC

```

Fig. 2 - Logic Analyzer Hex Trace Display.

Logic State Analyzer Description

Triggering

Refer to Figure 2.

The logic analyzer triggers (A, B, and C) are used to determine when logging of data should commence or end. The trigger point can be defined to be the beginning, middle, or end of the storage buffer. The trigger field on the screen includes the target CPU address, data bus, and other relevant signals. These may be defined as true (1), false (0), or "don't care" (X) by the user. The count column (CNT) allows for repetitive occurrences of the trigger event (from 1 to 15) before the trigger condition is satisfied. For example, trigger A could be programmed to require 5 "writes" to address 0000.

The **ENABLE** column defines the trigger condition for A, B, or C as valid. For the qualifier, it specifies that the stored samples must meet the condition shown. For example, the qualifier may be used to store "memory read" cycles from a specific address. If the **ENABLE** bit is a zero, all machine cycles will be logged regardless of the specified qualifier condition.

The trigger **MODE** provides for combining triggers A, B, and C. The **OR** mode logically OR's triggers A, B, and C. The **AND** mode requires all three triggers to be satisfied. Note that in **AND** mode all three triggers must be

enabled. If not, the logical **AND** condition can never be satisfied. The **SEQUENTL** mode sets up the ordered **AND** condition. Trigger A must be satisfied before the hardware checks for trigger B, and trigger B must be met before checking for C. Thus an ordered sequence of machine cycles can be programmed to trigger storage. Note that in **SEQUENTL** mode triggers (A, B, or C) can be disabled (**ENABLE=0**).

The **SEQIMMED** mode sets up the ordered **AND** condition but requires the trigger conditions to be met on successive machine cycles. Thus, a target system machine cycle meeting trigger A condition must occur followed immediately by a trigger B cycle and then a C cycle before a valid trigger is produced. This provides for triggering on "linked" op-codes. Note also that any of three triggers may be disabled. (**ENABLE=0**). If only two successive cycles are used to trigger, the user should set the conditions into the A, B pair or the B, C pair. If the A, C pair are used (**B ENABLE=0**), a "don't care" machine cycle must occur between the A trigger and the B trigger.

The **ORAND** mode logically **OR**'s trigger A and B. This result is then logically **AND**'ed with C to produce a trigger.

Note that the "count" column (CNT) is valid for all trigger modes except **SEQIMMED**. If programmed in

Installation Instructions for RCA MicroEmulator Logic State Analyzer

this mode, the counts are ignored. If an invalid count of zero is entered, the hardware will force a count of one.

The logic analyzer can take samples in real time while the target system is running. It may be desirable to stop the target CPU when the trace buffer is full or has stopped logging. The **LABREAK** function, when enabled, will produce a hardware breakpoint whenever state logging ceases.

The **ARM** function directs the logic analyzer to become active. While still armed, the user may not modify the trace screen. To do so, you must disarm (**ARM=NO**). The system automatically disarms when the storage is full.

As mentioned earlier, the qualifier (**QUALIF** on screen) is used to identify the type of machine state to be stored. If its enable bit is false (**ENA=0**), the "don't care" condition prevails and all types of machine cycles will be valid for storage. If the enable bit is true, the user can specify the states of the relevant CPU signals shown on the screen.

The trigger point (**TRIGPT**) can be set at **START**, **MIDDLE**, or **END** of trace. If specified as start, state logging will commence on the cycle following the one that satisfied the trigger condition, and continue until 1023 samples have been stored. If set at **MIDDLE**, logging will start immediately (if the Emulator is not in control of the

target CPU) and end when 512 samples have been stored after the trigger condition. Keep in mind that if only 3 valid samples occurred prior to the trigger, only 515 (512 + 3) valid samples would be present in the buffer. If the trigger point is set at **END**, logging will start immediately and end when the trigger condition is met.

Timer Description

The timer uses four triggers (**TRIGA through TRIGD**) to control starting and stopping. Each has the full state qualification as with trace and breakpoints.

Refer to Figure 3. The enable column (**ENA**) determines which of the triggers are in control (1=enabled). The type column (**TYP**) sets the enabled trigger as a timer start (0) or stop (1).

The **MODE** entry determines how the triggers are to be used (if at all). In the **AUTO** mode, the "enabled" triggers control timer start/stop. In the Manual mode, the timer runs whenever armed and the emulator is not in control. Thus, time is accumulated whenever the target system is running in real time. The triggers are not used.

In the **WINDOW** mode, the timer runs only during the start/stop interval determined by trigger B (start) and trigger C (stop). Further, trigger A is used as a "window"

	E	T	A	MM	D	S	N	Q	EEEE	DD	I	WC	W	M	E
	N	Y	---	D	RW	-A	C		FFFF	MM	N	TL	R	A	-----X
	A	P	R	DR	T				4321	IO	T	R	P	P	76543210
TRIGA	0	0	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXX
TRIGB	0	0	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXX
TRIGC	0	0	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXX
TRIGD	0	0	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXX
MODE	AUTO								TYPE KEY		STATUS				
									0 = START		RUNNING? NO				
									1 = END						
ARM	NO														
TIME	0.E-6 SEC.														

LOGIC ANALYZER HEX TIMER DISPLAY

```
----- F1----- F2-----F3----F4-----F5-----F6-----F7-----F8-----
CHANGEBASE CLEAR MODE ARM TRIGGERA TRIGGERB TRIGGERC TRIGGERD
```

Fig. 3 - Logic Analyzer Hex Timer Display.

MSE3300

enable and trigger D as a disable. Thus the window mode provides for timing an event within an event. For example, the target CPU can be timed as it executes a subroutine only called from a specific region of memory. Note that in **WINDOW** mode, the **ENA** and **TYP** columns are not present.

The **AUTORETRIG** and **WINDOWRETRIG** modes behave like the **AUTO** and **WINDOW** modes respectively except that the timer will restart if a valid start condition is again met.

The timer runs on a 1 megahertz clock and thus has a minimum time resolution of plus or minus 1 microsecond. The time display format is in scientific notation with the form X.XXXEX seconds. The timer autoranges and scales itself by 16 whenever a carry occurs from the lowest 16 bits of the counter. Thus, it counts from 1 to 65,535 times 1 microsecond, then times 16 microseconds, 256, etc. Note, however, that the start/stop resolution is still 1 microsecond.

Breakpoint Extension Mode

The **BPEXTEND** mode expands the standard four programmable breaks (BP0 through BP3) to eight by adding the logic analyzer triggers and qualifier to the breakpoint screen. Since the triggers are dedicated in this

fashion, tracing states or timing cannot be performed while in this mode.

The combinational features of the logic analyzer triggers (**OR**, **AND**, **SEQUENTL**, etc.) are available for use as breakpoints. The **MODE** display on the screen (refer to Figure 4) shows the logical combination of all eight breakpoints.

To select the **BPEXTEND** function, press the appropriate function key after pressing **MODELA**.

Unlike timer or trace operation, the breakpoint extension screen cannot be accessed while the target system is running. If attempted, the error message "**BPEXTEND INVALID WHILE RUNNING**" will be generated. This is due to the fact that breakpoints 0-3 are available on this screen, and these are incapable of being configured while the target CPU is running.

Displaying Trace Data

Data in the trace buffer may be examined by pressing the **DATALA** function key. If the logic analyzer is in the **BPEXTEND** or **TIMER** mode, the error message "**NOT IN TRACE MODE**" will be generated if an attempt is made to examine trace data. If still armed, the error message "**ARMED**" will appear. Also, if the logic ana-

	E N A	C N T	A ---D R	MM RW DR	D -A T	S C	N Q	EEEE FFFF 4321	DD MM IO	I N T	WC TL R	W R P	M A P	E -----X 76543210	
BP0	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP1	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP2	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP3	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP4	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP5	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP6	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP7	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
EXTRNL	0		BREAKOUT				0		MODE	0+1+2+3+4+5+6+7					

LOGIC ANALYZER HEX BREAKPOINT EXTENSION DISPLAY GROUP O ACTIVE

-----F1-----F2-----F3-----F4-----F5-----F6-----F7-----F8-----
 CHANGEBASE CLEAR MODE EXTERNAL BREAKOUT BP0 BP1 ETC

Fig. 4 - Logic Analyzer Hex Breakpoint Extension Display.

Installation Instructions for RCA MicroEmulator Logic State Analyzer

lyzer trigger condition had not been satisfied, a "NOT TRIGGERED" error message will appear. As with all other error messages, the RUBOUT key restores order.

Refer to Figure 5. The storage address (STA column) identifies where samples are located in the buffer in relation to the trigger event. Negative addresses represent pre-trigger sample data while positive addresses are post-trigger data. The PREV PAGE,

PREV LINE, NEXT PAGE and NEXT LINE key permits the user to rove through sample data.

The DUMPLA function key empties all valid buffer data non-destructively to the RS232 port for hard-copy purposes. The screen headings are printed followed by valid trace data. Each line is separated by a carriage return and line feed.

The user may copy the screen data (heading plus 20 lines) to the RS232 port by typing CTRL P.

S T ---A	A D ---R	D A -T	M N -----E	S C -----D
-0010	B539	FF		EXECUTE
-0009	0005	30	BR	FETCH
-0008	0006	00		EXECUTE
-0007	0000	11	INC R1	FETCH
-0006	F2FE	FF		EXECUTE
-0005	0001	12	INC R2	FETCH
-0004	F2FE	FF		EXECUTE
-0003	0002	13	INC R3	FETCH
-0002	F2FA	FF		EXECUTE
-0001	0003	14	INC R4	FETCH
+0001	B53D	FF		EXECUTE
+0002	0004	15	INC R5	FETCH
+0003	B53A	FF		EXECUTE
+0004	0005	30	BR	FETCH
+0005	0006	00		EXECUTE
+0006	0000	11	INC R1	FETCH
+0007	F2FF	FF		EXECUTE
+0008	0001	12	INC R2	FETCH
+0009	F2FF	FF		EXECUTE
+0010	0002	13	INC R3	FETCH

Fig. 5 - Logic Analyzer Trace Data.

MSE3300




Fig. 6 - Layout Diagram of RCA MicroEmulator Logic State Analyzer MSE3300.

Parts List

C1=10pF, ±10%, 200V
 C2=39pF, ±10%, 200V
 C3-C7, C9-C58, C61-C63=0.μF, ±20%, 50V
 C8, C59, C60=0.15μF, ±20%, 25V
 R1=10Meg, 1/4W, 5%
 R2-R7, R9, R10=2K, 1/4W, 5%
 N1, N2=Resistive Network 2K, 10-pin
 N5, N6=Resistive Network 10K, 10-pin
 N3, N4, N7, N8=Resistive Network 10K, 6-pin
 Y1=Crystal, 4.000MHz
 U1, U124=74HC10
 U2, U19, U20=74LS00
 U3=7453
 U4=74LS20
 U5, U36, U37, U44-U52=74LS74
 U6=74S32
 U8, U41=74HC02
 U9=74LS157
 U10=74LS151
 U21, U42, U122, U137, U111=74HC04
 U12-U16, U28-U32=74LS191
 U17, U91A=74HC27

U18=74H62
 U22, U27, U38-U40=74LS54
 U23=74LS175
 U24, U109=74HC00
 U25, U26, U43, U108, U7=74HC74
 U33-U35, U66-U68, U92-U94=74LS169
 U11=74LS04
 U53, U60=74HC374
 U55, U54, U58, U59=74HC273
 U61, U95-U107=74HC245
 U57, U62, U65=74LS244
 U56, U112, U113, U115, U116, U118-U121, U139-U148=74HC244
 U63, U64=74LS374
 U69, U70=74HC08
 U71, U72, U123=74HC138
 U73, U74, U75=74HC157
 U76-U91=0692235
 U110=74HC32
 U114, U117=74HC139
 U125, U128, U131, U134=74HC30
 U126, U127, U129, U130, U132, U133, U135, U136=2473399
 U138, U149-U156=74HC373

MSE3300




Fig. 8 - RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Control Logic.

Installation Instructions for RCA MicroEmulator Logic State Analyzer




Fig. 9 - RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Trace Memory.

MSE3300




Fig. 10 - RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Trigger Memory Bank 0.

Installation Instructions for RCA MicroEmulator Logic State Analyzer




Fig. 11 — RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Trigger Memory Bank 1.

MSE3300




Fig. 12 — RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Trigger Memory Bank 2.

Installation Instructions for RCA MicroEmulator Logic State Analyzer




Fig. 13 — RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Trigger Memory Bank 3.

MSE3300




Fig. 14 — RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Timer Control Logic.

MSE3300




Fig. 15 — RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Timer Logic.

System Software

Software License Agreement

Before high-level-language software products sold by RCA can be shipped, the customer must return a completed System Software License Agreement to Microsystems Marketing.

When a customer orders a high-level-language software package, the following general procedure is followed:

1. Customer places order for a high-level language.
2. RCA ships a package containing a License Agreement, manuals, and a letter of explanation.
3. Upon receipt of the License Agreement, the customer completes the Agreement, with appropriate signature, and returns by mail directly to:

RCA Solid State Division
Route 202
Somerville, N.J. 08876
Attention: Microsystems Marketing

4. Upon receipt of an executed Agreement, RCA will mail a diskette copy of the software package ordered directly to the customer.

When the urgency of the situation warrants, a customer may request a blank License Agreement in advance of ordering, so that the customer can provide a signed Agreement to RCA at the time of ordering.

CDP18S826, CDPR582**COSMAC Microprocessor
Fixed-Point Binary Arithmetic Subroutines****MicroDisk CDP18S826V4****Cassette CDP18S826V2****Diskette CDP18S826****ROM CDPR582**

The Binary Arithmetic Subroutine Package is a set of 16-bit 2's-complement fixed-point arithmetic subroutines designed to be operated on COSMAC CDP-1802/1805 Microprocessor systems. The subroutines are coded in Level I assembly language and require 1 kilobyte of memory space. A detailed description of these subroutines is given in the Manual **Fixed-Point Binary Arithmetic Subroutines for RCA COSMAC Microprocessors, MPM-206A**.

The subroutines are available on microdisk, floppy diskette, cassette, and ROM. In source language, they are available on microdisk CDP18S826V4 for use with the RCA MicroDisk Development System MS2000, and on floppy diskette CDP18S826 for use with the CDP18S005, CDP18S007, and CDP18S008 Development Systems. The subroutines are also available on a magnetic-tape cassette, CDP18S826V2, for a TI Silent 700 Data Terminal*. In object code, the package is available in a single 1-kilobyte ROM, CDPR582CD (4- to 6.5-volt operation) or CDPR582D (4- to 10.5-volt operation). In addition to the binary arithmetic subroutines, the ROM contains the code for the Standard Call and Return Technique. The ROM contains its own address latch and is located in memory at hexadecimal locations C000 through C3FF.

Functions

The Binary Arithmetic Subroutine Package includes 31 subroutines. Fifteen of these are binary arithmetic subroutines, fourteen are utility subroutines, and two are for format conversion. Appropriate selections from the set of subroutines may be made for the calculations required in a specific application.

Arithmetic Functions. The arithmetic functions included in this package are:

1. 16-bit 2's-complement addition
2. 16-bit 2's-complement subtraction
3. 16-bit 2's complement multiplication yielding 32-bit products
4. 32-bit 2's-complement division yielding 16-bit quotient and remainder

Format Conversion. In addition to the arithmetic functions, two format-conversion subroutines are included for interfacing the system to binary-coded-decimal-oriented peripheral hardware. These subroutines provide BCD-to-binary and binary-to-BCD conversions.

Utility Subroutines. A set of special utility subroutines allows the user to save and restore a group of registers on a stack or at a user-defined RAM area. These registers are used by the arithmetic function subroutines to store an operand and to point to an operand in memory. Other utility subroutines compare 16-bit operands and give indication if a register is greater than or equal to an operand.

The Standard Call and Return Technique, described in the **User Manual for the CDP1802 COSMAC Microprocessor, MPM-201**, is used for all the subroutines.

Timing

Timing measurements at a 6.4-MHz clock rate for the best and worst cases of the various arithmetic and format conversion subroutines for the CDP1802 are given in the tabulations at the right. These times were determined by taking an ad hoc sample of large and small numbers and performing an operation upon them. Absolute best and worst case values may vary from the values listed here.

Arithmetic Function	Best (ms)	Worst (ms)	Format Conversion	Best (ms)	Worst (ms)
Add	0.041	0.068	Binary to BCD	1.33	2.82
Subtract	0.039	0.078			
Multiply	0.851	1.29	BCD to Binary	0.094	0.81
Divide	1.37	1.78			

Literature

Further information on the Fixed-Point Binary Arithmetic subroutines, including a complete listing for all the subroutines, is given in the Manual **Fixed-Point Binary Arithmetic Subroutines for RCA COSMAC Microprocessors, MPM-206A**. General information on the RCA 1800 microprocessor series, including software, programming techniques, and architecture, is given in the **User Manual for the CDP1802 COSMAC Microprocessor, MPM-201**.

Another arithmetic software package is described in Product Description PD7 for the COSMAC Floating-Point Arithmetic Subroutine Diskette CDP18S827. Additional information on the Floating-Point Package is given in the Manual **Floating-Point Arithmetic Subroutines for RCA COSMAC Microprocessors, MPM-207**.

*Registered trademark, Texas Instruments Corporation.

COSMAC Floating-Point Arithmetic Subroutine Package

The COSMAC Floating-Point Arithmetic Subroutine package CDP18S827 is a set of 32-bit arithmetic subroutines designed to be operated on COSMAC CDP1802 Microprocessor Systems including the COSMAC Development Systems. The subroutines are coded in Level I assembly language and require approximately 2 kilobytes of memory space. The floating-point binary number is represented by eight exponent bits and 24 mantissa bits. The most significant bit of each indicates the sign. The range of decimal numbers that can be represented by the 32 bits is $0.294 \times 10^{-38} \leq \text{FPN} \leq 1.7014 \times 10^{38}$.

A detailed description of these subroutines is given in the Manual **Floating-Point Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-207. The subroutines are available in source language on microdisk CDP18S827V4, floppy diskette CDP18S827, and cassette CDP18S827V2. The subroutines can be used with the CDP18S004, CDP18S005, CDP18S007, CDP18S008, and MS2000 development systems.

Functions

The Floating-Point Arithmetic Subroutine Package CDP18S827 includes 18 subroutines. Ten are arithmetic subroutines, six are utility subroutines, and two are for format conversion. Appropriate selections from the set of subroutines may be made for the calculations required in a specific application.

Floating-Point Arithmetic Subroutines. The arithmetic functions included in this floating-point arithmetic package are:

1. 32-bit addition
2. 32-bit subtraction
3. 32-bit multiplication yielding 32-bit products
4. 32-bit division yielding 32-bit quotient
5. Transcendental function: sine
6. Transcendental function: cosine
7. Transcendental function: arctan
8. Natural log
9. e^x
10. Square root

Utility Subroutines. A set of special utility subroutines allows the user to save and restore a group of registers on a stack. These registers are used by the arithmetic function subroutines to store an operand. Other utility subroutines allow constants to be pushed onto the stack.

Format Conversion Subroutines. Two format-conversion subroutines are included for interfacing the system to binary-coded-decimal-oriented peripheral hardware. These subroutines provide BCD-to-floating-point and floating-point-to-BCD conversions.

The Standard Call and Return Technique described in the **User Manual for the CDP1802 COSMAC Microprocessor**, MPM-201, can be used for all the subroutines.

Timing

Timing measurements at a 6.4-MHz clock rate for the best and worst cases of the various arithmetic and format conversion subroutines for the CDP1802 are given in the tabulation below. The timing, however, can be rescaled by a change in the system clock rate.

Arithmetic Function	Best (ms)	Worst (ms)	Format Conversion	Best (ms)	Worst (ms)
Add	0.53	7.8	Floating-Point-BCD	2.3	7.5
Subtract	0.81	8.1	BCD-Floating-Point	7.5	1600
Multiply	43.8	47.5			
Divide	30	32.5			
Sine	113	116			
Cosine	102	113			
Arctan	85.9	109			
Natural log	78.1	188			
e^x	71.9	125			
Square root	155	312			

Literature

Further information on the Floating-Point Arithmetic Subroutine Package CDP18S827, including data storage convention and register allocation, is provided in the Manual **Floating-Point Arithmetic Subroutines for RCA COSMAC Microprocessors** MPM-207. General information on the RCA1800 microprocessor series, including software, programming techniques, and architecture, is given in the **User Manual for the CDP1802 COSMAC Microprocessor** MPM-201. Another software package encompassing 16-bit 2's-complement arithmetic is described in the manual **Binary Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-206.

CDP18S834

BASIC1 High-Level Language Compiler/Interpreter

The BASIC1 Compiler/Interpreter, provided on a diskette, is a high-level language software package designed to simplify program development on the COSMAC DOS Development System (CDS III) CDP18S007, COSMAC Development System IV CDP18S008, and MicroDisk Development System MS2000. An excellent language for the beginner, BASIC1 is easily learned and facilitates the rapid development of elementary application programs. A feature of BASIC1 is that it can form the core of a system whose facilities, limited only by the system memory, may be extended indefinitely by the addition of machine language routines.

The Compiler/Interpreter gives the user the option of (1) developing and running programs in BASIC1 directly, or (2) converting these programs to executable object code capable of running at a greater speed.

The interpreter allows the user to write programs in BASIC1 with line numbers for later execution or without line numbers for immediate execution. The disk-related statements incorporated in the interpreter allow the programmer to save programs on a floppy disk for later recall.

The compiler enables the programmer to take any stored program written in BASIC1 and translate it into assembly language, giving the user the flexibility of specifying where in memory the program, variables, and stack are to reside. The output of the compiler is assembled by the COSMAC assembler (ASM8) to produce the executable object code. Programs compiled and assembled run at speeds much greater than those run directly through the interpreter.

Features

The BASIC1 Compiler/Interpreter can handle lines of up to 77 characters in length. Line numbers can range from 1 to 32767. Multiple statements per line are accepted. Numbers can be entered in decimal (—32767 to +32767) or hexadecimal (#0000 to #FFFF). Variables are designated by any single capital letter.

BASIC1 performs fixed-point arithmetic. Expressions are composed of one or more numbers, variables, and/or functions joined together by operators (+, —, /, *, @) and possibly grouped by parentheses. Expressions are evaluated modulo 2^{16} .

The functions BASIC1 has in its repertoire include MOD, AND, OR, XOR, MAX, MIN, SGN, ABS, HEX, RND, INP and USR. The USR function is important in that it allows the user to extend the features of BASIC1 by

means of machine language subroutines and allows for the exchange of data between the assembly language subroutines and the BASIC1 program. BASIC1 also allows direct CDP1802 input and output port control within the language itself. This control is accomplished by the INP (port) function and the OUTPUT (port) statement.

The types of statements available to the programmer include the following:

Comments and Declarations: REM, !

Assignment: LET

Control: GOTO, GOSUB, RETURN, END

Conditional: IF

Input/Output: INPUT, PRINT, OUTPUT,

Disk Related: WFLN, RFLN, DOUT, DIN,

CLOSE, WEOF, TIN, TOUT,

NOUT

System Control: NEW, RUN, LIST, RDOS

Loading and Operating BASIC1

Loading and operating BASIC1 on a COSMAC Development System is a simple procedure. To load the interpreter, the user places the disk in one of the disk drives and types BASIC1.INT:X where X is the drive (0 or 1) the disk has been placed in. This command loads the interpreter. The program initializes itself and then delivers its colon prompt ":" to indicate it is now in the enter mode and the user can begin entering a BASIC1 program.

To load the compiler, the user places the disk in one of the disk drives and types BASIC1.CMP:X, where X is the drive (0 or 1) the disk has been placed in. This command loads the compiler and begins execution. The compiler then issues its normal user prompts.

Error Messages and Program Debugging

Whenever the BASIC1 interpreter detects an error in a statement, it generates an error message consisting of an exclamation point "!" followed by a decimal number. The number signifies the type of error. If an error is detected during program execution, the line number of the offending statement is also given. BASIC1 lends itself to the use of dummy stop or print statements to reveal whether the flow within the program is proper or to permit the examination of variables at convenient points during program execution.

Literature

Further information on BASIC1 Compiler/Interpreter is given in the **Manual Use of BASIC1 Compiler/Interpreter CDP18S834 with the RCA COSMAC DOS Development System (CDS III)**, MPM-234.

Information on the RCA COSMAC DOS Development System CDP18S007V1 and V3 is given in the manuals **Operator Manual for the RCA COSMAC DOS Development System (CDS III) CDP18S007**, MPM-232, and in the **Hardware Reference Manual for the RCA COSMAC DOS Development System (CDS III) CDP18S007**, MPM-233.

Information on the RCA COSMAC Development System IV CDP18S008 is given in the manuals **Operator Manual for the RCA COSMAC Development System IV CDP18S008**, MPM-235, and in the **Hardware Reference Manual for the RCA COSMAC Development System IV CDP18S008**, MPM-236.

Information on the RCA MicroDisk Development System MS2000 is given in the manual **User Manual for the RCA MicroDisk Development System MS2000**, MPM-241, and in the data sheets for the Microboards which make up the system.

General information on the RCA 1800 Microprocessor Series, including software, programming techniques, and architecture, is given in the **User Manual for the CDP1802 COSMAC Microprocessor**, MPM-201.

Binary arithmetic software packages on disk are also

available for use on the COSMAC Development Systems. The COSMAC Microprocessor Fixed-Point Binary Arithmetic Subroutines (CDP18S826) are described in Product Description PD6 and the COSMAC Microprocessor Floating-Point Arithmetic Subroutines (CDP18S827) are described in Product Description PD7. Additional information on these arithmetic diskettes is given in the manuals **Fixed-Point Binary Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-206, and in **Floating-Point Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-207.

Other languages available for use on COSMAC Development Systems include BASIC2 High-Level-Language Interpreter CDP18S840, PLM-1800 High-Level-Language Compiler CDP18S839, and Micro Concurrent Pascal (Cross Compiler CDP18S844 and Interpreter/Kernel CDP18S852 and CDP18S853.)

BASIC2 is described in Product Description PD40. Additional information is given in the **BASIC2 High-Level-Language Interpreter CDP18S840 User Manual**, MPM-840.

PLM-1800 is described in Product Description PD39. Additional information is given in the **User Manual for the RCA COSMAC PLM-1800 High-Level-Language Compiler**, MPM-239.

MicroConcurrent Pascal is described in Product Description PD44.

CDP18S835

VIS Interpreter

The VIS Interpreter, on microdisk CDP18S835V4, floppy diskette CDP18S835, and cassette tape CDP18S835V2, is an interpretive language developed specifically to support the CDP1869 and CDP1870/CDP1876 Video Interface System (VIS). The interpretive commands allow the user to control the VIS to provide displays of text, graphics, and motion on a cathode-ray tube screen in black and white or color. The Interpreter is useful on any system containing the VIS chip set and is particularly supportive of the CDP18S661, Microboard Video-Audio-Keyboard Interface.

The VIS Interpreter is open ended, allowing the user to add interpretive commands for special purposes. By use of the supplied source, routines that are not required for the particular application may be deleted. The source routines may also be adapted to the user's own program and are documented to provide a guide to the programming of the VIS. The Interpreter as delivered is a 3-kilobyte program and requires a minimum of 64 bytes of RAM.

The source file for the VIS Interpreter is provided on microdisk compatible with the Micro-Disk Development System MS2000 or floppy diskette compatible with the CDP18S008 Development System (CDOS Operating System). It is capable of both NTSC and PAL operation. The CDP18S835V2 is intended for use with the CDP18S694 and CDP18S695 Microboard Computer Development Systems.

Structure

The VIS Interpreter is based on:

1. Sixteen general-purpose, eight-bit variables.
2. An eight-bit accumulator and overflow flag.
3. A page memory pointer.
4. A character memory pointer.
5. A main memory pointer.
6. A hitflag.

Variables. The sixteen eight-bit variables are usable for general data storage. They are also usable as objects of arithmetic and logical operations. This use includes operations involving two variables or one variable with the accumulator (ACC). The variables are also used to contain control information for some interpretive instructions. Additional data storage may be accomplished by the use of instructions that allow direct storage and load from memory. Instructions are provided to test the content of the variables including comparisons against constants, ACC, and other variables.

Accumulator (ACC). A single eight-bit accumulator is provided in the interpreter. This accumulator is used as an operand and to store the result in arithmetic and logical operations. Instructions are provided to display the contents of the ACC by copying it to the page memory in two methods. In the first method, the contents of the ACC are placed in the page memory unchanged except the most significant bit is set equal to one. In the second method, the contents are taken and treated as two hexadecimal digits and the two ASCII codes for the digits are placed in

page memory. Transfers to and from main memory, the variables, and the page memory are supported.

Overflow Flag. A flag is provided to indicate overflow on all arithmetic operations. After addition, the flag is a one if a carry occurs and a zero if no carry occurs. After subtraction, the flag is a one if no borrow occurs and a zero if a borrow occurs. Instructions for testing the value of the flag are provided.

Page Memory Pointer (PMP). The Interpreter references the page memory by means of the page memory pointer (PMP). The PMP is a sixteen-bit memory pointer into the page memory. The value of the PMP normally ranges from FC00H to FCFH for half resolution and FC00H to FFBFH for full resolution. (H indicates hexadecimal notation.) The PMP is initialized to FC00H and the initial home address is zero, which results in the PMP pointing to the upper left screen location. The PMP may be directly accessed or loaded by use of interpretive instructions.

Character Memory Pointer (CMP). The Interpreter references the character memory by means of the character memory pointer (CMP). The CMP is an eight-bit pointer into the character memory. In order to reference a given character, the CMP must be loaded with the same value that, if stored in page memory, would display the character. Instructions are provided for the transfer of the CMP to and from the ACC and variables, along with increment and decrement instructions. No checks are made or limits placed on the value of the CMP, and thus it may be used in systems that allow up to 256 characters.

Main Memory Pointer (MMP). The Interpreter allows direct references to memory by means of the main memory pointer (MMP). The MMP is a sixteen-bit pointer into the system memory. Instructions are provided to load, save, and decrement its value. All Interpreter instructions that involve direct memory reference use the MMP. Instructions are provided to store and load the variables, ACC, and other pointers by means of the MMP. No checks are provided on the value of the MMP.

Hitflag. The Interpreter provides instructions that allow the user to display characters on the screen and to move these characters. In order to check for "colliding" objects, the interpreter maintains a hitflag. This hitflag is set true if any write to page memory or character memory is addressed to a non-zero location. The hitflag is cleared when an interpreter instruction performs a write to page or character memory locations that are zero. Instructions are provided to test the hitflag.

Instructions. The Interpreter is provided with 109 instructions.

Literature

Further information on the VIS Interpreter is provided in the manual VIS Interpreter CDP18S835 User Manual, MPM-835A. Information on the Video Interface System (VIS) CDP1869 and CDP1870/CDP1876 is available in data sheet file number 1197.

PLM-1800 High-Level-Language Compiler

The PLM-1800 High-Level Language Compiler CDP18S839, provided on a diskette, is a software package designed to accelerate program development on the MS2000, CDP18S007, and CDP18S008 Development Systems. It has features similar to those of many well-known high-level languages such as PL/1, ALGOL, and PASCAL. Use of the PLM language encourages structured programming and, hence, provides easy readability and maintenance. Its scoped procedures and control structures also support modular programming.

The PLM Compiler automatically creates code for complex conditions and signed sixteen-bit arithmetic expressions, and it performs systematic register and storage allocations. Because of these features, the programmer has more time to concentrate on the application requirements.

The PLM Compiler also supports CDP1802 features. It contains built-in functions such as shift operations (SHL, SHR, SCL, SCR), data conversions (LOW, HIGH), and declaration-based information functions (ADDR, LENGTH). Other built-in functions or predeclared variables (Q, MEMORY, DMAPTR, STACKPTR, EF1, EF2, EF3, EF4, CARRY) allow access to CDP1802-based hardware. Data transfers through the I/O ports are supported by INPUT and OUTPUT. The interrupt mechanism is programmable with the INTERRUPT attribute for procedures and the ENABLE and DISABLE statements. A built-in procedure, TIME, allows time delays based on the microprocessor clock.

Code written in PLM may be integrated with assembly code through the Compiler's in-line-code feature. In

addition, the Compiler produces CDP1802 assembly code that can be combined with other assembly-time code.

PLM operates directly with the COSMAC Development System CDP18S008. When used with a CDP18S007 COSMAC Development System, PLM requires 60 kilobytes of read-write memory and a data terminal or console. The MicroDisk Development System MS2000 also requires a terminal. Required software is the MicroDOS operating system in the case of the MS2000 or the CDOS System Diskette, version 2.2 or later (supplied with the CDP18S007 and CDP18S008), and the PLM-1800 High-Level-Language Compiler on diskette CDP18S839. Documentation is provided with the CDOS Development System and with the PLM-1800 High-Level-Language Compiler diskette.

Features of PLM

The features of the PLM-1800 High-Level-Language Compiler CDP18S839 include the following.

Data Description:

- CONSTANTS - decimal, hexadecimal, octal, binary numbers, and strings of characters.
- VARIABLES - two types; may be aggregated into arrays or initialized.
- BYTE - 8-bit value
- ADDRESS - 16-bit value; may contain the address of another variable.




Fig. 1 - Block diagram of program development cycle using the PLM Compiler.

CDP18S839

EXPRESSIONS – permit the following operations: arithmetic +, -, *, /, MOD logical AND, OR, XOR, NOT equality and ordering =, <>, <,>, <=, >=.

Statement Description:

ASSIGNMENT – allows replacement of variable's value by evaluation of an expression; multiple assignments are possible in one statement.

IF..THEN..ELSE – allows execution of a group of statements based on a condition. IF statements may be nested.

DO..END – allows execution of a group of statements.

ITERATIVE DO – allows looping based on an iterative variable whose increment is controllable with an optional BY clause.

DO..WHILE – allows looping based on a condition.

PROCEDURE – contains executable instructions and local variable declarations. Procedures may be recursive if declared with REENTRANT attribute. Procedures may take on function attribute.

CALL – subroutine invocation.

GO TO, GOTO – branching capability to labels within scope rules of the language.

Compiler Features:

- In-line assembly code capability
- Output listing controls
- Assembly code output

The error messages indicate the nature of the error, the number of the line in which the error occurred, and where in the line the error was detected.

A program development cycle using the PLM-1800 High-Level-Language Compiler is given in Fig. 1. The Compiler accepts source code written in the PLM language, and generates the equivalent assembly code that can subsequently be assembled into CDP1802 executable code.

Sample Program

A sample program using PLM is given in Fig. 2. This program will sort an array by means of a method called "bubblesort."

```

DO;
/*THIS IS A BUBBLESORT PROGRAM*/
DECLARE A(10) ADDRESS INITIAL
(33, 10,99,60, 162,3,3,272,98,2);
DECLARE (I, SWITCHED,J) BYTE, TEMP ADDRESS;
SWITCHED = 1;
DO WHILE SWITCHED = 1;
  SWITCHED = 0;
  DO I = 1 TO 9;
    J = I + 1;
    IF A(I) > A(J) THEN
      DO;
        SWITCHED = 1;
        TEMP = A(I);
        A(I) = A(J);
        A(J) = TEMP;
      END;
    END;
  END; /*OF WHILE*/
END;
/*NOW COMPLETED SCAN WITHOUT SWITCHING*/
EOF

```

Fig. 2 - PLM "bubblesort" program.

Operating with PLM

After a program is generated in the PLM language, the first step for using the Compiler is to place the PLM diskette in disk drive 0. The user then invokes compilation of the file by typing

PLM fname.ext:x

where fname.ext is the user's file name and x is the drive. If errors occur during compilation, they are transmitted to the development system terminal device as well as to an output file of PLM source code interlisted with CDP1802 assembly code. Another output file equating assembly names and PLM names is also generated by the Compiler.

Literature

Further information on the PLM-1800 High-Level-Language Compiler CDP18S839 is given in the **User Manual for the RCA COSMAC PLM-1800 High-Level-Language Compiler**, MPM-239.

Information on the MicroDisk Development System MS2000 can be found in the **User Manual for the RCA MicroDisk Development System MS2000**, MPM-241.

Information on the RCA COSMAC Development System IV CDP18S008V1, CDP18S008V3, CDP18S008V5, and CDP18S008V7 is given in two manuals **Operator Manual for the RCA COSMAC Development**

CDP18S839

System IV CDP18S008, MPM-235, and **Hardware Reference Manual for the RCA COSMAC Development System IV CDP18S008**, MPM-236.

Information on the RCA COSMAC DOS Development System CDP18S007V1 and CDP18S007V3 is given in the two manuals **Operator Manual for the RCA COSMAC DOS Development System (CDS III) CDP18S007**, MPM-232, and **Hardware Reference Manual for the RCA COSMAC DOS Development System (CDS III) CDP18S007**, MPM-233.

General information on the RCA 1800 Microprocessor Series, including software, programming techniques, and architecture, is given in the **User Manual for the CDP1802 COSMAC Microprocessor**, MPM-201.

Binary arithmetic software packages on disk are also available for use on the RCA Development Systems.

The COSMAC Microprocessor Fixed-Point Binary Arithmetic Subroutines (CDP18S826) are described in Product Description PD-6, and the COSMAC Microprocessor Floating-Point Arithmetic Subroutines (CDP18S827) are described in Product Description PD-7. Additional information on these arithmetic diskettes is given in the manuals **Fixed-Point Binary Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-206 and **Floating-Point Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-207.

Two application notes are available for PLM. They are ICAN-6928 "Interfacing PLM Code to CDOS System Functions" and ICAN-6918 "A Methodology for Programming COSMAC 1802 Applications Using Higher-Level Languages."

CDP18S840

BASIC2

High-Level Language Interpreter

The BASIC2 Interpreter CDP18S840 is a high-level-language software package on diskette designed to simplify program development on COSMAC Development System IV (CDP18S008V1 and V3) and the MicroDisk Development System MS2000. With additional RAM it may also be used with COSMAC DOS Development System III (CDP18S007V1 and V3). BASIC2 is a high-level interactive language that is easily learned and readily used by beginning programmers. BASIC3, a tape-based counterpart to BASIC2, is provided with the Microboard Computer Development System MCDS (CDP18S693 and CDP18S694).

A special Run-time BASIC, the CDP18S842, is available on ROM for use in custom applications not requiring disk I/O. With Run-time BASIC the user obtains a 4-kilobyte savings in the memory required. Run-time BASIC provides an excellent way to generate software quickly in a high-level language for use in any Microboard system. The system can be configured to suite the application. The software for the application is generated by the user in a development system (Micro-Disk MS2000, COSMAC Development System III or IV using BASIC2, or the Microboard Computer Development System MCDS using BASIC3) and installed in memory (RAM or ROM). Then with Run-time BASIC in the system, execution of the user program can begin immediately.

BASIC2 provides full access to the CDP1802 I/O constructs including two-level I/O, interrupt, DMA, external flags, and the Q output. It allows calls to user machine-language routines and provides I/O instructions for any added Microboards.

Description

The BASIC2 Interpreter features over seventy statements and functions including both transcendental and string functions. It provides both immediate and program modes of operation. It features one- or two-dimensional numerical arrays up to a maximum size of 255 x 255 and one-dimensional string arrays up to 255. It has direct memory access capability and can handle two-level input and output statements. For programming ease, it also has line-editing capability.

The **statements** and **functions** available on BASIC2 are shown in Table 1.

Arithmetic Capabilities

BASIC2 is capable of handling both integer and floating-point numbers. Both types are stored as 32-bit signed numbers. In the case of floating-point numbers,

Features

- **Floating-Point and Integer Numbers**
- **Line-Editing Capability**
- **More than 70 Statements and Functions**
- **One- or Two-Dimensional Numerical Arrays**
- **Disk I/O**
- **Trace Function for Debugging**
- **Memory-Saving ROM Version for Turnkey Applications**
- **Uses CDP1802 Microprocessor Constructs**

Enhanced Features Using CDP1802 Special Capabilities

- **DMA Capability**
- **Two-Level Input/Output Capability**
- **BASIC Statements to Enable and Disable Interrupts**
- **Vectored Interrupts and Interrupt-Handling Routines in BASIC**
- **Flag and Q Status Commands**
- **Set Q Statement**
- **Machine Language Subroutines**
- **Easy Multi-Station Operation**

eight bits define the exponents and 24 bits the mantissa. The range of numbers is:

Integer: -2147483648 to +2147483647

Floating point: -17E38 to +17E38

Integer numbers are accurate over the entire range, but floating-point numbers are accurate to approximately six mantissa digits, although up to nine digits are allowed on data entry. Two- or four-digit hexadecimal numbers can also be entered directly.

Memory Requirements

BASIC2 requires a development system that is equipped with the COSMAC Disk Operating System (CDOS or MicroDOS) and with an additional 16 kilobytes of memory for the BASIC2 Interpreter. The interpreter is loaded into the 16-kilobyte block of memory that is above the block used by CDOS; that is, C000H through FFFFH (H indicates hexadecimal notation). The memory can be either RAM or ROM. The interpreter requires additional RAM in low memory beginning at 0000H. The amount of RAM available in low memory controls the size of the programs that may be written. The locations 0000H through 040FH are used as work space by the interpreter. When the system is first initialized, the interpreter begins a

CDP18S840

Table 1 - Statements and Functions

Command		
BYE	ENINT	NEW MEM
CLD	EOD	RENUMBER
CLS	EOP	RUN
DISINT	FORMAT	TRACE
EDIT	LIST	
Comment and Definition		
DEFINT	DIM	RAD
DEFUS	FIXED	REM
DEG	LET	
Control		
END	GOSUB	NEXT
EXIT	GOTO	RETURN
FOR	IF	WAIT
Program Data		
DATA	READ	RESTORE
I/O		
INP	INPUT	POKE
OUT	PRINT	PEEK
QST	TIN	DMAPT
STQ	TOUT	EF
Disk		
CLOSE	DOUT	PSAVE
DIN	DSAVE	RFLN
DLOAD	PLOAD	WFLN
Machine Language Subroutine		
CALL	USR	
Arithmetic		
ABS	INT	RND
ATN	INUM	SGN
COS	LOG	SIN
EXP	MOD	SQR
FNUM	PI	
String		
ASC	LEN	STR\$
CHR\$	MID\$	TAB
FVAL		

search of memory from 7FFFH downward for RAM and establishes a stack at the top of the last page. The user program and program-generated data are located between the work space and the stack. The map of memory is shown in Fig. 1.




Fig. 1 - Memory Allocations

Creating and Editing Programs

BASIC2 programs can be created and edited by either of two methods. One is by use of the BASIC2 Interpreter; the other is by use of the CDOS or MicroDOS editor.

CDP18S840

When the interpreter is used, a program is created by the writing of one or more statements, separated by a colon, on a line and assigning the line a number. While the interpreter is being used, the lines of code can be easily modified by use of the EDIT command statement. The BASIC2 interpreter allows the lines to be entered in any order, but for execution it will automatically rearrange them in numerical sequence. For example, line 10 may be entered before line 5, but in execution line 5 will be executed first. This facility enables the programmer to leave unused numbers between lines so that additional lines can be inserted at a later time. The interpreter always executes the lines in numerical order starting with the lowest line number, thus providing one method of editing a program.

The second method of creating and entering programs is by use of the CDOS or MicroDOS editor. This method is described in detail in the manuals for the CDP18S007, CDP18S008, and MS2000 Development Systems.

Error Messages and Program Debugging

Whenever the BASIC2 interpreter detects an error in a statement, it generates an error message consisting of ERR CODE and a two-digit decimal number followed by the message READY and the : prompt symbol. A listing of the error numbers and their corresponding meanings is provided in the BASIC2 instruction manual. If the error

is detected during program execution, the error code is followed by the words AT LINE followed by the line number of the offending statement.

The TRACE command statement is a useful tool for debugging because it allows the user to follow the flow of the program.

Literature

Further information on the BASIC2 Interpreter and on Run-Time BASIC is given in the Manual **BASIC2 High-Level-Language Interpreter CDP18S840 User Manual**, MPM-840A.

Information on the RCA COSMAC DOS Development System CDP18S007V1 and V3 is given in the **Operator Manual for the RCA COSMAC DOS Development System (CDS III) CDP18S007**, MPM-232, and in the **Hardware Reference Manual for the RCA COSMAC DOS Development System (CDS III) CDP18S007**, MPM-233.

Information on the RCA COSMAC Development System IV CDP18S008V1 and V3 is given in the **Operator Manual for the RCA COSMAC Development System IV CDP18S008**, MPM-235, and in the **Hardware Reference Manual for the RCA COSMAC Development System IV CDP18S008**, MPM-236.

Information on the MicroDisk Development System MS2000 can be obtained in the **User Manual for the RCA MicroDisk Development System MS2000**, MPM-241.

CDP18S842

Run-time BASIC

High-Level Language Interpreter

Run-time Basic CDP18S842 is a variant of BASIC2 CDP18S840 and of BASIC3 CDP18S841. It is available in six EPROMs and is especially suited for custom Microboard applications not requiring disk I/O. Run-time BASIC provides an excellent way to generate software quickly in a high-level language for use in any Microboard system. The system can be configured to suit the application. The software for the application is generated by the user in a development system (MicroDisk MS2000, COSMAC Development System III or IV using BASIC2, or the Microboard Computer Development Systems MCDS using BASIC3) and installed in memory, RAM or ROM. Then, with Run-time BASIC in the system, execution of the user program can begin immediately.

The primary difference between BASIC2 or BASIC3 and Run-time BASIC, other than that there is no program input mode for Run-time BASIC, is that the latter cannot execute PLOAD or PSAVE. See Table I for a list of statements and functions available on Run-time BASIC. The statements CLOSE, DLOAD, DSAVE, WFLN, RFLN, DIN, and DOUT in Run-time BASIC apply to a tape I/O system such as the Microboard Computer Development System MCDS CDP18S693 or CDP18S694. The CDP18S652 Combination Memory and Tape I/O Control Microboard is required for tape I/O with Run-time BASIC.

Memory Requirements

The Run-time BASIC Interpreter is located in memory from 0000H to 2FFFH (H denotes hexadecimal notation) as shown in Fig. 1. The Interpreter starts execution of a user program at 3000H in ROM and generates data in RAM at 9000H. There must be at least 1 kilobyte of RAM available at 9000H for the Interpreter to run. The work pages for Run-time BASIC are at 9000H and 9100H. Any references to the work pages in the user program should be to these addresses and not to the ones for BASIC2 or BASIC3.

Using Run-time BASIC

To generate a Run-time BASIC program from a BASIC2 or BASIC3 program, proceed as follows:

1. Save the BASIC program on tape or disk in ASCII.
2. Determine the RAM requirements for the program.
3. Make a ROM or EPROM containing the program for use with the Run-time Interpreter.

Detailed information on the development of a Run-time Basic program on the Development Systems is given in the BASIC2 High-Level-Language Interpreter CDP18S840 User Manual, MPM-840A. Information on the development of a Run-time BASIC program on the CDP18S693, CDP18S694, or CDP18S695 series of Microboard Computer Development Systems (MCDS) is given in the BASIC3 High-Level Language Interpreter User Manual, MPM-841A.

Table I - Statements and Functions available in Run-time BASIC.

Command			
	CLD	ENINT	
	CLS	FORMAT	
	DISINT		
Comment and Definition	DEFINT	FIXED	REM
	DEG	LET	
	DIM	RAD	
Control	END	GOSUB	NEXT
	EXIT	GOTO	RETURN
	FOR	IF	WAIT
Program Data			
	DATA	READ	RESTORE
I/O			
	DMAPT	OUT	QST
	EF	PEEK	STQ
	INP	POKE	TIN
	INPUT	PRINT	TOUT
Tape			
	CLOSE	DOUT	WFLN
	DIN	DSAVE	
	DLOAD	RFLN	
Machine Language Subroutine			
	CALL	USR	
Arithmetic			
	ABS	INT	RND
	ATN	INUM	SGN
	COS	LOG	SIN
	EXP	MOD	SQR
	FNUM	PI	
String			
	ASC	FVAL	MID\$
	CHR\$	LEN	

CDP18S842




Fig. 1 - Typical memory configuration for Run-time BASIC.

CDP18S843**Assembler/Editor Upgrade Firmware**

The Assembler/Editor Upgrade Firmware CDP-18S843 is provided in three 2716 EPROM's and is intended only for upgrading the Microboard Computer Development System (MCDS) CDP18S693 to the CDP-18S694. (Use of the Assembler requires two cassette tape units.) These EPROM's fit the CDP18S652 Microboard Combination Memory and Tape I/O Control Module provided with the CDP18S693 and provide Editor and Assembler capability.

The Text Editor allows the user to generate ASCII files on cassette tape. These files can be Level I CDP1802 language, BASIC3 instructions with line numbers, or simply text. The Editor output file becomes the input file for the assembler. The Editor commands include: Move pointer to beginning of buffer, Move pointer to end of buffer, Move pointer by n characters, Move pointer by n lines, Define input tape, Append lines, Insert text, Delete

n characters, Delete n lines, Save n lines, Get saved text, Find text, Substitute text, Define output tape, Type n lines, Write n lines to output tape, Write entire buffer to output tape, Print n lines, Return to UT62, and Quit session and restart Editor.

The Assembler allows the user to convert a Level I source file on tape (source code) into an executable machine language program on another tape (object code). The object code can then be loaded into memory by the UT62 Monitor program for execution, or it can be placed in an EPROM by a PROM programmer. The Assembler permits the user to write programs using convenient mnemonic expressions rather than machine language. It is a two-pass assembler with CDP1800-series Level I syntax. The Assembler also provides error messages to assist in debugging.

CDP18S844, CDP18S852, CDP18S853

Micro Concurrent Pascal

Cross-Compiler CDP18S844 and Interpreter/Kernel CDP18S852 and CDP18S853

Micro Concurrent Pascal (mCP)*, a Pascal dialect, is a high-level language having multi-task capability that is specially suited for program development not only for COSMAC Development Systems or other systems using the RCA 1800 microprocessor series, but also for many other 8-and 16-bit microprocessors. Pascal is a language that is easily written, read, and maintained. mCP has the additional feature that it enables the programmer to solve problems requiring concurrency. RCA Micro Concurrent Pascal, available on either tape or disk media, includes a cross-compiler CDP18S844 and a target system interpreter/kernel CDP18S852 for 8-bit microprocessor systems and CDP18S853 for 16-bit systems. In addition to providing the capabilities of mCP, this package gives the programmer access to the unique features of the RCA 1800-series microprocessors.

The Language

The mCP language provides the user with a Pascal extension that offers the readability, maintainability, and control structures of standard sequential languages plus the flexible data typing of Pascal. Most significantly, however, it offers process and monitor constructs that permit multiple processes to run independently but at the same time to share data and communicate with each other. Interrupt response routines, device drivers, and bit-level manipulations are all programmed in mCP without having to use assembly code. But, for those time-critical routines, resort to assembly code is provided in the language.

Interrupts are programmable in the mCP language through specification of an interrupt table. This table orders the priority of the interrupts and allows proper association of the interrupts with the group number and external flags of the RCA 1800-series two-level I/O convention. In addition to static specification, interrupt priorities may be dynamically altered by means of a single mCP instruction.

RCA 1800 series microprocessor features are directly accessible by means of built-in routines. The mCP programmer may access the external flags, the DMA pointer, and the Q flag. In addition, the mCP input and output instructions (INN and OUT) may be

coded for either one-level or two-level I/O. Fig. 1 is an example of an mCP program fragment that transmits a line of characters to the CDP18S641 Microboard UART Interface.

Features of the mCP language include:

1. Pascal syntax with language constructs for concurrency.
2. RCA 1800-series-dependent routines allow the programmer to test external flags, set and test the DMA register, test and set the Q flag, and perform one- or two-level I/O.
3. Ability to specify and dynamically alter interrupt priorities for RCA 1800-series microprocessor interpreter/kernels.
4. Floating-point arithmetic.
5. Bit-level manipulation intrinsics.
6. Ability to use assembly language.
7. Structured data types.
8. Data typing flexibility.
9. Separate data types for 8- and 16-bit integers for efficient data storage.
10. String manipulation intrinsics.
11. Hexadecimal constants.
12. Direct hardware addressing (PEEK, POKE, INN, OUT).

The Cross-Compiler CDP18S844

The mCP package is implemented by a cross-compiler and an interpreter/kernel. The cross-compiler creates mCP pseudo code (mCP p code) which may then be executed by the interpreter with the kernel acting as the program executive performing process switching, process synchronization, and interrupt vectoring. The compiler is free from any target machine dependencies.

The mCP compiler performs extensive compile-time checking, capturing many real-time errors. It offers many compile-time directives such as listing and output code options to ease development and debugging of programs.

The code produced is position-independent, re-entrant, and ROMable. An INCLUDE directive allows merging of mCP source files at compile time. mCP cross-compilers are available for Hewlett-Packard, DEC, Data General, and IBM mainframes.

*Micro Concurrent Pascal and mCP are registered tradenames of Enertec, Inc.

They are also available for use on CP/M or UCSD microcomputer systems.

Features of the cross-compiler include:

1. Operation on many host computers (See Table I).
2. Produces reentrant ROMable code.
3. Many compile-time options.
4. Emission of code for run-time bounds checking.
5. Compacted mCP p code.
6. Debug options.
7. Extensive compile-time checking.

The Interpreter/Kernel CDP18S852 and CDP18S853

The mCP interpreter/kernel executes p codes from the mCP cross-compiler. The interpreter fetches, decodes, and executes the p codes corresponding to the mCP program. The kernel performs the multiplexing among concurrent processes. It controls access to shared procedures and data that are protected by monitors, the interprocess communication mechanism of the mCP language. Unique to the interpreter/kernel for the RCA 1800-series microprocessor is its ability to handle code to access the external flags, DMA pointer, Q flag, and either one-level or two-level I/O. Another special feature of the 1800 interpreter/kernel is its ability to handle run-time changes of the interrupt priorities. The interpreter/kernel for the CDP1802 microprocessor is 3.6 kilobytes and with floating-point arithmetic it is 4.6 kilobytes.

Features of the interpreter/kernel include:

1. Real-time multi-tasking.
2. Interrupt vectoring.
3. Relocatability to any memory location of target system.
4. Source code provided for customization.
5. Portability; because of interpretive approach, mCP programs are portable, thus protecting software investment.
6. Compact; typically 3 to 5 kilobytes.
7. Stands alone, easily installed, requires no operating system under which to run.

CDP18S844, CDP18S852, CDP18S853

8. Unique features of interpreter/kernel for RCA 1800-series microprocessors include routines to access external flags, Q flag, DMA pointer, and either one- or two-level I/O. Also, interrupt priorities may be dynamically altered.
9. In addition to the CDP1802, interpreters are available for the Z80, 8080/8085, 8086/88, Z8000, and 68000 microprocessors (mCP interpreter/kernel 8-bit, CDP18S852, for CDP1802, Z80, and 8080/8085; 16-bit, CDP18S853, for 8086/88, Z8000, and 68000).

Download Circuit

The diagram (see Fig. 1) shows a typical program development sequence using mCP. The downloading may be readily accomplished by the use of a switchbox circuit such as that shown in Fig. 2. This circuit, which is also described in the mCP User's Guide, may be connected to a RCA MicroDisk Development System MS2000, COSMAC Development System IV CDP18S008, a COSMAC DOS Development System (CDS III) CDP18S007, a Micro-board Computer Development System (MCDS) CDP18S693 or CDP18S694, or through a CDP18S030 Micromonitor or MicroEmulator MS3001 to any target system.

The purpose of the switchbox circuit is to permit a terminal to be shared between the cross-compiler system and the target system. The three normal modes of operation of the switchbox circuit are:

1. Connect terminal to target system only.
2. Share MODEM output between the target system and the terminal for downloading.
3. Connect terminal to MODEM for cross-compiler system only.

If the terminal is a 20-milliampere current-loop type, the user should be sure to include the optional components shown in the circuit diagram. P1, a 25-pin EIA male connector, may be plugged into COSMAC Development Systems, the Micromonitor, the MicroEmulator, or the Micro-board Computer Development Systems. The Development Systems should be set up for half-duplex operation for downloading. Half-duplex operation is established by setting the duplex switch S3 on the switchbox circuit to the half-duplex position (switch closed — local echo on) and then typing a "line feed" character immediately after the utility program is started.

CDP18S844, CDP18S852, CDP18S853

mCP Compared with Sequential Pascal

mCP has been extended from sequential Pascal in constructs to support concurrency, microprocessor input/output, and interrupt handling. To improve the efficiency of the mCP Compiler, some features of sequential Pascal were deleted. These deletions are dynamic storage, file types, and the GOTO statement. Because predefined functions and procedures in mCP are tailored for concurrency, bit handling, and access to machine features, some functions and procedures are different from the ones found in sequential Pascal. Many, however, are the same.

Literature

A Micro Concurrent Pascal (mCP) User's Guide is supplied with every purchase of mCP. This manual contains twelve chapters which include syntax and semantics of mCP, operating instructions for compilation, description of the mCP interpreter/kernel, debugging hints, examples of mCP programs, and interpreter/kernel details particular to the target system.

A useful reference is the book **The Architecture of Concurrent Programs** by Per Brinch Hansen, Prentice-Hall, Englewood Cliffs, 1977. This book describes the construction of operating systems using the Concurrent Pascal language with which mCP shares the process, monitor, and class constructs.

```

TYPE UART_WRITE=DEVICE_MON (SELECTOR: INT);
PROCEDURE ENTRY WRITE(MESSAGE: LINE; DISP: LINE_DISP);
  VAR I: INT;
      THROWAWAY: INTEGER;
  BEGIN
    I:=1;
    OUT(#BD, CTRL_WORD) (*XMIT REQ., INT. EN., 8 DATA, 2 STOP, NO PARITY*);
    DOIO;
    WHILE (MESSAGE[I] <> NUL) AND (I < LINELENGTH) DO
      BEGIN
        OUT( ORD(MESSAGE[I]), DATA_WORD);
          (*SEND A CHARACTER*)

        DOIO;
        INC(I);
      END;
    IF (DISP=PROMPT) OR (DISP=NEWLINE) THEN
      BEGIN OUT(ORD(CR), DATA_WORD); DOIO;
          OUT(ORD(LF), DATA_WORD); DOIO;
      END;
    IF DISP=PROMPT THEN
      BEGIN OUT(ORD('>'), DATA_WORD); DOIO; END;
          OUT(#3D, CTRL_WORD); (*TRANSMIT INHIBIT OTHERWISE SAME AS ABOVE*)
          THROWAWAY :=INN(CTRL_WORD);
    END;
  BEGIN
    OUT(#3D, CTRL_WORD);
  END;

```


Fig. 1 - Sample mCP program. This routine writes a line to the CDP18S641 Microboard UART Interface.

CDP18S844, CDP18S852, CDP18S853


Table 1 - Host Systems and Distribution Media for which Ready-to-Run
Micro Concurrent Pascal (mCP) Cross-Compilers are Available.

Computer	Operating System	Pascal Run-Time System	Format	Media			
				9-Track Tape		Single-Density Floppy Disk	Double-Density Floppy Disk
				800BP1	1600BP1		
DEC							
PDP11/23	RT-11	OMSI	FLX	X	X	X ¹	
PDP11/34	RSX-11/M (4.0)	OMSI	FLX	X	X	X ¹	
PDP11/45	RSX-11/M (4.0)	OMSI	FLX	X	X	X ¹	
PDP11/70	RSX-11/M (4.0)	OMSI	FLX	X	X	X ¹	
VAX11/780	VMS	DEC VAX	Copy Command	X	X		
Hewlett-Packard							
HP1000	RTE-IV,6	HP1000	ST Command	X	X		
HP2100	RTE-IVB,6	HP1000	ST Command	X	X		
HP21MX	RTE-6,IV	HP1000	ST Command		X		
PRIME	PRIMOS	Prime Pascal	MAGSAV	X	X		
Micro-computers							
IBM PC	MS-DOS, PC-DOS	Microsoft				X	X
Compaq Portable	MS-DOS	Microsoft				X	X
Zenith -100	Z-DOS, MS-DOS	Microsoft				X	X
¹ Disk is RX01							

CDP18S844, CDP18S852, CDP18S853



92CL-34082




SWITCH IDENTIFICATION	
S1	① TARGET SYSTEM
	② DOWN LOAD
	③ MODEM
S2	↑ EIA
	↓ LOCAL ECHO OFF
S3	↓ LOCAL ECHO ON

CONNECTOR IDENTIFICATION	PLUG TYPE
P1	TARGET SYSTEM (EIA)
P2	MODEM (EIA)
P3	TERMINAL (EIA)

INTEGRATED CIRCUIT	
U1	SN75194 (EIA LINE RECEIVER)
U2	SN75188 (EIA LINE DRIVER)
U3, U4	MC4330 (OPTO ISOLATOR)
U5	CD4007AE (NOR GATE)
U6	CD4050AE (BUFFER)
U7, U8	CD4049AE (INVERTER)

Fig. 2 - Download switchbox circuit.

CDP18S844, CDP18S852, CDP18S853



CDP18S845

MicroDOS Operating System

The Microboard Disk Operating System (MicroDOS) associated with the MicroDisk Development System MS2000 is a powerful and easy-to-use tool for software development. It is an interactive mass-memory storage system capable of dynamic file operation and management. Its commands, obtained from a system console or diskfile, reference files stored on the diskette. By means of its dynamic operating system, MicroDOS keeps track of changes in file size during software development and allocates disk space as needed. Disk space not needed by a file is freed and made available for use by a different file. The file operating system can have multiple input and output files open at the same time and can thereby provide the user with considerable design flexibility. MicroDOS supports two types of files; ASCII and binary. ASCII files contain only ASCII files such as assembly source or listing files. Binary files require half the space for storage and can be loaded twice as fast. Files may be defined as system, write protected, delete protected, and/or contiguous. A prime function of MicroDOS is to manage the resources of the development system so that the user does not have to. The devices handled by the operating system include: keyboard, line printer, and CRT screen. The operating system also provides a set of functions that can be called by a user program to perform utility operations such as open files, close files, and the like.

MicroDOS System Ingredients

Use of the MicroBoard Disk Operating System (MicroDOS) requires a MicroDisk Development System MS2000. The software needed for MicroDOS operation includes the UT70 Utility Program, provided on ROM, and the programs provided on the MicroDOS System

Diskette. These programs include.

On Disk:

1. MicroDOS Operating System (OP. SYS)
2. MicroDOS System Commands (CDSBIN, COPY, DEL, DIR, FREE, MERGE, PRINT, RENAME, SYSGEN, U, VERIFY)
3. MicroDOS Macro Disk Assembler (ASM8)
4. MicroDOS Disk Editor (EDIT)
5. Memory Save Program (MEM)
6. Diskette File Examination and Modify Program (EXAM)
7. Diskette Diagnostic Program (DIAG)
8. ASM4 to ASM8 Source Conversion Utility (CONASM)
9. Pertec to or from MicroDisk Transfer Utility (PERTEC)
10. Cassette to or from MicroDisk Transfer Utility (TAPED)
11. Memory Test Utility (MEMTST)
12. Diskette Format Utility (FORMAT)
13. Instructions for MicroDOS (HELP)
14. Twelve User Functions

On ROM (UT70)

1. Disk Loader
2. I/O Transfer Routines (READ, WRITE)
3. UT70 Self-Test Routine

Detailed information on the MicroDOS operating system and the MS2000 development system can be found in the **User Manual for the RCA MicroDisk Development System, MPM-241.**

6800-Series Cross Assemblers

The RCA 6800-Series Cross Assemblers are supplied on an 8-inch Floppy Diskette for use in CDP18S007 and CDP18S008 Development Systems (CDP18S854). They are also supplied on a 3¹/₂-inch Micro-Floppy Diskette for use on a MS2000 Development System (CDP-18S854V4). These Assemblers may be used to assemble source code for the RCA CDP6805 Microprocessor series or for a variety of Microprocessors manufactured by Motorola. The RCA 6800-Series Cross Assembler Diskette contains three separate macro cross assemblers:

- 1) A6801.CM For MC6800, MC6801, MC6802, MC6803, and MC6808 type source code.
- 2) A6805.CM For CDP6805 and MC6805 type source code.
- 3) A6809.CM For MC6809 type source code.

The assemblers are capable of handling expressions, macros, and cross-reference listings.

Further information on the 6800-Series Cross Assemblers can be found in the **User Manual for the RCA 6800-Series Cross Assemblers CDP18S854 and CDP18S854V4**, MPM-854.



CDP18SUT62, CDP18SUT63, CDP18SUT71

Utility Firmware

The CDP18SUT62, CDP18SUT63, and CDP18SUT71 are Utility Programs each provided on a 2716 EPROM for use with RCA Microboard Computer Systems. The CDP18SUT62 is designed for use with the CDP18S601, CDP18S603, CDP18S606, or CDP18S608 Microboards. The CDP18SUT63 will run with any RCA CPU Microboard provided that the CDP18S661B VIS board is also in the system. CDP18SUT71 runs with any CPU Microboard which includes a UART, or with any of the other CPU boards, provided the CDP18S641 board is also in the system.

The Utility Program on the CDP18SUT62 and CDP18SUT63 allows the user to:

1. Inspect and modify memory.
2. Store and retrieve data on tape.
3. Start execution of the BASIC3 Interpreter, the Editor, the Assembler or a user-generated program at any address.
4. Debug programs.

The twelve commands available on the CDP18SUT62 and CDP18SUT63 are Memory Move, Memory Fill, Memory Substitute, Memory Display, Memory Insert,

Program Run, Read Tape, Write Tape, Rewind Tape, Run BASIC, Run Editor, and Run Assembler. Also included are Read and Type routines for communications between the systems and the data terminal and for I/O transfers.

The CDP18SUT71 enables the user to examine or alter memory, begin program execution at a given location, do I/O from the keyboard, or transfer data between disk and memory. In addition, it can set up half- or full-duplex operation, load the operating system, or perform a test on itself. These functions are accomplished through a series of monitor commands that are initiated by typing D, F, I, M, S, P, T, L, B, ?, !, R, or W. The functions include memory display (D), memory fill (F), memory insert (I), memory move (M), memory substitute (S), run program (P), self test (T), load operating system (L or B), do I/O from keyboard (? or !), and disk read (R) or write (W). Also included are the standard read and type routines that provide communication with the user's terminal. Finally, the monitor contains routines that communicate with the RCA MSIM 50 3¹/₂ inch micro floppy disk drives through the CDP18S651 disk controller.


Dimensional Outlines



Dual-In-Line Packages

Dual-In-Line Plastic Packages

E SUFFIX



16-Lead (E & F) (JEDEC MO-001-AC)

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A ₁	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
e ₁	0.100 TP		2	2.54 TP	
e _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N ₁	0		6	0	
Q ₁	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R4

18-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A ₁	0.020	0.050		0.508	1.27
B	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.845	0.885		21.47	22.47
E ₁	0.240	0.260		6.10	6.60
e ₁	0.100 TP		2	2.54 TP	
e _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
α	0°	15°	4	0°	15°
N	18		5	18	
N ₁	0		6	0	
S	0.015	0.060		0.39	1.52

92CS-30630

20-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	—	0.210	10	—	5.33
A ₁	0.010	—	10	0.254	—
A ₂	0.115	0.195		2.93	4.95
B	0.014	0.022		0.356	0.558
B ₁	0.045	0.070	3	1.15	1.77
C	0.008	0.015		0.204	0.381
D	0.925	1.040	4	23.49	26.42
D ₂	0.005	—	5	0.13	—
E	0.300	0.325	6	7.62	8.25
E ₁	0.240	0.280	7, 8	6.10	7.11
e ₁	0.090	0.110	9	2.29	2.79
e _A	0.300 TP		10	7.62 TP	
e _B	—	0.410	11	—	10.41
L	0.115	0.150	10	2.93	3.81
N	20		12	20	
S	—	—	13	—	—

92CM-35136

NOTES:


- Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines.
- Protrusions (flash) on the base plane surface shall not exceed .25 mm (.010 in.).
- The dimension shown is for full leads. "Half" leads are optional at lead positions 1, N, $\frac{N}{2} + 1$.
- Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed .25 mm (.010 in.).
- This dimension is controlling when a particular combination of body length, lead width and lead spacing dimensions would allow lead material to overhang the ends of the package.
- E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
- Dimension E₁ does not include mold flash or protrusions.

- Package body and leads shall be symmetrical around center line shown in end view within .25 mm (.010 in.).
- Lead spacing e₁ shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within .25 mm (.010 in.) diameter for dimension e_A.
- e_B is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
- N is the maximum number of lead positions.
- Dimension S at the left end of the package must equal dimension S at the right end of the package within .76 mm (.030 in.).

Dual-In-Line Packages

Dual-In-Line Plastic Packages

E SUFFIX



22-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A ₁	0.020	0.050		0.508	1.27
B	0.015	0.020		0.381	0.508
B ₁	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D		1.120			28.44
E	0.390	0.420		9.91	10.66
E ₁	0.345	0.365		8.77	9.01
e ₁	0.100 TP		2	2.54 TP	
e _A	0.400 TP		2, 3	10.16 TP	
L	0.125	0.150		3.18	3.81
L ₂	0	0.030		0	0.762
α	2°	15°	4	2°	15°
N	22		5	22	
N ₁	0		6	0	
Q ₁	0.055	0.085		1.40	2.15
S	0.015	0.060		0.381	1.27

92CS-30830

24-Lead (JEDEC MO-015-AA)

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.250		3.10	6.30
A ₁	0.020	0.070		0.51	1.77
B	0.016	0.020		0.407	0.508
B ₁	0.028	0.070		0.72	1.77
C	0.008	0.012	1	0.204	0.304
D	1.20	1.29		30.48	32.76
E	0.600	0.625		15.24	15.87
E ₁	0.515	0.580		13.09	14.73
e ₁	0.100 TP		2	2.54 TP	
e _A	0.600 TP		2, 3	15.24 TP	
L	0.100	0.200		2.54	5.00
L ₂	0.000	0.030		0.00	0.76
α	0°	15°	4	0°	15°
N	24		5	24	
N ₁	0		6	0	
Q ₁	0.040	0.075		1.02	1.90
S	0.040	0.100		1.02	2.54

92CS26938R3

28-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.250		3.10	6.30
A ₁	0.020	0.070		0.51	1.77
B	0.016	0.020		0.407	0.508
B ₁	0.028	0.070		0.72	1.77
C	0.008	0.012	1	0.204	0.304
D	1.400	1.490		35.56	37.85
E ₁	0.515	0.580		13.09	14.73
e ₁	0.100 TP		2	2.54 TP	
e _A	0.600 TP		2, 3	15.24 TP	
L	0.100	0.200		2.54	5.00
L ₂	0.000	0.030		0.00	0.76
α	0°	15°	4	0°	15°
N	28		5	28	
N ₁	0		6	0	
Q ₁	0.045	0.080		1.14	2.03
S	0.040	0.100		1.02	2.54

92CS-31862

NOTES:

Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

1. When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).

40-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.250		3.10	6.30
A ₁	0.020	0.070		0.51	1.77
B	0.016	0.020		0.407	0.508
B ₁	0.028	0.070		0.72	1.77
C	0.008	0.012	1	0.204	0.304
D	2.000	2.090		50.80	53.09
E ₁	0.515	0.580		13.09	14.73
e ₁	0.100 TP		2	2.54 TP	
e _A	0.600 TP		2, 3	15.24 TP	
L	0.100	0.200		2.54	5.00
L ₂	0.000	0.030		0.00	0.76
α	0°	15°	4	0°	15°
N	40		5	40	
N ₁	0		6	0	
Q ₁	0.065	0.095		1.66	2.41
S	0.040	0.100		1.02	2.54

92CS-30959

2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.

3. e_A applies in zone L₂ when unit installed.

4. α applies to spread leads prior to installation.


5. N is the maximum quantity of lead positions.

6. N₁ is the quantity of allowable missing leads.

Dual-In-Line Packages

Dual-In-Line Side-Brazed Ceramic Packages

D SUFFIX



16-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	—	0.830		—	21.08
C	—	0.200		—	5.08
D	0.015	0.021		0.381	0.533
F	0.045	0.070	1	1.143	1.778
G	0.100	BSC	1	2.54	BSC
H	0.015	0.090		0.381	2.286
J	0.008	0.012	3	0.203	0.304
K	0.125	0.150		3.175	3.810
L	0.290	0.310	2	7.366	7.874
M	0°	15°		0°	15°
P	0.020	—		0.508	—
N	16			16	


92CS-31130

18-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.890	0.915		22.606	23.241
C	—	0.200		—	5.080
D	0.015	0.021		0.381	0.533
F	0.054	REF.	1	1.371	REF.
G	0.100	BSC	1	2.54	BSC
H	0.035	0.065		0.889	1.651
J	0.008	0.012	3	0.203	0.304
K	0.125	0.150		3.175	3.810
L	0.290	0.310	2	7.366	7.874
M	0°	15°		0°	15°
P	0.025	0.045		0.635	1.143
N	18			18	

92CS-27231R1

20-Lead



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.105	0.175	6	2.667	4.445
A ₁	0.025	0.055	6	0.635	1.397
B	0.015	0.021	—	0.381	0.533
B ₁	0.038	0.060	—	0.965	1.524
C	0.008	0.015	—	0.203	0.381
D	0.970	1.020	—	24.638	25.908
E	0.290	0.325	—	7.366	8.255
E ₁	0.280	0.310	5	7.112	7.874
e ₁	0.090	0.110	1	2.286	2.794
e _A	0.300 TP		1, 2	7.620 TP	
L	0.125	0.175	6	3.175	4.445
L ₂	0.000	0.030	—	0.000	0.762
α	0°	15°	3	0°	15°
N	20		4	20	
Q ₁	0.005	—	—	0.127	—
S	0.030	0.065	—	0.762	1.651

92CM-35139


NOTES:

- Leads within 0.005" (0.13 mm) radius of True Position (T.P.) at gauge plane with maximum material condition and unit installed. Lead spacing e₁ shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards, or sockets.
- e_A applies in zone L₂ when unit is installed.
- α applies to spread leads prior to installation.
- N is the number of terminal positions.
- E₁ does not include particles of package materials.
- This dimension shall be measured with the device seated in the seating plane gauge JEDEC Outline No. GS-3.

Dual-In-Line Packages

Dual-In-Line Side-Brazed Ceramic Packages

D SUFFIX



22-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	1.065	1.085		27.06	27.55
C	0.090	0.150		2.29	3.81
D	0.017	0.023		0.44	0.58
F	0.040 REF.			1.02 REF.	
G	0.100 BSC		1	2.54 BSC	
H	0.030	0.045		0.77	1.14
J	0.008	0.012	3	0.21	0.30
K	0.125	0.145		3.18	3.68
L	0.390	0.420	2	9.91	10.66
M	-	7°		-	7°
P	0.025	0.050		0.64	1.27
N	22			22	

92CS-25186R3

24-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	1.180	1.220		29.98	30.98
C	0.085	0.145		2.16	3.68
D	0.015	0.023		0.39	0.58
F	0.040 REF.			1.02 REF.	
G	0.100 BSC		1	2.54 BSC	
H	0.030	0.070		0.77	1.77
J	0.008	0.012	3	0.21	0.30
K	0.125	0.175		3.18	4.44
L	0.580	0.620	2	14.74	15.74
M	-	7°		-	7°
P	0.025	0.050		0.64	1.27
N	24			24	

92CS-30988R1

28-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	1.380	1.420		35.06	36.06
C	0.085	0.145		2.16	3.68
D	0.017	0.023		0.43	0.56
F	0.050 REF.		1	1.27 REF.	
G	0.100 BSC		1	2.54 BSC	
H	0.030	0.070		0.76	1.78
J	0.008	0.012	3	0.20	0.30
K	0.125	0.175		3.18	4.45
L	0.580	0.620	2	14.74	15.74
M	-	7°		-	7°
P	0.025	0.050		0.64	1.27
N	28			28	

92CM-26419R1

40-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	1.980	2.020		50.30	51.30
C	0.095	0.155		2.43	3.93
D	0.017	0.023		0.43	0.56
F	0.050 REF.			1.27 REF.	
G	0.100 BSC		1	2.54 BSC	
H	0.030	0.070		0.76	1.78
J	0.008	0.012	3	0.20	0.30
K	0.125	0.175		3.18	4.45
L	0.580	0.620	2	14.74	15.74
M	-	7°		-	7°
P	0.025	0.050		0.64	1.27
N	40			40	

92CM-27029R2


NOTES:

1. Leads within 0.005" (0.13 mm) radius of True Position at maximum material condition.
2. Center to center of leads when formed parallel.
3. When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).

Dual-In-Line Packages

Dual-In-Line Ceramic Package

D SUFFIX



NOTES:

Refer to JEDEC Publication No. 95 for Rules for Dimensioning Axial Lead Product Outlines.

- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
- Leads within 0.005" (0.127 mm) radius of True Position (TP) at gauge plane with maximum material condition.
- e₁ and e_A apply in zone L₂ when unit is installed.
- Applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N₁ is the quantity of allowable missing leads.

16-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A ₁	0.020	0.065		0.51	1.65
B	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
e ₁	0.100 TP		2	2.54 TP	
e _A	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.76
a	0°	15°	4	0°	15°
N	16		5	16	
N ₁	0		6	0	
Q ₁	0.050	0.085		1.27	2.15
S	0.015	0.060		0.39	1.52

92SS-4286R5

24-Lead

(JEDEC MO-015-AG)


SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.090	0.200		2.29	5.08
A ₁	0.020	0.070		0.51	1.78
B	0.015	0.020		0.381	0.508
B ₁	0.045	0.055		1.143	1.397
C	0.008	0.012	1	0.204	0.304
D	1.15	1.22		29.21	30.98
E	0.600	0.625		15.24	15.87
E ₁	0.480	0.520		12.20	13.20
e ₁	0.100 TP		2	2.54 TP	
e _A	0.600 TP		2, 3	15.24 TP	
L	0.100	0.180		2.54	4.57
L ₂	0.000	0.030		0.00	0.76
a	0°	15°	4	0°	15°
N	24		5	24	
N ₁	0		6	0	
Q ₁	0.020	0.080		0.51	2.03
S	0.020	0.060		0.51	1.52

92CS-1994BR4

Surface-Mounted Packages

Q SUFFIX

44-Lead Plastic Chip-Carrier (P.C.C.)



DIMENSIONS IN PARENTHESES ARE MILLIMETER EQUIVALENTS OF THE BASIC INCH DIMENSIONS

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.165	0.180		4.191	4.572
A ₁	0.090	0.120		2.286	3.048
D	0.685	0.695		17.399	17.653
D ₁	0.650	0.656	3	16.510	16.662
D ₂	0.590	0.630		14.985	16.002
D ₃	0.500 REF.			12.700 REF.	
E	0.685	0.695		17.399	17.653
E ₁	0.650	0.656	3	16.510	16.662
E ₂	0.590	0.630		14.985	16.002
E ₃	0.500 REF.			12.700 REF.	

92CM-38140


NOTES:

- Leads to be in true position within 0.005 in. (0.127 mm) when measured using maximum lead width.
- All leads to be coplanar within .004 in. (0.102 mm).
- Does not include mold flash. Mold flash shall not exceed 0.006 in (0.152 mm).

Surface-Mounted Packages

N SUFFIX

24-Lead Small Outline Plastic Package (S.O.P.)



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.073	0.104		1.854	2.642
A1	0.002	0.014	3	0.051	0.356
B	0.012	0.020	1	0.305	0.508
C	0.006	0.012		0.152	0.305
D	0.593	0.614	2	15.062	15.596
E	0.292	0.315	2	7.417	8.001
e1	0.050 TP			1.270	
H	0.394	0.421		10.008	10.693
L	0.016	0.050		0.406	1.270
α	0°	8°		0°	8°


92CM-38110

NOTES:

1. Leads to be in true position within 0.005 in. (0.127 mm) when measured using maximum lead width.
2. Does not include mold flash. Mold flash shall not exceed 0.006 in (0.152 mm).
3. All leads to be coplanar within .004 in. (0.102 mm).

N SUFFIX

28-Lead Small Outline Plastic Package (S.O.P.)



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.073	0.104		1.854	2.642
A1	0.002	0.014	3	0.051	0.356
B	0.012	0.020	1	0.305	0.508
C	0.006	0.012		0.152	0.305
D	0.693	0.712	2	17.602	18.085
E	0.292	0.315	2	7.417	8.001
e1	0.050 TP			1.270	
H	0.394	0.421		10.008	10.693
L	0.016	0.050		0.406	1.270
α	0°	8°		0°	8°

92CM-38083

NOTES:

1. Leads to be in true position within 0.005 in. (0.127 mm) when measured using maximum lead width.
2. Does not include mold flash. Mold flash shall not exceed 0.006 in (0.152 mm).
3. All leads to be coplanar within .004 in. (0.102 mm).

Surface-Mounted Packages

(Scheduled for 1985 Availability)

Small-Outline Packages

24 PIN		28 PIN	
CDM6264	8Kx8 CMOS RAM	CDM5365	8Kx8 CMOS ROM
CDM6116	2Kx8 CMOS RAM	CDM53128	16Kx8 CMOS ROM
CDM5332	4Kx8 CMOS ROM	CDM53256	32Kx8 CMOS ROM
CDM5364	8Kx8 CMOS ROM		
CDP6818	Real Time Clock		
CDP1852	I/O Port		

Plastic Chip-Carrier Packages

44 PIN	
CDP6402	Industry Standard UART
CDP1854	1800 UART
CDP1804A	8-Bit Microcomputer
CDP1805A	8-Bit Microprocessor
CDP1806A	8-Bit Microprocessor

Supplementary Information

	Page
Extra Value Program	784
High-Reliability IC Capability	787
Application Notes	788
Catalogs and Brochures	789
User Manuals	790
Sales Offices	791
RCA Authorized Distributors	792
RCA Manufacturers' Representatives	798



Extra Value Program

The EVP Option

For systems designers, the key to cost-effective device procurement is often found in determining the right level of reliability. How much reliability? At what cost?

For the semiconductor manufacturer and user alike, the answer has always been the same. As much reliability as the application requires at the lowest practical cost.

The screening programs of RCA Quality Assurance Laboratories employ this philosophy to achieve CMOS reliability goals in both standard product and military Hi Rel product.

As both integrated circuits and their application become more complex, an increasing number of CMOS users find the cost effective answer to reliability re-

quirements in a new level of reliability screening. One which, for the intended use, is more effective than standard product but does not involve the higher costs required to achieve military reliability levels.

This cost-effective approach to enhance commercial reliability is provided by the RCA Extra Value Program.

The Extra Value Program adds a burn-in and additional testing to the comprehensive real time controls and test procedures carried out on standard plastic and ceramic product. In addition, after 100% post burn-in testing, a 5% max. PDA (percent defective allowed) is imposed. The enhanced product of the Extra Value Program is then Quality sampled to a 0.065% cumulative AQL.*

Extra Value Screening		Extra Value product is identified with the suffix "X".		
Burn-in Time	160 hrs.			
Temperature	125°C			
Bias Voltage				
CDP1800 "C" Product		Standard Designation	Extra Value Designation	
and MWS Devices	7V	Plastic	CDP1802ACE	CDP1802ACEX
CDP1800 "Non-C" Product	11V		MWS5114E2	MWS5114E2X
		Ceramic	CDP1802ACD	CDP1802ACDX
			MWS5114D2	MWS5114D2X

*Cumulative AQL — Means functional plus parametric

The Extra Value of Burn-In

Quality relates to the percentage of defective units at "time zero." It is a measure of devices dead-on-arrival (DOA). While the total absence of even a single defective unit in any lot of devices received from the semiconductor manufacturer may be the ideal goal, it is an impractical one.

Testing experience and a complete understanding of failure mechanisms tells us that every increment of improvement over the standard 0.15% AQL carries a price tag which becomes disproportionately high relative to the number of rejects it will eliminate.


Application experience shows that the simple reduction of AQL does in no way guarantee an improvement in field-failure rates.

Reliability, in contrast to the zero-time aspects of quality, is a measure of the maintenance of quality through time in actual system environment.

Component burn-in is effective in screening out temperature and time dependent mechanisms that would normally escape detection under a 100% final electrical test.

Thus, the Extra Value Program offers greater cost effectiveness in achieving field reliability than any program which relies solely on reduced outgoing or incoming inspection levels.

The basic theory of burn-in and the type of improvement which can be expected through reduced device infant mortality is depicted in the chart below.



Extra Value Program

Standard Reliability Screens

100% PARAMETRIC AND FUNCTIONAL TESTING

Testing each individual unit at specified voltage levels.


STABILIZATION BAKE

A high temperature bake designed to enhance package resistance to the environment (included in standard product processing).


Plastic: 16 hours, 175°C
Ceramic: 16 hours, 200°C

PARAMETRIC AND FUNCTIONAL SAMPLE TESTING

Sample size and percent defective allowable vary with desired AQL. For standard product a 0.15% cumulative AQL is imposed.



STANDARD PRODUCT FLOW CHART



Extra Value Screens

BURN-IN

Biased burn-in at 125°C and 160 hours has

7V for CDP1800 "C" and MWS Devices
11V for CDP1800 "Non-C" Devices

cool down to 35°C with bias applied.


Tested to product limits within 96 hours of burn-in completion.

PARAMETRIC AND FUNCTIONAL TESTING


Sample size and percent defective allowable vary to obtain the desired AQL:

Extra Value Product: 0.065% cumulative AQL

*Burn-In PDA — Percent defective allowed equals 5% max.




ENHANCEMENT FLOW CHART



Extra Value Program

Extra Value Program Product Flow



EVP Application

The need to achieve the enhanced reliability resulting from burn-in screening must be determined by careful analysis of system design and application.

How many IC's are incorporated into the total system? How many devices on each board?

Is the proper device being used for the application?

What are the MTBF goals?

What failure rates are being experienced without screening?

Cost-effectiveness of using Extra Value CMOS can be determined by mutual analysis of the economic trade-offs made possible by the following features of the program:

- Available in both plastic and frit-seal ceramic packages.
- Offered on the industry's broadest line of circuit functions.
- 0.065% AQL cumulative.
- Reduction in PC board reworking through fewer line rejects.
- Lower warranty requirements through the elimination of infant mortality failures.
- Reduced incoming inspection cost by reduction or complete elimination of test procedures.
- Reduction of system failures and related service expenses and customer complaints.

Extra Value Reliability Data

	FAILURE RATE	MTFF (HOURS)	DATA BASE (DEVICE HOURS)
Plastic (85°C)			
Standard	0.15%	660,000	1.3x10 ⁸ @ 85°C
EVP	0.04%	2,500,000	4.3x10 ⁹ @ 125°C
(55°C)			
EVP	0.0015%	63,000,000	Note 3
Frit (125°C)			
Standard	0.2%	500,000	4.0x10 ⁴ @ 200°C
EVP	0.06%	1,650,000	6.3x10 ⁴ @ 125°C

NOTES:

1. Failure rates are per 1000 hours at 60% confidence.
2. EVP reduced failure rates are due to both burn-in and reduced AQL limits.
3. 55°C data extrapolated from standard conditions using a 1.1 eV activation energy curve.

RCA High-Reliability IC Capability

RCA Solid State is a leading supplier of high-reliability integrated circuits to the military and aerospace community. Years of commitment, dedication, experience, and know-how make possible shipment of hundreds of thousands of quality high-reliability microcircuits annually.

RCA specialists fully understand the needs of component and systems engineers in the design of high-reliability equipment, are thoroughly familiar with the objective and requirements of MIL-STD-883 and MIL-M-38510, and work closely with governmental agencies in the establishment of detailed specifications for high-reliability microcircuits. Moreover, RCA provides complete facilities for processing and testing integrated circuits to these specifications. RCA is justly proud of its many significant accomplishments with respect to the development, production and shipment of high-reliability integrated circuits, including:

- First supplier of MIL-M-38510 to attain QPL Class S Part One Radiation-Hardness Listing
- First supplier of MIL-M-38510 CMOS integrated circuits
- Leader in the production of radiation-resistant CMOS microcircuits [to 1×10^6 rad (Si)]
- Initiator of scanning-electron-microscope (SEM) inspections in the production of high-reliability microcircuits — in use at RCA since 1972
- Initiator of MIL-STD-883, Condition A inspections — in use at RCA since 1972
- A leading supplier of dielectrically isolated circuits

Standard-Product High-Reliability IC's

RCA offers high-reliability versions of virtually its entire line of standard-product integrated circuits from the CD4000 series of CMOS digital logic types, the CDP1800 series of microprocessor and associated memory and input/output (I/O) types, and the CA3000 series of bipolar linear types. These integrated circuits are processed and screened to MIL-STD-883 Class B requirements. Extensive inventories are maintained for rapid, off-the-shelf delivery.

RCA also offers high-reliability versions of standard-product types that are processed and screened to special customized specifications, especially for the aerospace user and others who procure types to Class S specifications.

RCA maintains an extensive computer file of customer specifications and has the methodology required to translate these customized specifications into internal RCA standards and factory operating procedures. In addition to the detailed device specifications, the computer file lists the customer specification number, any revision number, and the RCA custom number assigned to a specific device type.

Radiation-Hardened High-Reliability IC's

RCA also offers radiation-hardened versions of high-reliability (Class S and Class J format) CD4000-series CMOS integrated circuits. Radiation-hardened types, which are identified by addition of a "Z" or "J" suffix to the device type number, are electrically and mechanically identical to their prototype with the exception that they are processed and screened to withstand a total gamma-

radiation dosage of 10^6 rads(Si) for Z-suffix types or 10^8 rads(Si) for J-suffix types. Selected CDP1800-series CMOS integrated circuits are available to various levels of radiation hardness. In addition, RCA offers a spectrum of radiation-hardened bipolar integrated circuits that employ dielectric isolation and diode-photocurrent compensation.

High-Reliability Custom IC's

RCA has complete custom-circuit capabilities for various CMOS and bipolar integrated-circuit technologies. Custom circuits are offered whenever this approach to integrated-circuit design is determined to be economically feasible. RCA high-reliability custom integrated circuits can be processed and screened to MIL-STD-883 Class S and Class B specifications. These custom circuits, which are described in detail in later sections of this DATABOOK, include:

- Gate universal arrays
- EPIC 8-bit slice microcomputer family and associated memory (RAM) complement
- Radiation-hardened linear IC's
- Radiation-hardened high-speed bipolar IC's.

The image shows three overlapping pages from RCA's computer file. Each page is a table with columns for CUSTOMER, MONTH-TO-DATE, DEVICE ACTIVITY AS OF, SPEC-NO, REV, TYPE, LEVEL, and COMPLY. The tables contain detailed data for various device types and customer specifications, including revision numbers and compliance information.

Sample pages of RCA's computer file on standard-product high-reliability IC's processed to special custom specifications. The file can be accessed by device specification number, by customer or by the RCA custom number assigned to the device.

RCA also provides a broad line of high-reliability discrete solid-state power devices (power transistors, triacs, and silicon controlled rectifiers). These devices include types qualified as JAN or JANTX devices in accordance with MIL-STD-19500 General Specifications and MIL-STD-750 Test Methods, types that are not yet covered by military specifications but that are processed and screened to specifications patterned after the military standards, and types that are specially designed and processed to withstand high radiation environments.

Application Notes

Number	Title
ICAN-6315	COS/MOS Interfacing Simplified
ICAN-6416	An Introduction to Microprocessors and the RCA COSMAC COS/MOS Microprocessor
ICAN-6525	Guide to Better Handling and Operation of CMOS Integrated Circuits
ICAN-6536	Use of CMOS ROM'S CDP1831 and CDP1832 with the RCA Microprocessor Evaluation Kit CDP18S020
ICAN-6537	Use of CMOS RAM CDP1824 with Microprocessor Evaluation Kit CDP18S020
ICAN-6538	Use of the CDP1852 8-Bit I/O Port with RCA Microprocessor Evaluation Kit CDP18S020
ICAN-6539	Use of CMOS-SOS RAM CDP1822 with RCA Microprocessor Evaluation Kit CDP18S020
ICAN-6562	Register-Based Output Function for RCA COSMAC Microprocessors
ICAN-6565	Design of Clock Generators for Use with RCA COSMAC Microprocessor CDP1802
ICAN-6581	Power-On Reset/Run Circuits for the RCA CDP1802 COSMAC Microprocessor
ICAN-6595	Interfacing Analog and Digital Displays with CMOS Integrated Circuits
ICAN-6602	Interfacing COS/MOS with Other Logic Families
ICAN-6611	Keyboard Scan Routine for Use with RCA COSMAC Microterminal CDP18S021
ICAN-6632	Use of the CDP1854UART with RCA Microprocessor Evaluation Kit CDP18S020 or EK/Assembler-Editor Design Kit CDP180S024
ICAN-6635	Use of CMOS ROM'S CDP1833 and CDP1834 with the RCA Microprocessor Evaluation Kit CDP18S020 and the EK/Assembler-Editor Design Kit CDP18S024
ICAN-6656	COSMAC Software Development Program on GE Mark III Timesharing System
ICAN-6657	Use of the CDP1856 and CDP1857 Buffer/Separators in CDP1802 Microprocessor Systems
ICAN-6677	Software Control of Microprocessor-Based Realtime Clock
ICAN-6693	CDP1802-Based Designs Using the 8253 Programmable Counter/Timer
ICAN-6704	Optimizing Hardware/Software Trade-Offs RCA CDP1802 Microprocessor Applications
ICAN-6842	16-Bit Operations in the CDP1802 Microprocessor
ICAN-6847	Programming 2732 PROM'S with the CDP18S480 PROM Programmer
ICAN-6883	Simplified Design of Astable RC Oscillators Using the CD4060B or Two CMOS Inverters
ICAN-6889	Using Slower Memories with the VIS Display System
ICAN-6901	CDP1802 Microprocessor-Based Setback Thermostat
ICAN-6907	A Counter/Timer for COSMAC Systems
ICAN-6918	A Methodology for Programming COSMAC 1802 Applications Using Higher-Level Languages
ICAN-6925	Understanding and Using the CDP18U42 EPROM
ICAN-6928	Interfacing PLM Code to CDOS System Functions
ICAN-6934	Cassette Tape I/O for COSMAC Microprocessor Systems
ICAN-6943	Designing Minimum/Nonvolatile Memory Systems with CMOS Static RAM'S
ICAN-6953	An Introduction to the Video Interface System (VIS) Devices-CDP1869 and CDP1870
ICAN-6955	Using the COSMAC Microboard Battery-Backup RAM, CDP18S622
ICAN-6957	CDP1804 and CDP1805 Processors Improve System Performance and Lower Chip Count
ICAN-6968	New CMOS CDP1800-Series Processors Reduce Chip Count
ICAN-6970	Understanding and Using the CDP1855 Multiply/Divide Unit
ICAN-6971	New CMOS CDP1800-Series Processors Enhance System Performance
ICAN-6991	A Slave CDP1802 Serial Printer Buffer System
ICAN-7020	Multimicroprocessor-based Transistor Test Equipment
ICAN-7026	Microboard Equipment Control
ICAN-7029	Low-Power Techniques for Use with CMOS CDP1800-Based Systems
ICAN-7032	CDP1800-Based Video Terminal Using the RCA Video Interface System, VIS
ICAN-7038	A CDP1800-based CRT Controller
ICAN-7063	Understanding the CDP1851 Programmable I/O
ICAN-7067	VIS-A Commercially Competitive CRT Controller Chip Set
ICAN-7079	CDP1800-Series Multiprocessing for Maximum Performance
ICAN-7116	New CMOS Counting Functions for Real-Time Applications
ICAN-7144	Real-Time Interrupts Using the CDP1804A/5A/6A CMOS Microprocessor

Catalogs and Brochures

Using Micro Concurrent Pascal in RCA Development Systems with the CDP1804P1 and CDM5332P1—Describes a two-chip set (CDP1804P1 and CDM5332P1) developed by RCA that contains a pseudo-code (P-code) interpreter and that facilitates use of Micro Concurrent Pascal (mCP) in end-use systems. The booklet describes mCP and shows how to generate mCP code.
AB-7149 (8-3/8" x 10-7/8", 88 pages)\$1.70*

CMOS Microprocessors, Memories, and Peripherals—Includes significant features, ratings, electrical characteristics, and functional and terminal diagrams for the RCA CDP1800 series and CDP6800 series of CMOS microprocessors and associated memory and peripheral integrated circuits. Descriptive information is also provided on RCA general-purpose CMOS memories, microprocessor-based development and support systems, and system software.
MPG-180E (8-3/8" x 10-7/8", 68 pages)\$2.00*

CDP1802 Microprocessor Instruction Summary—Handy pocket guide provides instruction summary for the CDP1802 microprocessor. Contains CDP1802 flow chart, complete instruction summary, and hexadecimal-decimal conversion chart.
MPM-920B (3-1/2" x 5-1/2", 16 pages)\$0.35*

RCA Microboard Computer Development Systems-MCDS-CDP-18S693, CDP18S694, and CDP18S695 (Color) Instruction Summary—Handy pocket guide contains complete instruction summary for the MCDS.
MPM-922 (3-1/2" x 5-1/2", 14 pages)\$0.35*

Instruction Summary for the CDP1804A/05A/06A CMOS Microprocessors and Microcomputer—Handy pocket guide contains complete instruction summary, CDP1800-series opcode map, '68' linked opcode instructions (double fetch), and hexadecimal-decimal conversion chart.
MPM-925 (3-1/2" x 5-1/2", 22 pages)\$0.35*

Instruction Summary for the CDP6805E2 Microprocessor CDP-6805F2, CDP6805G2 Microcomputers—Contains complete instruction summary including register/memory instructions, read/modify/write instructions, bit manipulation instructions, control instructions, and branch instructions.
MPM-980 (3-5/16" x 5-1/2", 24 pages)\$0.35*

CMOS ROMs—Explains the RCA sales policy and describes the technical features and programmable options for each ROM type.
RPP-610A (8-3/8" x 10-7/8", 20 pages)\$1.00*

The RCA 1800 series: The world's broadest most powerful line of 8-bit CMOS μ Ps/ μ C—Describes the RCA 1800 series which includes microprocessors, a microcomputer, the "most complete line of CMOS memory and peripheral devices in the industry", a full line of development and support systems, extensive software support, and a broad complement of Microboard computer modules.
2M1333 (8-3/8" x 10-7/8", 8 pages)\$0.30*

Announcing a New Source for the CMOS 6805 Microcomputer—Announces RCA as a new source for the CMOS 6805 microcomputer. The 6805 architecture and features are described together with a full line of peripheral devices offered by RCA.
2M1334 (8-3/8" x 10-7/8", 4 pages)\$0.30*

RCA CDP6805 CMOS Series Cross Reference Guide—Lists RCA CDP6805 CMOS Series types together with industry types for which they are direct replacements. Also supplies nomenclature details.
CRG-602 (8-3/8" x 10-7/8", 2 pages)\$0.15*

CMOS Peripherals Cross-Reference Chart and "Micro" Interface Guide—Lists RCA CMOS peripherals together with CMOS and NMOS 8-bit MICROS with which they interface. Also provides a functional cross-reference chart of RCA peripherals.
CRG-601 (8-3/8" x 10-7/8", 4 pages)\$0.20*

LSI Product Guide—Pocket guide covers the advantages of the RCA CMOS 1800-Series and the RCA CMOS 6805-Series microprocessors and lists the individual types available from RCA.
LSI-630 (3-5/8" x 8-1/2", 12 pages)\$0.20*

CMOS Memories and Microprocessors Extra Value Program—Describes the cost-effective approach to enhanced commercial reliability provided by the RCA Extra Value Program. The Extra Value Program adds a burn-in and additional testing to the comprehensive real-time controls and test procedures carried out on standard plastic and ceramic product.
EVP-603 (8-3/8" x 10-7/8", 4 pages)\$0.50*

Systems Product Descriptions

Provide descriptive and user information for RCA CMOS microprocessor-based development and support systems.

All Issues (8-3/8" x 10-7/8")\$0.50 each

Title	Form No.
Fixed-Point Arithmetic Subroutine (2 pages)	PD6
Floating-Point Arithmetic Subroutine (2 pages)	PD7
Microboard Computer Development Systems (MCDS) CDP18S693 and CDP18S694 (8 pages)	PD13
Color Microboard Computer Development System (MCDS) CDP18S695 (6 pages)	PD14
BASIC1 Compiler/Interpreter (CDP18S834) (4 pages)	PD34 Rev. 1
PLM 1800 High-Level-Language Compiler (CDP18S839) (4 pages)	PD39 Rev. 2
BASIC2 High-Level-Language Interpreter (CDP18S840) (4 pages)	PD40 Rev. 1
Run-time BASIC CDP18S842, CDP18S842C (4 pages)	PD42 Rev. 1
Micro Concurrent Pascal Cross-Compiler CDP18S844 and Interpreter/Kernel CDP18S852 and CDP18S853 (6 pages)	PD44
BASIC1 Compiler/Interpreter CDP18S834V4 for Use with the RCA MicroDisk Development System MS2000 (4 pages)	PD46
BASIC2 High-Level-Language Interpreter CDP18S840V4 for Use with the RCA MicroDisk Development System MS2000 (4 pages)	PD47
MicroDisk Development System MS2000 and MS2000E (6 pages)	PD2000

*Prices are net (U.S. only) and are subject to change without notice at our discretion.

User Manuals

Systems

User Manual for the RCA-CDP1802 COSMAC Microprocessor—Describes the microprocessor architecture, provides easy-to-use programming instructions, and illustrates practical methods of adding external memory and control circuits.

MPM-201C (8-3/8" x 10-7/8", 170 pages)\$5.00*

Fixed-Point Binary Arithmetic Subroutines for RCA COSMAC Microprocessors—Provides 31 subroutines designed to be operated on RCA COSMAC Microprocessors: 15 for 16-bit 2's-complement arithmetic, 14 for utility, and 2 for format conversion.

MPM-206A (8-3/8" x 10-7/8", 48 pages)\$5.00*

Floating-Point Arithmetic Subroutines for RCA COSMAC Microprocessors—Describes 18 subroutines and gives detailed information on their application. Ten are 32-bit floating-point arithmetic subroutines, 6 are for utility, and 2 are for format conversion.

MPM-207 (8-3/8" x 10-7/8", 32 pages)\$2.00*

Instruction Guide for the COSMAC Macro Assembler (CMAC)—Describes use of Macro Assembler on COSMAC Development System CDS II CDP18S005 to extend Level II COSMAC Resident Assembler RAL II by providing macro and conditional assembly capability and other new logical features.

MPM-223A (8-3/8" x 10-7/8", 20 pages)\$2.00*

Use of BASIC1 Compiler/Interpreter CDP18S834 with RCA COSMAC DOS Development System (CDS III)—Describes BASIC1 language and gives detailed operation information on the compiler and interpreter.

MPM-234 (8-3/8" x 10-7/8", 31 pages)\$2.00*

User Manual for the RCA COSMAC PLM 1800 High-Level-Language Compiler—Describes the PLM 1800 High-Level Language and the Compiler implementation for it.

MPM-239A (8-3/8" x 10-7/8", 36 pages)\$2.00*

User Manual for the RCA MicroDisk Development System MS2000—Describes in detail the hardware structure and the software features and commands of the MicroDisk Development System MS2000.

MPM-241 (8-3/8" x 10-7/8", 144 pages)\$2.00*

User Manual for the RCA MicroEmulator MSE3001—Describes the use of the MicroEmulator MSE3001, a powerful, modular, self-contained, portable emulator for simplifying and augmenting the development of hardware and software for microprocessor-based systems. The manual assumes that the reader has a good working knowledge of the CDP1800-series microprocessor and covers only the operation of the MSE3001 with 1800-series Personality Module.

MPM-243 (8-3/8" x 10-7/8", 84 pages)\$2.00*

User Manual for the RCA COSMAC Microboard Computer Development System (MCDS) CDP18S693 and CDP18S694—Describes in detail the hardware structure and the software features and commands of the Microboard Computer Development Systems (MCDS) CDP18S693 and CDP18S694.

MPM-293A (8-3/8" x 10-7/8", 108 pages)\$10.00*

User Manual for the RCA Color Microboard Computer Development System CDP18S695—Describes the hardware structure and the software features and commands of the Color Microboard Computer Development System CDP18S695.

MPM-295 (8-3/8" x 10-7/8", 120 pages)\$10.00*

Use of BASIC1 Compiler/Interpreter CDP18S834V4 with the RCA MicroDisk Development System MS2000—Similar to the CDP18S834 described in MPM-234, but is supplied on a MicroDisk and is designed to run on the RCA MS2000 MicroDisk Development System.

MPM-834V4 (8-3/8" x 10-7/8", 32 pages)\$2.00*

VIS Interpreter CDP18S835 User Manual—Describes the interpretive language developed specifically to support the CDP1869 and CDP1870/CDP1876, Video Interface System (VIS). The source code for this language is provided on diskette.

MPM-835 (8-3/8" x 10-7/8", 32 pages)\$2.00*

VIS Interpreter CDP18S835V2 User Manual—Provides the same information as the CDP18S835 except that the source code is provided on audio cassette compatible with the CDP18S694 and CDP18S695 Development Systems.

MPM-835V2 (8-3/8" x 10-7/8", 48 pages)\$2.00*

BASIC2 High-Level-Language Interpreter CDP18S840 User Manual—Describes the BASIC2 language and gives detailed operation information for the interpreter.

MPM-840A (8-3/8" x 10-7/8", 44 pages)\$5.00*

BASIC3 High-Level-Language Interpreter CDP18S841 User Manual—Describes the BASIC3 language and gives detailed operation information for the interpreter which is supplied in two versions.

MPM-841A (8-3/8" x 10-7/8", 48 pages)\$5.00*

User Manual for the RCA-6800 Series Cross Assemblers CDP18S854 and CDP18S854V4—Describes assembly language using illustrative examples and Backus-Naur Format (BNF) notation. A summary of symbols used in describing instructions used with the 6800-Series Cross Assembler, tables of instructions, and sample programs are included.

MPM-854 (8-3/8" x 10-7/8", 48 pages)\$10.00*

Technical Specifications for the RCA HCMOS Microcomputer CDP68HC05C4—Provides a detailed guide to this HCMOS microcontroller. It is written for electronics engineers and assumes a general familiarity with microcomputers and microcomputer programming. Each of the features of the CDP68HC05C4 are described in detail in separate sections of this manual. Charts for dynamic and static electrical characteristics are also shown. All information and data needed for hardware and software design are included in this manual.

TSM-203 (8-3/8" x 10-7/8", 96 pages)1.70*

*Prices are net (U.S. only) and are subject to change without notice at our discretion.

Sales Offices

United States

Alabama

RCA
303 Williams Avenue,
Suite 133
Huntsville, AL 35801
Tel: (205) 533-5200

Arizona

RCA
6900 E. Camelback Road, Suite
460, Scottsdale, AZ 85251
Tel: (602) 947-7235

California

RCA
3150 De La Cruz Blvd.
Bldg. D, Suite 206
Santa Clara, CA 95050
Tel: (408) 748-0933

RCA

4827 No. Sepulveda Blvd., Suite
420, Sherman Oaks, CA 91403
Tel: (213) 468-4200

RCA

17731 Irvine Blvd., Suite 104
Magnolia Plaza Bldg.
Tustin, CA 92680
Tel: (714) 832-5302

Colorado

RCA Corp.
6767 So. Spruce Street
Englewood, CO 80112
Tel: (303) 740-8441

Florida

RCA
P.O. Box 12247
Lake Park, FL 33403
Tel: (305) 626-6350

Georgia

RCA
Suite 304
2872 Woodcock Blvd.
Atlanta, GA 30341
Tel: (404) 455-1966

Illinois

RCA
2700 River Road
Des Plaines IL 60018
Tel: (312) 391-4380

Indiana

RCA
9240 N. Meridian Street,
Indianapolis, IN 46260
Tel: (317) 267-6375

Kansas

RCA
8900 Indian Creek Parkway
Suite 410
Overland Park, KS 66210
Tel: (913) 642-7656

Massachusetts

RCA
20 William Street,
Wellesley, MA 02181
Tel: (617) 237-7970

Michigan

RCA
30400 Telegraph Road,
Birmingham, MI 48010
Tel: (313) 644-1151

Minnesota

RCA
6750 France Avenue, So., Suite
122, Minneapolis, MN 55435
Tel: (612) 929-0676

New Jersey

RCA
1998 Springdale Road
Cherry Hill, NJ 08003
Tel: (609) 338-5042

RCA

67 Walnut Avenue
Clark, NJ 07066
Tel: (201) 574-3550

New York

RCA
160 Perinton Hill Office Park
Fairport, NY 14450
Tel: (716) 223-5240

Ohio

RCA
6600 Busch Blvd., Suite 110
Columbus, OH 43229
Tel: (614) 436-0036

Texas

RCA Center
4230 LBJ at Midway Road
Suite 121
Dallas, TX 75234
Tel: (214) 661-3515

Virginia

RCA
1901 N. Moore Street
Arlington, VA 22209
Tel: (703) 558-4161

Canada

Alberta

RCA Inc.
6303 30th Street, SE
Calgary, Alberta T2C 1R4
Tel: (403) 279-3384

Ontario

RCA Inc.
1 Vulcan Street, Rexdale
Ontario M9W 1L3
Tel: (416) 247-5491

Ontario Cont'd

RCA Inc.
411 Roosevelt Avenue
Suite 203A, Ottawa
Ontario K2A 3X9
Tel: (613) 728-0031

Europe

Belgium

RCA S.A.
Mercure Centre
Rue de la Fusée 100
1130 Brussels
Tel: 02/720.89.80

France

RCA S.A.
2-4, Avenue de L'Europe
78140 Velizy
Tel: (3) 946.56.56

Germany

RCA GmbH
Pflingstrosenstrasse 29
8000 Munchen 70
West Germany
Tel: 089/714 2036

RCA GmbH

Justus-von-Liebig-Ring 10
2085 Quickborn
West Germany
Tel: 04106/613-0

Germany Cont'd

RCA GmbH
Zeppelinstrasse 35
7302 Ostfildern 4
West Germany
Tel: 0711/454001-04

Italy

RCA Spa
Viale Milanofiori L1
20089 Rozzano (MI)
Tel: (02) 8242006

Spain

RCA S.A.
Monte Esquinza 28
28010 Madrid
Tel: 01/442.13.21

Sweden

RCA International LTD
P.O. Box 3047
Hagalundsgatan 8
17103 Solna 3
Tel: 08/83 42 25

U.K.

RCA LTD
Lincoln Way, Windmill Road
Sunbury-on-Thames
Middlesex TW16 7HW
Tel: 093 27 85511

Asia Pacific

Hong Kong

RCA International, Ltd.
13th Floor, Fourseas Bldg.
208-212 Nathan Road
Tsimshatsui, Kowloon
Tel: 852-3-7236339

Japan

RCA
c/o Purchasing Co.
Toranomon 37 Mori Building
5-1, Toranomon 3-Chome
Minato-ku, Tokyo 105

Singapore

RCA International, Ltd.
Solid State Division, 24-15 Inter-
national Plaza, 10 Anson Road
Singapore 0207
Tel: 2224156/2224157

Taiwan

RCA Corporation
Solid State Division
7th Floor, 97
Nanking East Road, Section 2
Taipei
Tel: (02) 521-8537

Latin America

Argentina

Ramiro E. Podetti Reps.
Casilla de Correo 4622
1000 Buenos Aires
Tel: 393-3919

Brazil

SID Distribuidora
De Componentes LTDA
Av. Brig Faria Lima 1476
7th Floor, Sao Paulo 01452
Tel: 210-4033

Mexico

RCA S.A. de C.V./
Solid State Div., Avenida
Cuitlahuac 2519, Apartado
Postal 17-570, Mexico 16, D.F.
Tel: (905) 399-7228

RCA Authorized Distributors

U.S. and Canada

U.S.

ALABAMA

Hamilton Avnet Electronics
4940 Research Drive
Huntsville, AL 35805
Tel: (205) 837-7210

ARIZONA

Hamilton Avnet Electronics
505 South Madison Drive
Tempe, AZ 85281
Tel: (602) 231-5100

Kieruff Electronics, Inc.
4134 East Wood Street
Phoenix, AZ 85040
Tel: (602) 243-4101

Schweber Electronics Corp.
11049 N. 23rd Drive, Suite 1100,
Phoenix, AZ 85029
Tel: (602) 997-4874

Sterling Electronics, Inc.
3501 E. Broadway Road,
Phoenix, AZ 85040
Tel: (602) 268-2121

Wyle Electronics Marketing Group
8155 North 24th Avenue
Phoenix, AZ 85021
Tel: (602) 249-2232

CALIFORNIA

Arrow Electronics, Inc.
9511 Ridge Haven Court
San Diego, CA 92123
Tel: (714) 565-6928

Arrow Electronics, Inc.
521 Weddell Drive
Sunnyvale, CA 94086
Tel: (408) 745-6600

Arrow Electronics, Inc.
19748 Dearborn Street
North Ridge Business Center
Chatsworth, CA 91311
Tel: (213) 701-7500

Avnet Electronics
20501 Plummer Street
Chatsworth, CA 91311
Tel: (818) 700-2600

Avnet Electronics
350 McCormick Avenue
Costa Mesa, CA 92626
Tel: (714) 754-6051

Hamilton Electro Sales
3170 Pullman Street
Costa Mesa, CA 92626
Tel: (714) 641-4107

Hamilton Avnet Electronics
1175 Bordeaux Drive
Sunnyvale, CA 94086
Tel: (408) 743-3300

Hamilton Avnet Electronics
4545 Viewridge Avenue
San Diego, CA 92123
Tel: (714) 571-7510

Hamilton Electro Sales
10912 W. Washington Blvd.
Culver City, CA 90230
Tel: (213) 558-2121

Hamilton Avnet Electronics
4103 Northgate Boulevard,
Sacramento, CA 95834
Tel: (916) 920-3150

Kieruff Electronics, Inc.
2585 Commerce Way
Los Angeles, CA 90040
Tel: (213) 725-0325

Kieruff Electronics, Inc.
3969 E. Bayshore Road
Palo Alto, CA 94303
Tel: (415) 968-6292

Kieruff Electronics, Inc.
8797 Balboa Avenue
San Diego, CA 92123
Tel: (714) 278-2112

Kieruff Electronics, Inc.
14101 Franklin Avenue
Tustin, CA 92680
Tel: (714) 731-5711

Schweber Electronics Corp.
17822 Gillette Avenue
Irvine, CA 92714
Tel: (714) 863-0200

Schweber Electronics Corp.
3110 Patrick Henry Drive
Santa Clara, CA 95050
Tel: (408) 748-4700

Wyle Electronics Marketing Group
124 Maryland Avenue
El Segundo, CA 90245
Tel: (213) 322-8100

Wyle Electronics Marketing Group
9525 Chesapeake Drive
San Diego, CA 92123
Tel: (714) 565-9171

Wyle Electronics Marketing Group
3000 Bowers Avenue
Santa Clara, CA 95052
Tel: (408) 727-2500

Wyle Electronics Marketing Group
17872 Cowan Avenue
Irvine, CA 92714
Tel: (714) 863-9953

COLORADO

Arrow Electronics, Inc.
1390 So. Potomac Street
Suite 136
Aurora, CO 80012
Tel: (303) 696-1111

Hamilton Avnet Electronics
8765 E. Orchard Road
Suite 708
Englewood, CO 80111
Tel: (303) 740-1000

Kieruff Electronics, Inc.
7060 So. Tucson Way
Englewood, CO 80112
Tel: (303) 790-4444

Wyle Electronics Marketing Group
451 East 124th Avenue
Thornton, CO 80241
Tel: (303) 457-9953

CONNECTICUT

Arrow Electronics, Inc.
12 Beaumont Road
Wallingford, CT 06492
Tel: (203) 265-7741

Hamilton Avnet Electronics
Commerce Drive,
Commerce Industrial Park,
Danbury, CT 06810
Tel: (203) 797-2800

Kieruff Electronics, Inc.
169 North Plains Industrial Road
Wallingford, CT 06492
Tel: (203) 265-1115

Milgray Electronics, Inc.
378 Boston Post Road
Orange, CT 06477
Tel: (203) 795-0711

Schweber Electronics Corp.
Finance Drive,
Commerce Industrial Park,
Danbury, CT 06810
Tel: (203) 792-3500

FLORIDA

Arrow Electronics, Inc.
1001 NW 62nd Street, Suite 108
Ft. Lauderdale, FL 33309
Tel: (305) 776-7790

Arrow Electronics, Inc.
50 Woodlake Dr., West-Bldg. B
Palm Bay, FL 32905
Tel: (305) 725-1480

***Chip Supply**
1607 Forsythe Road
Orlando, FL 32807
Tel: (305) 275-3810

Hamilton Avnet Electronics
6801 NW 15th Way
Ft. Lauderdale, FL 33309
Tel: (305) 971-2900

Hamilton Avnet Electronics
3197 Tech Drive, No.
St. Petersburg, FL 33702
Tel: (813) 576-3930

Kieruff Electronics, Inc.
3247 Tech Drive
St. Petersburg, FL 33702
Tel: (813) 576-1966

Milgray Electronics, Inc.
1850 Lee World Center
Suite 104
Winter Park, FL 32789
Tel: (305) 647-5747

Schweber Electronics Corp.
2830 North 28th Terrace
Hollywood, FL 33020
Tel: (305) 927-0511

GEORGIA

Arrow Electronics, Inc.
2979 Pacific Drive
Norcross, GA 30071
Tel: (404) 449-8252

Hamilton Avnet Electronics
5825D Peach Tree Corners
Norcross, GA 30092
Tel: (404) 447-7503

Schweber Electronics Corp.
303 Research Drive
Suite 210
Norcross, GA 30092
Tel: (404) 449-9170

ILLINOIS

Arrow Electronics, Inc.
492 Lunt Avenue
Schaumburg, IL 60193
Tel: (312) 397-3440

*Chip distributor only.

RCA Authorized Distributors

U.S. and Canada (Cont'd)

U.S. ILLINOIS

Hamilton Avnet Electronics
1130 Thorndale Avenue
Bensenville, IL 60106
Tel: (312) 860-7700

Kierulff Electronics, Inc.
1536 Landmeier Road
Elk Grove Village, IL 60007
Tel: (312) 640-0200

Newark Electronics
500 North Pulaski Road
Chicago, IL 60624
Tel: (312) 638-4411

Schweber Electronics Corp.
904 Cambridge Drive
Elk Grove Village, IL 60007
Tel: (312) 364-3750

INDIANA

Arrow Electronics, Inc.
2718 Rand Road
Indianapolis, IN 46241
Tel: (317) 243-9353

Graham Electronics Supply, Inc.
133 S. Pennsylvania Street
Indianapolis, IN 46204
Tel: (317) 634-8202

Hamilton Avnet Electronics, Inc.
485 Gradle Drive
Carmel, IN 46032
Tel: (317) 844-9333

KANSAS

Hamilton Avnet Electronics
9219 Quivira Road
Overland Park, KS 66215
Tel: (913) 888-8900

Milgray Electronics, Inc.
6901 W. 63rd Street
Overland Park, KS 66202
Tel: (913) 236-8800

MARYLAND

Arrow Electronics, Inc.
4801 Benson Avenue
Baltimore, MD 21227
Tel: (301) 247-5200

Hamilton Avnet Electronics
6822 Oakhill Lane
Columbia, MD 21045
Tel: (301) 995-3500

Pyttronc Industries, Inc.
Baltimore/Washington
Dist. Center
8220 Wellmoor Court
Savage, MD 20863
Tel: (301) 792-0780

Schweber Electronics Corp.
9330 Gaitthers Road
Gaitthersburg, MD 20877
Tel: (301) 840-5900

Zebra Electronics, Inc.
2400 York Road
Timonium, MD 21093
Tel: (301) 252-6576

MASSACHUSETTS

Arrow Electronics, Inc.
Arrow Drive
Woburn, MA 01801
Tel: (617) 933-8130

Hamilton Avnet Electronics
50 Tower Office Park
Woburn, MA 01801
Tel: (617) 935-9700

***Hybrid Components Inc.**
140 Elliot Street
Beverly, MA 01915
Tel: (617) 927-5820

Kierulff Electronics, Inc.
13 Fortune Drive
BillERICA, MA 01821
Tel: (617) 667-8331

A. W. Mayer Co.
34 Linnell Circle
BillERICA, MA 01821
Tel: (617) 229-2255

Schweber Electronics Corp.
265 Ballardvale Street
Wilmington, MA 01887
Tel: (617) 275-5100

*SerTech

One Peabody Street
Salem, MA 01970
Tel: (617) 745-2450

Sterling Electronics, Inc.
411 Waverly Oaks Road
Waltham, MA 02154
Tel: (617) 894-6200

MICHIGAN

Arrow Electronics, Inc.
3810 Varsity Drive
Ann Arbor, MI 48104
Tel: (313) 971-8220

Hamilton Avnet Electronics
2215 29th Street
Grand Rapids, MI 49503
Tel: (616) 243-8805

Hamilton Avnet Electronics
32487 Schoolcraft Road
Livonia, MI 48150
Tel: (313) 522-4700

Schweber Electronics Corp.
12060 Hubbard Avenue
Livonia, MI 48150
Tel: (313) 525-8100

MINNESOTA

Arrow Electronics, Inc.
5230 West 73rd Street
Edina, MN 55435
Tel: (612) 830-1800

Hamilton Avnet Electronics
10300 Bren Road, East
Minnetonka, MN 55343
Tel: (612) 932-0600

Kierulff Electronics, Inc.
7667 Cahill Road
Edina, MN 55435
Tel: (612) 941-7500

Schweber Electronics Corp.
7424 W. 78th Street
Edina, MN 55435
Tel: (612) 941-5280

MISSOURI

Arrow Electronics, Inc.
2380 Schultz Road
St. Louis, MO 63141
Tel: (314) 567-6888

Hamilton Avnet Electronics
13743 Shoreline Court East
Earth City, MO 63045
Tel: (314) 344-1200

Kierulff Electronics, Inc.
2608 Metro Park Boulevard
Maryland Heights, MO 63043
Tel: (314) 739-8855

NEW HAMPSHIRE

Arrow Electronics, Inc.
One Perimeter Drive
Manchester, NH 03103
Tel: (603) 668-6968

NEW JERSEY

Arrow Electronics, Inc.
6000 Lincoln Dr. East
Marlton, NJ 08053
Tel: (609) 596-8000

Arrow Electronics, Inc.
Two Industrial Road
Fairfield, NJ 07006
Tel: (201) 575-5300

Hamilton Avnet Electronics
Ten Industrial Road
Fairfield, NJ 07006
Tel: (201) 575-3390

Hamilton Avnet Electronics
One Keystone Avenue
Cherry Hill, NJ 08003
Tel: (609) 424-0110

Kierulff Electronics, Inc.
37 Kulick Road
Fairfield, NJ 07006
Tel: (201) 575-6750

Schweber Electronics Corp.
18 Madison Road
Fairfield, NJ 07006
Tel: (201) 227-7880

NEW MEXICO

Arrow Electronics, Inc.
2460 Alamo, SE
Albuquerque, NM 87106
Tel: (505) 243-4566

Hamilton Avnet Electronics
2524 Baylor S.E.
Albuquerque, NM 87106
Tel: (505) 765-1500

Sterling Electronics, Inc.
3540 Pan American
Freeway, N.E.
Albuquerque, NM 87107
Tel: (505) 884-1900

NEW YORK

Arrow Electronics, Inc.
20 Oser Avenue
Hauppauge, L.I., NY 11788
Tel: (516) 231-1000

Arrow Electronics, Inc.
7705 Matlage Drive
Liverpool, NY 13088
Tel: (315) 652-1000

Arrow Electronics, Inc.
25 Hub Drive
Melville, LI, NY 11747
Tel: (516) 391-1640

Arrow Electronics, Inc.
3000 South Winton Road
Rochester, NY 14623
Tel: (716) 275-0300

*Chip distributor only.

RCA Authorized Distributors

U.S. and Canada (Cont'd)

U.S. NEW YORK

Hamilton Avnet Electronics
933 Motor Parkway
Hauppauge, L.I., NY 11788
Tel: (516) 231-9800

Hamilton Avnet Electronics
333 Metro Park
Rochester, NY 14623
Tel: (716) 475-9130

Hamilton Avnet Electronics
16 Corporate Circle
East Syracuse, NY 13057
Tel: (315) 437-2641

Milgray Electronics, Inc.
77 Schmitt Blvd.
Farmingdale, L.I., NY 11735
Tel: (516) 420-9800

Schweber Electronics Corp.
Two Townline Circle
Rochester, NY 14623
Tel: (716) 424-2222

Schweber Electronics Corp.
Jericho Turnpike
Westbury, L.I., NY 11590
Tel: (516) 334-7474

Summit Distributors, Inc.
916 Main Street
Buffalo, NY 14202
Tel: (716) 884-3450

NORTH CAROLINA

Arrow Electronics, Inc.
5240 Greensdairy Road
Raleigh, NC 27604
Tel: (919) 876-3132

Hamilton Avnet Electronics
3510 Spring Forest Road
Raleigh, NC 27604
Tel: (919) 878-0810

Kierulff Electronics, Inc.
One North Commerce Center
5249 North Boulevard
Raleigh, NC 27604
Tel: (919) 872-8410

Schweber Electronics Corp.
5285 North Boulevard
Raleigh, NC 27604
Tel: (919) 876-0000

OHIO

Arrow Electronics, Inc.
7620 McEwen Road
Centerville, OH 45459
Tel: (513) 435-5563

Arrow Electronics, Inc.
6238 Cochran Road
Solon, OH 44139
Tel: (216) 248-3990

Hamilton Avnet Electronics, Inc.
4588 Emery Industrial Parkway
Warrensville Hts., OH 44128
Tel: (216) 831-3500

Hamilton Avnet Electronics
954 Senate Drive
Dayton, OH 45459
Tel: (513) 433-0610

Hughes-Peters, Inc.
481 East Eleventh Avenue
Columbus, OH 43211
Tel: (614) 294-5351

Kierulff Electronics, Inc.
23060 Miles Road
Cleveland, OH 44128
Tel: (216) 587-6558

Schweber Electronics Corp.
23880 Commerce Park Road
Beachwood, OH 44122
Tel: (216) 464-2970

OKLAHOMA

Kierulff Electronics, Inc.
Metro Park 12318 East 60th
Tulsa, OK 74145
Tel: (918) 252-7537

OREGON

Hamilton Avnet Electronics
6024 S.W. Jean Road,
Bldg. B-Suite J,
Lake Oswego, OR 97034
Tel: (503) 635-8157

Wyle Electronics Marketing Group
5289 N.E. Ezram Young Parkway
Hillsboro, OR 97123
Tel: (503) 640-6000

PENNSYLVANIA

Arrow Electronics, Inc.
650 Seco Road
Monroeville, PA 15146
Tel: (412) 856-7000

Herbach & Rademan, Inc.
401 East Erie Avenue
Philadelphia, PA 19134
Tel: (215) 426-1700

Schweber Electronics Corp.
231 Gibraltar Road
Horsham, PA 19044
Tel: (215) 441-0600

TEXAS

Arrow Electronics, Inc.
13715 Gamma Road
Dallas, TX 75234
Tel: (214) 386-7500

Arrow Electronics, Inc.
10899 Kinghurst Dr., Suite 100
Houston, TX 77099
Tel: (713) 530-4700

Hamilton Avnet Electronics
2401 Rutland Drive
Austin, TX 78758
Tel: (512) 837-8911

Hamilton Avnet Electronics
2111 West Walnut Hill Lane
Irving, TX 75060
Tel: (214) 659-4111

Hamilton Avnet Electronics
8750 Westpark
Houston, TX 77063
Tel: (713) 975-3515

Kierulff Electronics, Inc.
3007 Longhorn Blvd., Suite 105
Austin, TX 78758
Tel: (512) 835-2090

Kierulff Electronics, Inc.
9610 Skillman Avenue
Dallas, TX 75243
Tel: (214) 343-2400

Kierulff Electronics, Inc.
10415 Landsbury Drive, Suite 210
Houston, TX 77099
Tel: (713) 530-7030

Schweber Electronics Corp.
4202 Beltway,
Dallas, TX 75234
Tel: (214) 661-5010

Schweber Electronics Corp.
10625 Richmond Ste. 100
Houston, TX 77042
Tel: (713) 784-3600

Sterling Electronics, Inc.
2335A Kramer Lane, Suite A
Austin, TX 78758
Tel: (512) 836-1341

Sterling Electronics, Inc.
11090 Stemmons Freeway
Stemmons at Southwell
Dallas, TX 75229
Tel: (214) 243-1600

Sterling Electronics, Inc.
4201 Southwest Freeway
Houston, TX 77027
Tel: (713) 627-9800

Wyle Electronics Marketing Group
1840 Greenville Avenue
Richardson, TX 75081
Tel: (214) 235-9953

UTAH

Hamilton Avnet Electronics
1585 West 2100 South
Salt Lake City, UT 84119
Tel: (801) 972-2800

Kierulff Electronics, Inc.
2121 S. 3600 West Street
Salt Lake City, UT 84119
Tel: (801) 973-6913

Wyle Electronics Marketing Group
1959 South 4130 West Unit B
Salt Lake City, UT 84104
Tel: (801) 974-9953

WASHINGTON

Arrow Electronics, Inc.
14320 N.E. 21st Street
Bellevue, WA 98005
Tel: (206) 643-4800

Hamilton Avnet Electronics
14212 N.E. 21st Street
Bellevue, WA 98005
Tel: (206) 453-5874

Kierulff Electronics, Inc.
1005 Andover Park E.
Tukwila, WA 98188
Tel: (206) 575-4420

Robert E. Priebe Co.
2211 Fifth Avenue
Seattle, WA 98121
Tel: (206) 682-8242

Wyle Electronics Marketing Group
1750 132nd Avenue, N.E.
Bellevue, WA 98005
Tel: (206) 453-8300

WISCONSIN

Arrow Electronics, Inc.
434 West Rawson Avenue
Oak Creek, WI 53154
Tel: (414) 764-6600

RCA Authorized Distributors

U.S. and Canada (Cont'd)

U.S. WISCONSIN

Hamilton Avnet Electronics
2975 South Moorland Road
New Berlin, WI 53151
Tel: (414) 784-4510

Kierulff Electronics, Inc.
2236G West Bluemond Road
Waukesha, WI 53186
Tel: (414) 784-8160

Taylor Electric Company
1000 W. Donges Bay Road
Mequon, WI 53092
Tel: (414) 241-4321

Canada Alberta

Hamilton Avnet Elec.
2816 21st St. N.E., Calgary
Alberta, T2E 6Z2
Tel: (403) 230-3586

L. A. Varah, Ltd.
6420 6A Street SE,
Calgary, Alberta T2H ZB7
Tel: (403) 255-9550

British Columbia

L. A. Varah, Ltd.
2077 Alberta Street,
Vancouver, B.C. V5Y 1C4
Tel: (604) 873-3211

R.A.E. Industrial Electronics, Ltd.
3455 Gardner Court, Burnaby,
B.C. V5G 4J7
Tel: (604) 291-8866

Manitoba

L. A. Varah, Ltd.
#12 1832 King Edward Street
Winnipeg, Manitoba R2R 0N1
Tel: (204) 633-6190

Ontario

Cesco Electronics Ltd.
24 Martin Ross Road
Downsview, Ontario M3J 2K9
Tel: (416) 661-0220

Electro Sonic, Inc.
1100 Gordon Baker Road
Willowdale, Ontario M2H 3B3
Tel: (416) 494-1666

Hamilton Avnet (Canada) Ltd.
6845 Rexwood Drive
Units 3,4,5
Mississauga, Ontario L4V 1M5
Tel: (416) 677-7432

Hamilton Avnet (Canada) Ltd.

210 Colonnade Street
Nepean, Ontario K2E 7L5
Tel: (613) 226-1700

L. A. Varah, Ltd.
505 Kenara Avenue, Hamilton,
Ontario L8E 1J8
Tel: (416) 561-9311

Quebec

Cesco Electronics, Ltd.
4050 Jean Talon Street, West
Montreal, Quebec H4P 1W1
Tel: (514) 735-5511

Hamilton Avnet (Canada) Ltd.
2670 Sabourin Street, St.
Laurent, Quebec H4S 1M2
Tel: (514) 331-6443

Europe, Middle East, and Africa

Austria TVG

Transistor Vertriebsgesellschaft mbH & Co KG
Auhofstrasse 41A
1130 Vienna
Tel: (0222) 8294510

Belgium Inelco Belgium S.A.

Avenue des Croix de Guerre 94
1120 Brussels
Tel: 02/216 01 60

Denmark Tage Olsen A/S

P.O. Box 225
2750 Ballerup
Tel: 02/65 81 11

Egypt Sakro Enterprises

P.O. Box 1133,
37 Kasr El Nil Street, Apt. 5
Cairo
Tel: 744440

Ethiopia General Trading Agency

P.O. Box 1684
Addis Ababa
Tel: 132718-137275

Finland Teleras OY

P.O. Box 33
04201 Kerava
Tel: 0/248.055

France Almex S.A.

48, rue de l'Aubepine,
92160 Antony
Tel: (1) 666 21 12

*Hybritech

Route de Bua
ZAC des Godets
91370 Verrieres-Le-Buisson
Tel: (6) 928 10 00

Radio Equipments

Antares S.A.
9, rue Ernest Cognacq
92301 Levallois Perret
Tel: (1) 758 11 11

Tekelec Airtronic S.A.
Cite des Bruyeres,
Rue Carle Vernet,
92310 Sevres
Tel: (1) 534.75.35

Germany Alfred Neye Enatechnik GmbH

Schillerstrasse 14,
2085 Quickborn
West Germany
Tel: 04106/6120

■ Asternetics GmbH

Lindenring 3
8021 Taufkirchen
Tel: 089/61 21007

Beck GmbH & Co.

Elektronik Bauelemente KG
Eltersdorfer Strasse 7,
8500 Nurnberg 91
West Germany
Tel: 0911/34961-66

ECS Hilmar Frehsdorf GmbH

Electronic Components Service
Carl-Zeiss Strasse 3
2085 Quickborn
West Germany
Tel: 04106/71058-59

Elkose GmbH

Bahnhofstrasse 44,
7141 Moglingen
West Germany
Tel: 07141/487-1

Sasco GmbH

Hermann-Oberth-Strasse 16
8011 Putzbrunn bei Munchen
West Germany
Tel: 089/46111

Spoerle Electronic KG

Max-Planck Strasse 1-3,
6072 Dreieich bei Frankfurt
West Germany
Tel: 06103/3041

Greece Semicon Co.

104 Aeolou Str.
TT 131 Athens
Tel: 3253626

Hungary Hungagent

P.O. Box 542
1374 Budapest
Tel: 01/669-385

Iceland Georg Amundason

P.O. Box 698, Reykjavik
Tel: 81180

Israel Aviv Electronics

Kehilat Venezia Street 12
69010 Tel-Aviv
Tel: 03-494450

Italy Eledra 3S SpA

Viale Elvezia 18,
20154, Milano
Tel: (02) 349 751
IDAC Elettronica SpA
Via Verona 8,
35010 Busa di Vigonza
Tel: (049) 72.56.99

*Chip Specialist

■ High-Rel Specialist

RCA Authorized Distributors

Europe, Middle East, and Africa(Cont'd)

Italy	LASI Elettronica SpA Viale Lombardia 1 20092 Cinisello Balsamo (MI) Tel: (02) 61.20.441-5 Silverstar Ltd. Via dei Gracchi 20, 20146 Milano Tel: (02) 49 96	Portugal	Cristalonica Componentes de Radio e Televisao, Lda Rua Bernardim Ribeiro, 25 1100 Lisbon Tel: (019) 53 46 31	Gothic Crellon Electronics Ltd. 380 Bath Road, Slough, Berks SL1 6JE Tel: Burnham (06286) 4434 Jermyn Distribution Vestry Industrial Estate Sevenoaks, Kent TN14 5EU Tel: Sevenoaks (0732) 450144 Macro Marketing Ltd. Burnham Lane Slough, Berkshire SL1 6LN Tel: Burnham (06286) 4422
Kuwait	Morad Yousuf Behbehani P.O. Box 146 Kuwait	South Africa	Allied Electronic Components (PTY) Ltd. P.O. Box 6387 Dunswart 1508 Tel: (011) 528-661	†Power Technology Ltd. Norbain House Boulton Road Reading, Berkshire RG2 0LT Tel: (0734) 866766
Morocco	Societe d'Equipement Mecanique et Electrique SA (S.E.M.E.) rue Ibn Batouta 29 Casablanca Tel: (212) 22.08.65	Spain	Kontron S.A. Salvatierra 4 Madrid 34 Tel: 1/729.11.55	STC Electronics Services Edinburgh Way Harlow, Essex, CM20 2DF Tel: Harlow (0279) 26777 VSI Electronics Ltd. Roydonbury Industrial Park Horsecroft Road Harlow, Essex CM19 5BY Tel: Harlow (0279) 29666
The Netherlands	Koning en Hartman Elektrotechniek BV P.O. Box 43220 NL - 2504 AE The Hague Tel: 70-210101 Vekano BV Postbus 6115, 5600 HC Eindhoven Tel: (40) 81 09 75	Sweden	Ferner Electronics AB Snornakarvaggen 35 P.O. Box 125 16126 Bromma Stockholm Tel: 08/80 25 40	Yugoslavia
Norway	National Elektro A/S P.O. Box 53, Ulvenveien 75 Okern, Oslo 5 Tel: (472) 64 49 70	Switzerland	Baerlocher AG Forrlibuckstrasse 110 8005 Zurich Tel: (01) 42 99 00	Avtotehna P.O. Box 593, Celovska 175 61000 Ljubljana Tel: (061) 552 341
		Turkey	Teknim Company Ltd. Riza Sah Pehlevi Caddesi 7 Kavaklidere Ankara Tel: 27.58.00	Zambia
		U.K.	ACCESS Electronic Components Ltd. Austin House, Bridge Street Hitchin, Hertfordshire SG5 2DE Tel: Hitchin (0462) 31 221	African Technical Associates Ltd. Stand 5196 Luanshya Road Lusaka
				Zimbabwe
				BAK Electrical Holdings (Pvt) Ltd. 30 Pioneer Street Harare
				†Power Specialist

Asia Pacific

Australia	AWA Microelectronics 348 Victoria Road Rydalmere N.S.W. 2116 Amtron Tyree Pty. Ltd. 176 Botany Street, Waterloo, N.S.W. 2017	Japan	Okura & Company Ltd. 3-6 Ginza, Nichome, Chuo-Ku Tokyo 104	Singapore
Bangladesh	Electronic Engineers & Consultants Ltd. 103 Elephant Road, 1st Floor Dacca 5	Korea	Panwest Company, Ltd. C.P.O. Box 3358 Room 603, Sam Duk Building 131, Da-Dong, Chung-Ku Seoul, Republic of South Korea	Device Electronics Pte. Ltd. 101 Kitchener Road No. 02-04 Singapore 0820 Microtronics Asso. Pte. Ltd. Block 1003, Unit 35B Aljunied Avenue 5 Singapore 1438
Hong Kong	Gibb Livingston & Co., Ltd. 77 Leighton Road Leighton Centre P.O. Box 55 Hong Kong Electronic Components Co. Flat A Yun Kai Bldg. 1/ F1 466-472 Nathan Road Kowloon	Nepal	Continental Commercial Distributors Durbar Marg. Kathmandu	Sri Lanka
India	Photophone Ltd. 179-5 Second Cross Road Lower Palace Orchards Bangalore 560 003	New Zealand	AWA NZ Ltd. N.Z. P.O. Box 50-248 Porirua	C.W. Mackie & Co. Ltd. 36 D.R. Wijewardena Mawatha Colombo 10
Indonesia	NVPD Soedarpo Corp. Samudera Indonesia Building JL Letten, Jen. S Parman No. 35 Slipi Jakarta Barat	Philippines	Philippine Electronics Inc. P.O. Box 498 3rd Floor, Rose Industrial Bldg., 11 Pioneer St. Pasig, Metro Manila Semitronics Philippines 216 Ortego Street San Juan 3134, Metro Manila	Taiwan
				Delta Engineering Ltd. No. 42 Hsu Chang Street 8th Floor, Taipei Multitech International Corp. No. 315, Fu Shing North Road Taipei
				Thailand
				Anglo Thai Engineering Ltd. 2160 Ramkambaeng Road Highway Hua Mark, Bangkok Better Pro Co. Ltd. 71 Chakkawat Road Wat Tuk, Bangkok

RCA Authorized Distributors

Latin America

Argentina	Eneka S.A.I.C.F.I. Tucuman 299, 1049 Buenos Aires Tel: 31-3363	Ecuador	Elecom, S.A. Padre Solano 202-OF. 8, P.O. Box 9611, Guayaquil Tel: 307786	Nicaragua	Comercial F. A. Mendieta, S.A. Apartado Postal No. 1956 C.S.T. 5c A1 Sur 2c 1/2 Abajo Managua Tel: 61406
	Radiocom S.A. Conesa 1003, 1426 Buenos Aires Tel: 551-2780	El Salvador	Radio Electrica, S.A. 4A Avenida Sur Nb. 228 San Salvador Tel: 21-5609	Panama	Tropelco, S.A. P.O. Box 8465 Via Espana 20-18, Panama 7 Rep. de Panama
	Tecnos S.R.L. Independencia 1861 1225 Buenos Aires Tel: 37-0239		Radio Parts, S.A. 2A C. O. No. 319 Postal la Dalia, P.O. Box 1262 San Salvador Tel: 21-3019	Paraguay	Compania Comercial Del Paraguay, S.A. Casilla de Correo 344 Chile 877, Asuncion Tel: 91-460
Brazil	Commercial Bezerra Ltda. Rua Costa Azevedo, 139, CEP-69.000 Manaus/AM Tel: (092) 232-5363	Guatemala	Electronica Guatemalteca 13 Calle 5-59, Zona 1 P.O. Box 514 Guatemala City Tel: 25-649	Peru	Arven S.A. PSJ Adan Mejia 103, OF. 33 Lima 11 Tel: 716229
	Panamericana Comercial Importadora Ltda. Rua Aurora, 263, 01209, Sao Paulo, SP Tel: (011) 222-3211		Tele-Equipos, S.A. 10A Calle 5-40, Zona 1 Apartado Postal 1798 Guatemala City Tel: 29-805	Surinam	Kirpalani's Ltd 17-27 Maagdenstreet, P.O. Box 251, Paramaribo Tel: 71-400
Chile	Raylex Ltda. Av Providencia 1244, Depto. D, 3er Piso Casilla 13373, Santiago Tel: 749835	Haiti	Societe Haitienne D'Automobiles, S.A. P.O. Box 428, Port-Au-Prince Tel: 2-2347	Trinidad	Surinam Electronics Keizerstreet 206 P.O. Box 412 Paramaribo Tel: 76-555
	Industria de Radio y Television S.A. (IRT) Vic. MacKenna 3333 Casilla 170-D, Santiago Tel: 561667	Honduras	Francisco J. Yones 3A Avenida S.O. 5 San Pedro Sula, Honduras, Central America Tel: 543001	Uruguay	Kirpalani's Limited Kirpalani's Komplex Churchill Roosevelt Highway San Juan, Port-of-Spain Tel: 638-2224/9
Colombia	Miguel Antonio Pena Pena Y Cia. S. En C. Carrera 12 #1906 Bogota Tel: 243-7317	Mexico	Electronica Remberg, S.A. de C.V. Republica del Salvador No. 30-102, Mexico City 1, D.F. Tel: 510-47-49	Venezuela	American Products S.A. (APSA) Casilla de Correo 1438 Canelones 1133 Montevideo Tel: 594210
	Electronica Moderna Carrera 9A, NRO 19-52 Apartado Aereo 5361 Bogota, D.E.I Tel: 822286		Mexicana de Bulbos, S.A. Michoacan No. 30 Mexico 11, D.F. Tel: 564-92-33		P. Benavides, P., S.R.L. Residencias Camarat, Local 7 La Candelaria, Caracas MAIL ADDRESS: Apartado Postal 20.249 San Martin, Caracas Tel: (58-2) 571-21-46
Costa Rica	J. G. Valdeperas, S.A. Calle 1, Avenidas 1-3, Apartado Postal 3923 San Jose Tel: 32-36-14		Partes Electronicas, S.A. Republica Del Salvador 30-501 Mexico City Tel: (905) 585-3640	West Indies	Da Costa and Musson Ltda. Carlisle House Hincks Street P.O. Box 103 Bridgetown, Barbados Tel: 608-50
Dominican Republic	Humberto Garcia, C. por A. El Conde 366 Apartado de Correos 771 Santo Domingo Tel: 682-3645		Raytel, S.A. Sullivan 47 Y 49 Mexico 4, D.F. Tel: 566-67-86		

RCA Manufacturers' Representatives

Alabama

Electronic Sales, Inc.(ESI)
303 Williams Avenue
Suite 422
Huntsville, AL 35801
Tel: (205) 533-1735

California

CK Associates
8333 Clairemont Mesa Blvd.
Suite 102
San Diego, CA 92111
Tel: (619) 279-0420

Connecticut

New England Technical Sales (NETS)
240 Pomeroy Avenue
Meriden, CT 06450
Tel: (203) 237-8827

Florida

G.F. Bohman Assoc., Inc.
130 N. Park Avenue
Apopka, FL 32703
Tel: (305) 886-1882

G.F. Bohman Assoc., Inc.
2020 W. McNab Road
Ft. Lauderdale, FL 33309
Tel: (305) 979-0008

Georgia

Electronic Sales, Inc.(ESI)
3188 Terrace Court
Norcross, GA 30092
Tel: (404) 448-6554

Kansas

Electri-Rep
7070 W. 107th Street
Suite 160
Overland Park, KS 66212
Tel: (913) 649-2168

Massachusetts

New England Technical Sales (NETS)
135 Cambridge Street
Burlington, MA 01803
Tel: (617) 272-0434

Minnesota

Comprehensive Technical Sales
8053 Bloomington Freeway
Minneapolis, MN 55420
Tel: (612) 888-7011

New Jersey

Astrorep, Inc.
717 Convery Blvd.
Perth Amboy, NJ 08861
Tel: (201) 826-8050

New York

Astrorep, Inc.
103 Cooper Street
Babylon, L.I., NY 11704
Tel: (516) 422-2500

North Carolina

Electronic Sales, Inc.(ESI)
1209 H Village Greenway
Cary, NC 27511
Tel: (919) 467-8486

Ohio

Lyons Corporation
4812 Frederick Road
Suite 101
Dayton, OH 45414
Tel: (513) 278-0714

Lyons Corporation
4615 W. Streetsboro Road
Richfield, OH 44286
Tel: (216) 659-9224

Utah

Simpson Assocs.
7324 So. 1300 E.
Suite 350
Midvale, UT 84047
Tel: (801) 566-3691

Washington

Vantage Corp.
300 120th Avenue N.E.
Bldg. 7, Suite 207
Bellevue, WA 98005
Tel: (206) 455-3460

RCA Solid
State

DATABOOK

CMOS Microprocessors, Memories and Peripherals

