



# AHC/AHCT Logic

Advanced High-Speed CMOS

*Data Book*

Data Book

**AHC/AHCT Logic**  
Advanced High-Speed CMOS

1996

1996

*Advanced System Logic Products*

<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>



**AHC/AHCT Logic  
Advanced High-Speed CMOS  
Data Book**



Printed on Recycled Paper

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

Printed in U.S.A. by  
Custom Printing Company  
Owensville, Missouri

## INTRODUCTION

The Advanced High-speed CMOS (AHC) logic family provides a natural migration for HCMOS users who need more speed for low-power, low-noise, and low-drive applications. The AHC logic family consists of basic gates, medium-scale integrated circuits, and octal functions fabricated using the EPIC1-S process that produces high performance at low cost.

Performance characteristics of the AHC family are:

- Speed – With typical propagation delays of 5.2 ns (octals), which is about three times faster than HC devices, AHC devices are the quick and quiet solution for higher-speed operation.
- Low noise – The AHC family allows designers to combine the low-noise characteristics of HCMOS devices with today's performance levels without the overshoot/undershoot problems typical of higher-drive devices usually required to get AHC speeds.
- Low power – The AHC family, by using CMOS technology, exhibits low power consumption (40- $\mu$ A maximum static current, half that of HCMOS).
- Drive – Output drive current is  $\pm 8$  mA at 5-V V<sub>CC</sub> and  $\pm 4$  mA at 3.3-V V<sub>CC</sub>.
- Packaging – AHC devices are available in D and DW (SOIC), DB (SSOP), N (PDIP), and PW (TSSOP) packages. Selected AHC devices are available in military versions (SN54AHCxx).

Using Texas Instruments (TI) products offers several business advantages:

- Competitive advantage – AHC and VHC devices have equivalent specifications; therefore, AHC devices are "drop in" replaceable. With TI's production capacity, delivery performance, and competitive prices, AHC devices are among the most economical, easy-to-use, and easy-to-get logic products.
- Alternate source – TI has arrangements for one or more alternate sources for AHC devices.

For more information on these and other products, including availability dates, pricing, and final timing specifications, please contact your local Texas Instruments representative, authorized distributor, call the Advanced System Logic hotline at 903-868-5202, or visit the TI home page at <http://www.ti.com>.

## **PRODUCT STAGE STATEMENTS**

*Product stage statements* are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

**PRODUCTION DATA** information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**ADVANCE INFORMATION** concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

**PRODUCT PREVIEW** information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the **PRODUCTION DATA** stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing **PRODUCT PREVIEW** information or **ADVANCE INFORMATION** are then marked in the lower left-hand corner with the appropriate statement given below:

**UNLESS OTHERWISE NOTED** this document contains **PRODUCTION DATA** information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**ADVANCE INFORMATION** concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

**PRODUCT PREVIEW** information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>

## Contents

	Page
<b>Alphanumeric Index .....</b>	<b>1-3</b>
<b>Glossary .....</b>	<b>1-5</b>
<b>Explanation of Function Tables .....</b>	<b>1-8</b>
<b>D Flip-Flop and Latch Signal Conventions .....</b>	<b>1-10</b>
<b>Thermal Information .....</b>	<b>1-11</b>

DEVICE	PAGE	DEVICE	PAGE
SN74AHC00	2-3	SN74AHCT00	3-3
SN74AHC02	2-7	SN74AHCT02	3-7
SN74AHC04	2-11	SN74AHCT04	3-11
SN74AHC08	2-19	SN74AHCT08	3-15
SN74AHC14	2-23	SN74AHCT14	3-19
SN74AHC32	2-27	SN74AHCT32	3-23
SN74AHC74	2-31	SN74AHCT74	3-27
SN74AHC86	2-37	SN74AHCT86	3-33
SN74AHC125	2-43	SN74AHCT125	3-37
SN74AHC126	2-49	SN74AHCT126	3-41
SN74AHC138	2-55	SN74AHCT138	3-45
SN74AHC139	2-63	SN74AHCT139	3-51
SN74AHC240	2-69	SN74AHCT240	3-55
SN74AHC244	2-75	SN74AHCT244	3-61
SN74AHC245	2-81	SN74AHCT245	3-67
SN74AHC373	2-87	SN74AHCT373	3-73
SN74AHC374	2-93	SN74AHCT374	3-79
SN74AHC540	2-99	SN74AHCT540	3-85
SN74AHC541	2-105	SN74AHCT541	3-89
SN74AHC573	2-111	SN74AHCT573	3-93
SN74AHC574	2-117	SN74AHCT574	3-99
		SN74AHCU04	2-15



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



## GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

---

### INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

#### **operating conditions and characteristics (in sequence by letter symbols)**

<b>C<sub>i</sub></b>	<b>Input capacitance</b> The internal capacitance at an input of the device
<b>C<sub>o</sub></b>	<b>Output capacitance</b> The internal capacitance at an output of the device
<b>C<sub>pd</sub></b>	<b>Power dissipation capacitance</b> Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$
<b>f<sub>max</sub></b>	<b>Maximum clock frequency</b> The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification
<b>I<sub>cc</sub></b>	<b>Supply current</b> The current into* the V <sub>CC</sub> supply terminal of an integrated circuit
<b>ΔI<sub>cc</sub></b>	<b>Supply current change</b> The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V <sub>CC</sub>
<b>I<sub>CEx</sub></b>	<b>Output high leakage current</b> The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition V <sub>O</sub> = 5.5 V
<b>I<sub>I(hold)</sub></b>	<b>Input hold current</b> Input current that holds the input at the previous state when the driving device goes to a high-impedance state
<b>I<sub>IH</sub></b>	<b>High-level input current</b> The current into* an input when a high-level voltage is applied to that input
<b>I<sub>IL</sub></b>	<b>Low-level input current</b> The current into* an input when a low-level voltage is applied to that input
<b>I<sub>off</sub></b>	<b>Input/output power-off leakage current</b> The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and V <sub>CC</sub> = 0 V
<b>I<sub>OH</sub></b>	<b>High-level output current</b> The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
<b>I<sub>OL</sub></b>	<b>Low-level output current</b> The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

\*Current out of a terminal is given as a negative value.

---

## **GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS**

---

<b><math>I_{OZ}</math></b>	<b>Off-state (high-impedance-state) output current (of a 3-state output)</b> The current flowing into* an output having 3-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output.
<b><math>t_a</math></b>	<b>Access time</b> The time interval between the application of a specified input pulse and the availability of valid signals at an output
<b><math>t_c</math></b>	<b>Clock cycle time</b> Clock cycle time is $1/f_{max}$ .
<b><math>t_{dis}</math></b>	<b>Disable time (of a 3-state or open-collector output)</b> The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state  NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or $t_{PLZ}$ . Open-collector outputs will change only if they are low at the time of disabling, so $t_{dis} = t_{PLH}$ .
<b><math>t_{en}</math></b>	<b>Enable time (of a 3-state or open-collector output)</b> The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low)  NOTE: In the case of memories, this is the access time from an enable input (e.g., $\overline{OE}$ ). For 3-state outputs, $t_{en} = t_{PZH}$ or $t_{PZL}$ . Open-collector outputs will change only if they are responding to data that would cause the output to go low, so $t_{en} = t_{PHL}$ .
<b><math>t_h</math></b>	<b>Hold time</b> The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal  NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected. 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected.
<b><math>t_{pd}</math></b>	<b>Propagation delay time</b> The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ( $t_{pd} = t_{PHL}$ or $t_{PLH}$ )
<b><math>t_{PHL}</math></b>	<b>Propagation delay time, high-to-low level output</b> The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level
<b><math>t_{PHZ}</math></b>	<b>Disable time (of a 3-state output) from high level</b> The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to the high-impedance (off) state
<b><math>t_{PLH}</math></b>	<b>Propagation delay time, low-to-high level output</b> The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level

---

\*Current out of a terminal is given as a negative value.



## GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

---

<b>t<sub>PLZ</sub></b>	<b>Disable time (of a 3-state output) from low level</b> The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state
<b>t<sub>PZH</sub></b>	<b>Enable time (of a 3-state output) to high level</b> The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined high level
<b>t<sub>PZL</sub></b>	<b>Enable time (of a 3-state output) to low level</b> The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined low level
<b>t<sub>su</sub></b>	<b>Setup time</b> The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal  NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.
<b>t<sub>w</sub></b>	<b>Pulse duration (width)</b> The time interval between specified reference points on the leading and trailing edges of the pulse waveform
<b>V<sub>IH</sub></b>	<b>High-level input voltage</b> An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables  NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.
<b>V<sub>IL</sub></b>	<b>Low-level input voltage</b> An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables  NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.
<b>V<sub>OH</sub></b>	<b>High-level output voltage</b> The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output
<b>V<sub>OL</sub></b>	<b>Low-level output voltage</b> The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output
<b>V<sub>IT+</sub></b>	<b>Positive-going Input threshold level</b> The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V <sub>IT-</sub>
<b>V<sub>IT-</sub></b>	<b>Negative-going input threshold level</b> The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V <sub>IT+</sub>

---



## EXPLANATION OF FUNCTION TABLES

---

The following symbols are used in function tables on TI data sheets:

H	= high level (steady state)
L	= low level (steady state)
↑	= transition from low to high level
↓	= transition from high to low level
→	= value/level or resulting value/level is routed to indicated destination
↪	= value/level is re-entered
X	= irrelevant (any input, including transitions)
Z	= off (high-impedance) state of a 3-state output
a . . . h	= the level of steady-state inputs A through H, respectively
$Q_0$	= level of Q before the indicated steady-state input conditions were established
$\bar{Q}_0$	= complement of $Q_0$ or level of $\bar{Q}$ before the indicated steady-state input conditions were established
$Q_n$	= level of Q before the most recent active transition indicated by ↓ or ↑
$\overline{\square}$	= one high-level pulse
$\square\overline{\square}$	= one low-level pulse
Toggle	= each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L,  $Q_0$ , or  $\bar{Q}_0$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  $\overline{\square}$  or  $\square\overline{\square}$ , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## EXPLANATION OF FUNCTION TABLES

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FUNCTION TABLE

CLEAR	MODE		CLOCK	INPUTS		PARALLEL				OUTPUTS			
	S1	S0		LEFT	RIGHT	A	B	C	D	QA	QB	QC	QD
	L	X X	X	X X	X X X X	X X X X	X X X X	X X X X	X X X X	L L L L	QA0 QB0 QC0 QD0	a b c d	a b c d
H	X X	L	X	X X	X X X X	X X X X	X X X X	X X X X	X X X X	QA0 QB0 QC0 QD0	a b c d	a b c d	a b c d
H	H H	↑	X	X X	a b c d	a b c d	a b c d	a b c d	a b c d	H QAn QBn QCn			
H	L H	↑	X	H	H H H H	H H H H	H H H H	H H H H	H H H H	L QAn QBn QCn			
H	L H	↑	X	L	L L L L	L L L L	L L L L	L L L L	L L L L	QBn QCn QDn H	QBn QCn QDn H	QBn QCn QDn L	QBn QCn QDn L
H	H L	↑	H	X	X X X X	X X X X	X X X X	X X X X	X X X X	QBn QCn QDn H	QBn QCn QDn H	QBn QCn QDn L	QBn QCn QDn L
H	H L	↑	L	X	X X X X	X X X X	X X X X	X X X X	X X X X	QA0 QB0 QC0 QD0			
H	L L	X	X	X X	X X X X	X X X X	X X X X	X X X X	X X X X	QA0 QB0 QC0 QD0			

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output QA, data entered at B will be at QB, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at QA is now at QB, the previous levels of QB and QC are now at QC and QD, respectively, and the data previously at QD is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at QB is now at QA, the previous levels of QC and QD are now at QB and QC, respectively, and the data previously at QA is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The function table functional tests do not reflect all possible combinations or sequential modes.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS


It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called  $\bar{Q}$ . An input that causes a Q output to go high or a  $\bar{Q}$  output to go low is called preset (PRE). An input that causes a Q output to go high or a  $\bar{Q}$  output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits  $\bar{D}$  and Q.


In some applications, it may be advantageous to redesignate the data input from D to  $\bar{D}$  or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.




LATCH



LATCH



FLIP-FLOP



FLIP-FLOP

The figures show that when Q and  $\bar{Q}$  exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\Delta$ ) on PRE and CLR remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at D (or  $\bar{D}$ ), Q, and  $\bar{Q}$ . Pin 5 (Q or  $\bar{Q}$ ) is still in phase with the data input (D or  $\bar{D}$ ); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures. In general, the junction temperature for any device can be calculated using the following equation:

$$T_J = R_{\theta JA} \times P_T + T_A$$

Where:

- $T_J$  = virtual junction temperature
- $R_{\theta JA}$  = thermal resistance, junction to free air
- $P_T$  = total power dissipation of the device
- $T_A$  = free-air temperature





Figure 1

Derating curves for 210-mil shrink small-outline package are shown in Figures 2 through 5.


## THERMAL INFORMATION

---


### DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)




**Figure 2**



**Figure 3**



**Figure 4**



**Figure 5**

<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>

## Contents


	Page	
SN74AHC00	Quadruple 2-Input Positive-NAND Gate .....	2-3
SN74AHC02	Quadruple 2-Input Positive-NOR Gate .....	2-7
SN74AHC04	Hex Inverter .....	2-11
SN74AHC04	Hex Inverter .....	2-15
SN74AHC08	Quadruple 2-Input Positive-AND Gate .....	2-19
SN74AHC14	Hex Schmitt-Trigger Inverter .....	2-23
SN74AHC32	Quadruple 2-Input Positive-OR Gate .....	2-27
SN74AHC74	Dual Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset .....	2-31
SN74AHC86	Quadruple 2-Input Exclusive-OR Gate .....	2-37
SN74AHC125	Quadruple Bus Buffer Gate With 3-State Outputs .....	2-43
SN74AHC126	Quadruple Bus Buffer Gate With 3-State Outputs .....	2-49
SN74AHC138	3-Line to 8-Line Decoder/Demultiplexer .....	2-55
SN74AHC139	Dual 2-Line to 4-Line Decoder/Demultiplexer .....	2-63
SN74AHC240	Octal Buffer/Driver With 3-State Outputs .....	2-69
SN74AHC244	Octal Buffer/Driver With 3-State Outputs .....	2-75
SN74AHC245	Octal Bus Transceiver With 3-State Outputs .....	2-81
SN74AHC373	Octal Transparent D-Type Latch With 3-State Outputs .....	2-87
SN74AHC374	Octal Edge-Triggered D-Type Flip-Flop With 3-State Outputs .....	2-93
SN74AHC540	Octal Buffer/Driver With 3-State Outputs .....	2-99
SN74AHC541	Octal Buffer/Driver With 3-State Outputs .....	2-105
SN74AHC573	Octal Transparent D-Type Latch With 3-State Outputs .....	2-111
SN74AHC574	Octal Edge-Triggered D-Type Flip-Flop With 3-State Outputs .....	2-117

# SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCLS227 – OCTOBER 1995

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



## description


The SN74AHC00 performs the Boolean functions  $Y = \overline{A} \cdot \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The SN74AHC00 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram, each gate (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# **SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE**

SCLS227 – OCTOBER 1995

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V	
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V	
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V	
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±20 mA	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA	
Continuous current through $V_{CC}$ or GND .....	±50 mA	
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W	
	DB or PW package .....	0.5 W
	N package .....	1.1 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50		μA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50		μA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

---

**NOTE 3:** Unused inputs must be held high or low to prevent them from floating.



SN74AHC00  
QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCLS227 – OCTOBER 1995

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2	1.9	1.9	2.9	V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	2.48	3.8	V
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
		2 V		0.1	0.1	0.1	0.44	V
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V		0.1	0.1			
		4.5 V		0.1	0.1			
		3 V		0.36	0.44			
	I <sub>OL</sub> = 4 mA	4.5 V		0.36	0.44			
I <sub>I</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	µA	
	I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	µA	
C <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10	10	pF

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	5.5	7.9	1	9.5	ns	
t <sub>PHL</sub>				5.5	7.9	1	9.5		
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	8	11.4	1	13	ns	
t <sub>PHL</sub>				8	11.4	1	13		

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	3.7	5.5	1	6.5	ns	
t <sub>PHL</sub>				3.7	5.5	1	6.5		
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	5.2	7.5	1	8.5	ns	
t <sub>PHL</sub>				5.2	7.5	1	8.5		

**noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)**

PARAMETER				MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.3	0.8	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>			-0.3	-0.8	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>			4.6			V
V <sub>IH(D)</sub>	High-level dynamic input voltage			3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5			V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


# SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCLS227 – OCTOBER 1995

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	9.5	pF

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1\text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# SN74AHC02

## QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS254A - DECEMBER 1995 - REVISED FEBRUARY 1996


- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

This device contains four independent 2-input NOR gates that perform the Boolean functions  $Y = \bar{A} \bullet \bar{B}$  or  $Y = A + B$  in positive logic.

The SN74AHC02 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


D, DB, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74HC02

## QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS254A – DECEMBER 1995 – REVISED FEBRUARY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) .....	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1) .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) .....	-20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	±20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±25 mA
Continuous current through V <sub>CC</sub> or GND .....	±50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, T <sub>stg</sub> .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5	V
		V <sub>CC</sub> = 3 V	2.1	
		V <sub>CC</sub> = 5.5 V	3.85	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5	V
		V <sub>CC</sub> = 3 V	0.9	
		V <sub>CC</sub> = 5.5 V	1.65	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	µA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4	mA
		V <sub>CC</sub> = 5 V ± 0.5 V	-8	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	µA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4	mA
		V <sub>CC</sub> = 5 V ± 0.5 V	8	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100	ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHC02  
QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS254A – DECEMBER 1995 – REVISED FEBRUARY 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ C$			MIN	MAX	UNIT	
			MIN	TYP	MAX				
$V_{OH}$	$I_{OH} = -50 \mu A$	2 V	1.9	2	1.9	V	V	V	
		3 V	2.9	3	2.9				
		4.5 V	4.4	4.5	4.4				
	$I_{OH} = -4 mA$	3 V	2.58		2.48	V	V	V	
		4.5 V	3.94		3.8				
	$I_{OL} = 50 \mu A$	2 V		0.1	0.1	V	V	V	
$V_{OL}$		3 V		0.1	0.1				
		4.5 V		0.1	0.1				
		$I_{OL} = 4 mA$	3 V	0.36	0.44				
		$I_{OL} = 8 mA$	4.5 V	0.36	0.44				
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$	$\pm 1$	$\mu A$			
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2	20	$\mu A$			
$C_I$	$V_I = V_{CC}$ or GND	5 V	4	10	10	pF			

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 V \pm 0.3 V$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ C$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 pF$	5.6	7.9	1	9.5	ns	ns
				5.6	7.9	1	9.5		
$t_{PLH}$	A or B	Y	$C_L = 50 pF$	8.1	11.4	1	13	ns	ns
				8.1	11.4	1	13		

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ C$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 pF$	3.6	5.5	1	6.5	ns	ns
				3.6	5.5	1	6.5		
$t_{PLH}$	A or B	Y	$C_L = 50 pF$	5.1	7.5	1	8.5	ns	ns
				5.1	7.5	1	8.5		

**noise characteristics,  $V_{CC} = 5 V$ ,  $C_L = 50 pF$ ,  $T_A = 25^\circ C$  (see Note 4)**

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	3.5			V
$V_{IL(D)}$ Low-level dynamic input voltage	1.5			V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


# SN74AHC02 QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS254A – DECEMBER 1995 – REVISED FEBRUARY 1996

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	15	pF


## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


D, DB, N, OR PW PACKAGE  
(TOP VIEW)**description**

The SN74AHC04 contains six independent inverters. The device performs the Boolean function  $Y = \bar{A}$ .

The SN74AHC04 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

**logic symbol†**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHC04

## HEX INVERTER

SCLS231B – OCTOBER 1995 – REVISED JANUARY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	.....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	.....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	± 20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	± 25 mA
Continuous current through $V_{CC}$ or GND	.....	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package	.....	1.25 W
	DB or PW package	0.5 W
	N package	1.1 W
Storage temperature range, $T_{STG}$	.....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2$ V	1.5	V
		$V_{CC} = 3$ V	2.1	
		$V_{CC} = 5.5$ V	3.85	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2$ V	0.5	V
		$V_{CC} = 3$ V	0.9	
		$V_{CC} = 5.5$ V	1.65	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2$ V	-50	µA
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	-4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	-8	
$I_{OL}$	Low-level output current	$V_{CC} = 2$ V	50	µA
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	8	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	100	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	20	
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2	1.9	V	V	V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
		4.5 V	3.94		3.8			
	I <sub>OH</sub> = -8 mA	2 V		0.1	0.1			
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V		0.1	0.1	V	V	V
		4.5 V		0.1	0.1			
		3 V		0.36	0.44			
	I <sub>OL</sub> = 4 mA	4.5 V		0.36	0.44			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1	± 1	µA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	µA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10	pF		

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	5	7.1	1	8.5	ns	
t <sub>PHL</sub>				5	7.1	1	8.5	ns	
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	7.5	10.6	1	12	ns	
t <sub>PHL</sub>				7.5	10.6	1	12	ns	

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	3.8	5.5	1	6.5	ns	
t <sub>PHL</sub>				3.8	5.5	1	6.5	ns	
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	5.3	7.5	1	8.5	ns	
t <sub>PHL</sub>				5.3	7.5	1	8.5	ns	

**noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)**

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.4	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>			-0.4	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>			4.8	V
V <sub>IH(D)</sub>	High-level dynamic input voltage		3.5		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


# SN74AHC04 HEX INVERTER

SCLS231B – OCTOBER 1995 – REVISED JANUARY 1996

**operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50\text{ pF}, f = 1\text{ MHz}$	12	pF


## PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1\text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .
  - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Unbuffered Outputs
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


D, DB, N, OR PW PACKAGE  
(TOP VIEW)**description**

The SN74AHCU04 contains six independent inverters. The device performs the Boolean function  $Y = \bar{A}$ . Internal circuitry consists of single stage inverters that can be used in analog applications such as crystal oscillators.

The SN74AHCU04 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

**logic symbol†**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCU04 HEX INVERTER

SCLS234 – OCTOBER 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
	DB or PW package .....
	0.5 W
	N package .....
	1.1 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2	5.5	V
VIH	High-level input voltage	$V_{CC} = 2$ V	1.7	V
		$V_{CC} = 3$ V	2.4	
		$V_{CC} = 5.5$ V	4.4	
VIL	Low-level input voltage	$V_{CC} = 2$ V	0.3	V
		$V_{CC} = 3$ V	0.6	
		$V_{CC} = 5.5$ V	1.1	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
IOH	High-level output current	$V_{CC} = 2$ V	-50	$\mu\text{A}$
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	-4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	-8	
IOL	Low-level output current	$V_{CC} = 2$ V	50	$\mu\text{A}$
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	8	
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.8	2	1.8	V	V	V
		3 V	2.7	3	2.7			
		4.5 V	4	4.5	4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
		4.5 V	3.94		3.8			
	I <sub>OL</sub> = 50 µA	2 V		0.2	0.2			
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V		0.3	0.3	V	V	V
		4.5 V		0.5	0.5			
		3 V		0.36	0.44			
	I <sub>OL</sub> = 8 mA	4.5 V		0.36	0.44			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	µA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	µA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	2	10	10	pF		

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	5	8.9	1	10.5	ns	ns
t <sub>PHL</sub>				5	8.9	1	10.5		
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	7.5	11.4	1	13	ns	ns
t <sub>PHL</sub>				7.5	11.4	1	13		

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	3.5	5.5	1	6.5	ns	ns
t <sub>PHL</sub>				3.5	5.5	1	6.5		
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	5	7	1	8	ns	ns
t <sub>PHL</sub>				5	7	1	8		

**noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)**

PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub> Quiet output, maximum dynamic V <sub>OL</sub>	0.5			V
V <sub>OL(V)</sub> Quiet output, minimum dynamic V <sub>OL</sub>	-0.5			V
V <sub>OH(V)</sub> Quiet output, minimum dynamic V <sub>OH</sub>	4.3			V
V <sub>IH(D)</sub> High-level dynamic input voltage	4			V
V <sub>IL(D)</sub> Low-level dynamic input voltage	1			V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


# SN74AHCU04 HEX INVERTER

SCLS234 – OCTOBER 1995

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	7.3	pF

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS  
DELAY TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1\text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms


# SN74AHC08

## QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS236 – OCTOBER 1995

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



### description


The SN74AHC08 is a quadruple 2-input positive-AND gate. The device performs the Boolean functions Y = A • B or Y =  $\overline{A} + \overline{B}$  in positive logic.

The SN74AHC08 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHC08

## QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS236 – OCTOBER 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2	5.5	V
$V_{IH}$	$V_{CC} = 2$ V	1.5		V
	$V_{CC} = 3$ V	2.1		
	$V_{CC} = 5.5$ V	3.85		
$V_{IL}$	$V_{CC} = 2$ V	0.5		V
	$V_{CC} = 3$ V	0.9		
	$V_{CC} = 5.5$ V	1.65		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	$V_{CC} = 2$ V	-50		$\mu\text{A}$
	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	-4		mA
	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	-8		
$I_{OL}$	$V_{CC} = 2$ V	50		$\mu\text{A}$
	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4		mA
	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	8		
$\Delta t/\Delta v$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		ns/V
	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	20		
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHC08  
QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS236 - OCTOBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2	1.9	1.9	2.9	V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
		2 V		0.1	0.1	0.1	0.1	V
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V		0.1	0.1			
		4.5 V		0.1	0.1			
		3 V		0.36	0.44			
	I <sub>OL</sub> = 4 mA	4.5 V		0.36	0.44			
I <sub>I</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1	± 1	µA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	µA	
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4	10	10	pF	

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	6.2	8.8	1	10.5	ns	
t <sub>PHL</sub>				6.2	8.8	1	10.5		
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	8.7	12.3	1	14	ns	
t <sub>PHL</sub>				8.7	12.3	1	14		

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	4.3	5.9	1	7	ns	
t <sub>PHL</sub>				4.3	5.9	1	7		
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	5.8	7.9	1	9	ns	
t <sub>PHL</sub>				5.8	7.9	1	9		

noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)

PARAMETER		MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>				0.8 V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>				-0.8 V
V <sub>IH(D)</sub>	High-level dynamic input voltage			3.5	V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

# SN74AHC08


## QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS236 - OCTOBER 1995

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	18	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
  - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms


# SN74AHC14

## HEX SCHMITT-TRIGGER INVERTER

SCLS238A – OCTOBER 1995 – REVISED JANUARY 1996

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



### description


The SN74AHC14 contains six independent inverters. The device performs the Boolean function Y =  $\bar{A}$ . Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have different input threshold levels for positive- ( $V_{T+}$ ) and negative-going ( $V_{T-}$ ) signals.

The SN74AHC14 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each gate)

INPUT A	OUTPUT Y
H	L
L	H

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHC14

## HEX SCHMITT-TRIGGER INVERTER

SCLS238A - OCTOBER 1995 - REVISED JANUARY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	± 20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	± 25 mA
Continuous current through $V_{CC}$ or GND .....	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2	5.5	V
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2$ V	-50	$\mu\text{A}$
		$V_{CC} = 3.3$ V ± 0.3 V	-4	mA
		$V_{CC} = 5$ V ± 0.5 V	-8	
$I_{OL}$	Low-level output current	$V_{CC} = 2$ V	50	$\mu\text{A}$
		$V_{CC} = 3.3$ V ± 0.3 V	4	mA
		$V_{CC} = 5$ V ± 0.5 V	8	
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>T+</sub> Positive-going input threshold voltage		3 V		2.2		2.2		V
		4.5 V		3.15		3.15		
		5.5 V		3.85		3.85		
V <sub>T-</sub> Negative-going input threshold voltage		3 V	0.9			0.9		V
		4.5 V	1.35			1.35		
		5.5 V	1.65			1.65		
$\Delta V_T$ Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )		3 V	0.3	1.2	0.3	1.2		V
		4.5 V	0.4	1.4	0.4	1.4		
		5.5 V	0.5	1.6	0.5	1.6		
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2		1.9		V
		3 V	2.9	3		2.9		
		4.5 V	4.4	4.5		4.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	4.5 V	3.94			3.8		V
		2 V		0.1		0.1		
		3 V		0.1		0.1		
	I <sub>OL</sub> = 4 mA	4.5 V		0.1		0.1		
I <sub>I</sub>	I <sub>I</sub> = V <sub>CC</sub> or GND	3 V		0.36		0.44		
	I <sub>CC</sub>	4.5 V		0.36		0.44		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10	10	pF	

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	8.3	12.8	1	15		ns
				8.3	12.8	1	15		
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 50 pF	10.8	16.3	1	18.5		ns
				10.8	16.3	1	18.5		

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	5.5	8.6	1	10		ns
				5.5	8.6	1	10		
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 50 pF	7	10.6	1	12		ns
				7	10.6	1	12		

# SN74AHC14

## HEX SCHMITT-TRIGGER INVERTER

SCLS238A – OCTOBER 1995 – REVISED JANUARY 1996

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $t_r = t_f = 3 \text{ ns}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)**


PARAMETER		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$		0.8		V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$		-0.4		V
$V_{OH(V)}$	Quiet output, minimum dynamic $V_{OH}$		4.6		V
$V_{IH(D)}$	High-level dynamic input voltage		3.5		V
$V_{IL(D)}$	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	9	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $\text{PRR} \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN74AHC32

## QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS247 – OCTOBER 1995

- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



### description


The SN74AHC32 is a quadruple 2-input positive-OR gate. The device performs the Boolean functions  $Y = \bar{A} \bullet \bar{B}$  or  $Y = A + B$  in positive logic.

The SN74AHC32 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

### logic symbol†



### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated

# SN74AHC32

## QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS247 – OCTOBER 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2$ V	1.5	V
		$V_{CC} = 3$ V	2.1	
		$V_{CC} = 5.5$ V	3.85	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2$ V	0.5	V
		$V_{CC} = 3$ V	0.9	
		$V_{CC} = 5.5$ V	1.65	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2$ V	-50	$\mu\text{A}$
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	-4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	-8	
$I_{OL}$	Low-level output current	$V_{CC} = 2$ V	50	$\mu\text{A}$
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	8	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	100	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	20	
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHC32  
QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS247 – OCTOBER 1995

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2	1.9	1.9	2.9	V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	2.48	0.36	µA
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
		2 V		0.1	0.1			
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V		0.1	0.1	0.1	0.36	V
		4.5 V		0.1	0.1			
		3 V		0.36	0.44			
	I <sub>OL</sub> = 4 mA	4.5 V		0.36	0.44	0.44	20	µA
I <sub>I</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1			
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	2	10	pF
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2			

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	5.5	7.9	1	9.5	ns	
t <sub>PHL</sub>				5.5	7.9	1	9.5		
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	8	11.4	1	13	ns	
t <sub>PHL</sub>				8	11.4	1	13		

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	3.8	5.5	1	6.5	ns	
t <sub>PHL</sub>				3.8	5.5	1	6.5		
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	5.3	7.5	1	8.5	ns	
t <sub>PHL</sub>				5.3	7.5	1	8.5		

**noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)**

PARAMETER		MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.7		V
V <sub>IH(D)</sub>	High-level dynamic input voltage		3.5		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHC32



## QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS247 – OCTOBER 1995

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	14	pF

### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS  
DELAY TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

SN74AHC74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
SCLS255 - DECEMBER 1995

- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


### description

The SN74AHC74 is a dual positive-edge-triggered D-type flip-flop.

A low level at the preset ( $\overline{PRE}$ ) or clear ( $\overline{CLR}$ ) inputs sets or resets the outputs regardless of the levels of the other inputs. When  $\overline{PRE}$  and  $\overline{CLR}$  are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN74AHC74 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

D, DB, N, OR PW PACKAGE  
(TOP VIEW)




FUNCTION TABLE

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	$Q_0$	$\overline{Q}_0$

† This configuration is nonstable; that is, it does not persist when  $\overline{PRE}$  or  $\overline{CLR}$  returns to its inactive (high) level.

### logic symbol‡



‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC74**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH CLEAR AND PRESET**

SCLS255 - DECEMBER 1995

**logic diagram, each flip-flop (positive logic)**



**PRODUCT PREVIEW**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}(V_I < 0)$ .....	-20 mA
Output clamp current, $I_{OK}(V_O < 0 \text{ or } V_O > V_{CC})$ .....	± 20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ .....	± 25 mA
Continuous current through $V_{CC}$ or GND .....	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHC74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
SCLS255 - DECEMBER 1995

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2		1.9		V
		3 V	2.9	3		2.9		
		4.5 V	4.4	4.5		4.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V		0.1		0.1		V
		3 V		0.1		0.1		
		4.5 V		0.1		0.1		
	I <sub>OL</sub> = 4 mA	3 V		0.36		0.44		
	I <sub>OL</sub> = 8 mA	4.5 V		0.36		0.44		
I <sub>I</sub>	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	± 0.1		± 1		μA
	Control inputs			± 0.1		± 1		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			2	20	μA	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10	10	pF	

**SN74AHC74**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH CLEAR AND PRESET**

SCLS255 – DECEMBER 1995

timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$	MIN	MAX	UNIT
$t_w$	Pulse duration	PRE or $\overline{\text{CLR}}$ low	6	7	ns
		CLK	6	7	
$t_{su}$	Setup time before $\text{CLK}\uparrow$	Data	6	7	ns
		PRE or $\overline{\text{CLR}}$ inactive	6	7	
$t_h$	Hold time, data after $\text{CLK}\uparrow$		0.5	0.5	ns
$t_{rem}$	Minimum removal time	PRE or $\overline{\text{CLR}}$	5	5	ns

timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$	MIN	MAX	UNIT
$t_w$	Pulse duration	PRE or $\overline{\text{CLR}}$ low	5	5	ns
		CLK	5	5	
$t_{su}$	Setup time before $\text{CLK}\uparrow$	Data	5	5	ns
		PRE or $\overline{\text{CLR}}$ inactive	5	5	
$t_h$	Hold time, data after $\text{CLK}\uparrow$		0.5	0.5	ns
$t_{rem}$	Minimum removal time	PRE or $\overline{\text{CLR}}$	3	3	ns

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT	
				MIN	TYP	MAX				
$f_{max}$			$C_L = 15\text{ pF}$	80	125		70		MHz	
			$C_L = 50\text{ pF}$	50	75		45			
$t_{PLH}$	PRE or $\overline{\text{CLR}}$	Q or $\overline{Q}$	$C_L = 15\text{ pF}$		7.6	12.3	1	14.5	ns	
					7.6	12.3	1	14.5		
$t_{PLH}$	CLK	Q or $\overline{Q}$			6.7	11.9	1	14	ns	
					6.7	11.9	1	14		
$t_{PLH}$	PRE or $\overline{\text{CLR}}$	Q or $\overline{Q}$	$C_L = 50\text{ pF}$		10.1	15.8	1	18	ns	
					10.1	15.8	1	18		
$t_{PLH}$	CLK	Q or $\overline{Q}$			9.2	15.4	1	17.5	ns	
					9.2	15.4	1	17.5		

SN74AHC74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
SCLS255 – DECEMBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$f_{max}$			$C_L = 15 \text{ pF}$	130	170	110	MHz	75	
$f_{max}$			$C_L = 50 \text{ pF}$	90	115	75			
$t_{PLH}$	$\overline{\text{PRE}} \text{ or } \overline{\text{CLR}}$	Q or $\overline{Q}$	$C_L = 15 \text{ pF}$	4.8	7.7	1	9	ns	
$t_{PHL}$				4.8	7.7	1	9		
$t_{PLH}$	CLK	Q or $\overline{Q}$	$C_L = 15 \text{ pF}$	4.6	7.3	1	8.5	ns	
$t_{PHL}$				4.6	7.3	1	8.5		
$t_{PLH}$	$\overline{\text{PRE}} \text{ or } \overline{\text{CLR}}$	Q or $\overline{Q}$	$C_L = 50 \text{ pF}$	6.3	9.7	1	11	ns	
$t_{PHL}$				6.3	9.7	1	11		
$t_{PLH}$	CLK	Q or Q	$C_L = 50 \text{ pF}$	6.1	9.3	1	10.5	ns	
$t_{PHL}$				6.1	9.3	1	10.5		

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{IH(D)}$ High-level dynamic input voltage	3.5			V
$V_{IL(D)}$ Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$				
$C_{pd}$ Power dissipation capacitance		25			pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC74**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH CLEAR AND PRESET**

SCLS255 - DECEMBER 1995

**PARAMETER MEASUREMENT INFORMATION**

PRODUCT PREVIEW



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
C. The outputs are measured one at a time with one input transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN74AHC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCLS249 - OCTOBER 1995

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



## description

The SN74AHC86 is a quadruple 2-input exclusive-OR gate. The device performs the Boolean functions  $Y = A \oplus B$  or  $Y = \bar{A}B + A\bar{B}$  in positive logic.


A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The SN74AHC86 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN74AHC86

## QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCLS249 – OCTOBER 1995


### exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.




These are five equivalent exclusive-OR symbols valid for an SN74AHC86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT




The output is active (low) if all inputs stand at the same logic level (i.e.,  $A = B$ ).

EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V	
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V	
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V	
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±20 mA	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA	
Continuous current through $V_{CC}$ or GND .....	±50 mA	
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W	
	DB or PW package .....	0.5 W
	N package .....	1.1 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHC86  
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCLS249 – OCTOBER 1995

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2	1.9			V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V		0.1	0.1			V
		3 V		0.1	0.1			
		4.5 V		0.1	0.1			
	I <sub>OL</sub> = 4 mA	3 V		0.36	0.44			
	I <sub>OL</sub> = 8 mA	4.5 V		0.36	0.44			
I <sub>I</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1	± 1	μA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	μA	
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4	10	10	pF	

# SN74AHC86

## QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCLS249 – OCTOBER 1995

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 \text{ pF}$	7	11	13	1	13	ns
$t_{PHL}$				7	11	13	1	13	
$t_{PLH}$	A or B	Y	$C_L = 50 \text{ pF}$	9.5	14.5	16.5	1	16.5	ns
$t_{PHL}$				9.5	14.5	16.5	1	16.5	

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 \text{ pF}$	4.8	6.8	8	1	8	ns
$t_{PHL}$				4.8	6.8	8	1	8	
$t_{PLH}$	A or B	Y	$C_L = 50 \text{ pF}$	6.3	8.8	10	1	10	ns
$t_{PHL}$				6.3	8.8	10	1	10	

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)**

PARAMETER		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$		0.3	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$		-0.3	-0.8	V
$V_{IH(D)}$	High-level dynamic input voltage	3.5			V
$V_{IL(D)}$	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	18	pF



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SN74AHC125  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCLS256 - DECEMBER 1995


- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

The SN74AHC125 quadruple bus buffer gate features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high. When  $\overline{OE}$  is low, the respective gate passes the data from the A input to its Y output.

The SN74AHC125 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


D, DB, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)


INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC125**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**

SCLS256 - DECEMBER 1995

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA
Continuous current through $V_{CC}$ or GND .....	±50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**PRODUCT PREVIEW**

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2$ V	1.5	V
		$V_{CC} = 3$ V	2.1	
		$V_{CC} = 5.5$ V	3.85	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2$ V	0.5	V
		$V_{CC} = 3$ V	0.9	
		$V_{CC} = 5.5$ V	1.65	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2$ V	-50	$\mu\text{A}$
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	-4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	-8	
$I_{OL}$	Low-level output current	$V_{CC} = 2$ V	50	$\mu\text{A}$
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	8	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	100	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	20	
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHC125  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCLS256 - DECEMBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2	1.9	1.9	2.9	V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	0.1	0.1	V
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
		2 V						
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V				0.1	0.1	V
		4.5 V						
		3 V						
	I <sub>OL</sub> = 4 mA	4.5 V				0.36	0.44	µA
	I <sub>OL</sub> = 8 mA	5.5 V						
I <sub>I</sub>	A or $\overline{OE}$ inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			$\pm 0.1$	$\pm 1$	µA
I <sub>OZ</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			$\pm 0.25$	$\pm 2.5$	µA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			2	20	µA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4	10	pF

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF				ns	ns	ns
t <sub>PHL</sub>		Y							
t <sub>PZH</sub>		Y							
t <sub>PZL</sub>		Y					ns	ns	ns
t <sub>PHZ</sub>		Y							
t <sub>PLZ</sub>		Y							
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF				ns	ns	ns
t <sub>PHL</sub>		Y							
t <sub>PZH</sub>		Y							
t <sub>PZL</sub>		Y					ns	ns	ns
t <sub>PHZ</sub>		Y							
t <sub>PLZ</sub>		Y							

**SN74AHC125**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**

SCLS256 - DECEMBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$						ns
$t_{PHL}$		Y							ns
$t_{PZH}$		OE							ns
$t_{PZL}$		Y							ns
$t_{PHZ}$		OE							ns
$t_{PLZ}$		Y							ns
$t_{PLH}$		Y							ns
$t_{PHL}$		Y							ns
$t_{PZH}$		OE							ns
$t_{PZL}$		Y							ns

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{sk(o)}$	A	Y	3.3 V $\pm 0.3 \text{ V}$			1.5	1.5	1.5	ns
			5 V $\pm 0.5 \text{ V}$			1	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage		3.5		V
$V_{IL(D)}$ Low-level dynamic input voltage			1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.



operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$				pF

PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	V <sub>CC</sub>
$t_{PHZ}/t_{PZH}$	GND



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_O = 50\ \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



**SN74AHC126**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**  
 SCLS257 - DECEMBER 1995


- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description


The SN74AHC126 quadruple bus buffer gate features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output.

The SN74AHC126 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

D, DB, N, OR PW PACKAGE  
 (TOP VIEW)



### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE  
 (each buffer)

INPUTS		OUTPUT
OE	A	Y
H	H	H
H	L	L
L	X	Z

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

**SN74AHC126**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**

SCLS257 - DECEMBER 1995

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) .....	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1) .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) .....	-20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	± 20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	± 25 mA
Continuous current through V <sub>CC</sub> or GND .....	± 50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, T <sub>stg</sub> .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5.5	V
V <sub>IH</sub>	V <sub>CC</sub> = 2 V	1.5		V
	V <sub>CC</sub> = 3 V	2.1		
	V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	V <sub>CC</sub> = 2 V	0.5		V
	V <sub>CC</sub> = 3 V	0.9		
	V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	V <sub>CC</sub> = 2 V	-50		µA
	V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		mA
	V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	V <sub>CC</sub> = 2 V	50		µA
	V <sub>CC</sub> = 3.3 V ± 0.3 V	4		mA
	V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/ΔV	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
	V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

SN74AHC126  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCLS257 - DECEMBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2	1.9	1.9	2.9	V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
		2 V		0.1	0.1			
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V		0.1	0.1	0.1	0.1	V
		4.5 V		0.1	0.1			
		3 V		0.36	0.44			
	I <sub>OL</sub> = 4 mA	4.5 V		0.36	0.44			
I <sub>I</sub>	A or OE inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1	± 1	µA	
I <sub>OZ</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.25	± 2.5	µA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	µA	
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10	10	pF

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF				ns	ns	ns
t <sub>PHL</sub>		Y							
t <sub>PZH</sub>		Y							
t <sub>PZL</sub>		Y					ns	ns	ns
t <sub>PHZ</sub>		Y							
t <sub>PLZ</sub>		Y							
t <sub>PLH</sub>	OE	Y	C <sub>L</sub> = 50 pF				ns	ns	ns
t <sub>PHL</sub>		Y							
t <sub>PZH</sub>		Y							
t <sub>PZL</sub>		Y					ns	ns	ns
t <sub>PHZ</sub>		Y							
t <sub>PLZ</sub>		Y							

**SN74AHC126**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**

SCLS257 - DECEMBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ C$			MIN	MAX	UNIT	
				MIN	TYP	MAX				
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$						ns	
$t_{PHL}$										
$t_{PZH}$									ns	
$t_{PZL}$										
$t_{PHZ}$									ns	
$t_{PLZ}$		OE								
$t_{PLH}$									ns	
$t_{PHL}$										
$t_{PZH}$									ns	
$t_{PZL}$										
$t_{PLZ}$		OE							ns	
$t_{PLH}$										
$t_{PHL}$										
$t_{PZH}$										
$t_{PZL}$										

**output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	$T_A = 25^\circ C$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{sk(o)}$	A	Y	3.3 V $\pm 0.3 V$			1.5	1.5	1.5	ns
			5 V $\pm 0.5 V$			1	1	1	

NOTE 4: Characteristics are determined during product characterization and ensured by design.

**noise characteristics  $V_{CC} = 5 V$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ C$  (see Note 5)**

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage		3.5		V
$V_{IL(D)}$ Low-level dynamic input voltage			1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


**operating characteristics,  $V_{CC} = 5 V$ ,  $T_A = 25^\circ C$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$				pF

**SN74AHC126**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**



SCLS257 - DECEMBER 1995

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

LOAD CIRCUIT



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN74AHC138

## 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCLS258A – DECEMBER 1995 – REVISED JANUARY 1996

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



### description

The SN74AHC138 decoder/demultiplexer is designed for high-performance memory-decoding or data-routing applications requiring very short propagation-delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN74AHC138 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G <sub>1</sub>	$\bar{G}_{2A}$	$\bar{G}_{2B}$	C	B	A	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	H	L	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHC138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER


SCLS258A – DECEMBER 1995 – REVISED JANUARY 1996

## logic symbols (alternatives)<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



SN74AHC138  
3-LINE TO 8-LINE DECODER/DEMUTIPLEXER

SCLS258A – DECEMBER 1995 – REVISED JANUARY 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V		
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V		
Output voltage range, $V_O$ (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V		
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–20 mA		
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±20 mA		
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA		
Continuous current through $V_{CC}$ or GND .....	±75 mA		
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.3 W		
	DB package .....	0.55 W	
	N package .....	1.1 W	
	PW package .....	0.5 W	
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C		

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2	5.5	V
$V_{IH}$	$V_{CC} = 2$ V	1.5		V
	$V_{CC} = 3$ V	2.1		
	$V_{CC} = 5.5$ V	3.85		
$V_{IL}$	$V_{CC} = 2$ V	0.5		V
	$V_{CC} = 3$ V	0.9		
	$V_{CC} = 5.5$ V	1.65		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	$V_{CC} = 2$ V	–50	$\mu\text{A}$	mA
	$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	–4		
	$V_{CC} = 5 \text{ V} \pm 0.5$ V	–8		
$I_{OL}$	$V_{CC} = 2$ V	50	$\mu\text{A}$	mA
	$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	4		
	$V_{CC} = 5 \text{ V} \pm 0.5$ V	8		
$\Delta t/\Delta v$	$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	100		ns/V
	$V_{CC} = 5 \text{ V} \pm 0.5$ V	20		
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# SN74HC138

## 3-LINE TO 8-LINE DECODER/DEMUTIPLEXER

SCLS258A – DECEMBER 1995 – REVISED JANUARY 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2	1.9	V		
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	2 V		0.1	0.1	V		
		3 V		0.1	0.1			
		4.5 V		0.1	0.1			
	I <sub>OL</sub> = 4 mA	3 V		0.36	0.44			
I <sub>I</sub>	I <sub>O</sub> = 0	4.5 V		0.36	0.44			
	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1			µA
	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40			µA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10		10	pF

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT	
				MIN	TYP	MAX				
t <sub>PLH</sub>	A, B, C	Any Y	C <sub>L</sub> = 15 pF	8.2	11.4	13	ns	ns		
t <sub>PHL</sub>				8.2	11.4	13				
t <sub>PLH</sub>	G1	Any Y		8.1	12.8	15	ns	ns		
t <sub>PHL</sub>				8.1	12.8	15				
t <sub>PLH</sub>	G2A, G2B	Any Y		8.2	11.4	13.5	ns	ns		
t <sub>PHL</sub>				8.2	11.4	13.5				
t <sub>PLH</sub>	A, B, C	Any Y	C <sub>L</sub> = 50 pF	10	15.8	18	ns	ns		
t <sub>PHL</sub>				10	15.8	18				
t <sub>PLH</sub>	G1	Any Y		10.6	16.3	18.5	ns	ns		
t <sub>PHL</sub>				10.6	16.3	18.5				
t <sub>PLH</sub>	G2A, G2B	Any Y		10.7	14.9	17	ns	ns		
t <sub>PHL</sub>				10.7	14.9	17				


switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A, B, C	Any Y	$C_L = 15 \text{ pF}$	5.7	8.1	1	9.5		ns
$t_{PHL}$				5.7	8.1	1	9.5		ns
$t_{PLH}$				5.6	8.1	1	9.5		ns
$t_{PHL}$				5.6	8.1	1	9.5		ns
$t_{PLH}$				5.8	8.1	1	9.5		ns
$t_{PHL}$				5.8	8.1	1	9.5		ns
$t_{PLH}$	A, B, C	Any Y	$C_L = 50 \text{ pF}$	7.2	10.1	1	11.5		ns
$t_{PHL}$				7.2	10.1	1	11.5		ns
$t_{PLH}$				7.1	10.1	1	11.5		ns
$t_{PHL}$				7.1	10.1	1	11.5		ns
$t_{PLH}$				7.3	10.1	1	11.5		ns
$t_{PHL}$				7.3	10.1	1	11.5		ns

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		TYP	UNIT
	$C_{pd}$	Power dissipation capacitance per gate		
		$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	34	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics:  $\text{PRR} \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
  - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# SN74AHC138 3-LINE TO 8-LINE DECODER/DEMUTIPLEXER

SCLS258A – DECEMBER 1995 – REVISED JANUARY 1996

## APPLICATION INFORMATION




Figure 2. 24-Bit Decoding Scheme

**APPLICATION INFORMATION**





Figure 3. 32-Bit Decoding Scheme



- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates Two Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)**description**

The SN74AHC139 is a dual 2-line to 4-line decoder/demultiplexer designed for 2-V to 5.5-V  $V_{CC}$  operation. This device is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The active-low enable ( $\bar{G}$ ) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

The SN74AHC139 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

$\bar{G}$	INPUTS		OUTPUTS			
	B	A	Y0	Y1	Y2	Y3
			H	L	H	H
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHC139 DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER


SCLS259B - DECEMBER 1995 - REVISED FEBRUARY 1996

## logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



SN74AHC139  
DUAL 2-LINE TO 4-LINE DECODER/DEMUTIPLEXER

SCLS259B - DECEMBER 1995 - REVISED FEBRUARY 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA
Continuous current through $V_{CC}$ or GND .....	±75 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.3 W
DB package .....	0.55 W
N package .....	1.1 W
PW package .....	0.5 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2$ V	1.5	V
		$V_{CC} = 3$ V	2.1	
		$V_{CC} = 5.5$ V	3.85	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2$ V	0.5	V
		$V_{CC} = 3$ V	0.9	
		$V_{CC} = 5.5$ V	1.65	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2$ V	-50	$\mu\text{A}$
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	-4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	-8	
$I_{OL}$	Low-level output current	$V_{CC} = 2$ V	50	$\mu\text{A}$
		$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	8	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3$ V	100	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5$ V	20	
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**SN74AHC139**  
**DUAL 2-LINE TO 4-LINE DECODER/DEMUTIPLEXER**

SCLS259B – DECEMBER 1995 – REVISED FEBRUARY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT	
			MIN	TYP	MAX				
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2	1.9	1.9	2.9	V	
		3 V	2.9	3	2.9				
		4.5 V	4.4	4.5	4.4				
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	2.48	3.8		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8				
		2 V		0.1	0.1				
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V		0.1	0.1	0.1	0.1	V	
		4.5 V		0.1	0.1				
		3 V		0.36	0.44				
	I <sub>OL</sub> = 4 mA	4.5 V		0.36	0.44				
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±0.1	±1	µA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4	4	40	µA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10	4	10	pF	

**PRODUCT REVIEW**

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	7.2	11	1	13	ns	ns
t <sub>PHL</sub>				7.2	11	1	13	ns	
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 15 pF	6.4	9.2	1	11	ns	ns
t <sub>PHL</sub>				6.4	9.2	1	11	ns	
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	9.7	14.5	1	16.5	ns	ns
t <sub>PHL</sub>				9.7	14.5	1	16.5	ns	
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 50 pF	8.9	12.7	1	14.5	ns	ns
t <sub>PHL</sub>				8.9	12.7	1	14.5	ns	

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	5	7.2	1	8.5	ns	ns
t <sub>PHL</sub>				5	7.2	1	8.5	ns	
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 15 pF	4.4	6.3	1	7.5	ns	ns
t <sub>PHL</sub>				4.4	6.3	1	7.5	ns	
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	6.5	9.2	1	10.5	ns	ns
t <sub>PHL</sub>				6.5	9.2	1	10.5	ns	
t <sub>PLH</sub>	G	Y	C <sub>L</sub> = 50 pF	5.9	8.3	1	9.5	ns	ns
t <sub>PHL</sub>				5.9	8.3	1	9.5	ns	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	26	pF

---

**PARAMETER MEASUREMENT INFORMATION**



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_r = 3 \text{ ns}$ .
  - C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


### description

This octal buffer/driver is designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AHC240 is organized as two 4-bit buffers/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The SN74AHC240 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


DB, DW, N, OR PW PACKAGE  
 (TOP VIEW)



FUNCTION TABLE  
 (each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC240**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS251 - OCTOBER 1995

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHC240  
OCTAL BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
SCLS251 - OCTOBER 1995

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2	1.9	1.9	2.9	V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	2.48	0.1	V
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V		0.1	0.1	0.1	0.1	V
		3 V		0.1	0.1			
		4.5 V		0.1	0.1			
	I <sub>OL</sub> = 4 mA	3 V		0.36	0.44	0.44	0.44	V
	I <sub>OL</sub> = 8 mA	4.5 V		0.36	0.44			
I <sub>I</sub>	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1	μA
	Control inputs				±0.1			
I <sub>OZ</sub> <sup>†</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> (OE) = V <sub>IL</sub> or V <sub>IH</sub>	5.5 V			±0.25	±2.5	±2.5	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4	40	40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10	10	10	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		3.5				pF

† The parameter I<sub>OZ</sub> includes the input leakage current.

**SN74AHC240**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS251 - OCTOBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	5.3	7.5	1	9		ns
				5.3	7.5	1	9		
$t_{PHL}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	6.6	10.6	1	12.5		ns
				6.6	10.6	1	12.5		
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	7.8	11.5	1	12.5		ns
				7.8	11.5	1	12.5		
$t_{PZL}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	7.8	11	1	12.5		ns
				7.8	11	1	12.5		
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	7.8	11	1	12.5		ns
				7.8	11	1	12.5		
$t_{PHL}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	9.1	14.1	1	16		ns
				9.1	14.1	1	16		
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	10.3	14	1	16		ns
				10.3	14	1	16		
$t_{PZL}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	10.3	14	1	16		ns

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	3.6	5.5	1	6.5		ns
				3.6	5.5	1	6.5		
$t_{PHL}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	4.7	7.3	1	8.5		ns
				4.7	7.3	1	8.5		
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	5.2	7.2	1	8.5		ns
				5.2	7.2	1	8.5		
$t_{PZL}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	5.1	7.5	1	8.5		ns
				5.1	7.5	1	8.5		
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	6.2	9.3	1	10.5		ns
				6.2	9.3	1	10.5		
$t_{PHL}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	6.7	9.2	1	10.5		ns
				6.7	9.2	1	10.5		
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	6.7	9.2	1	10.5		ns
				6.7	9.2	1	10.5		
$t_{PZL}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	6.7	9.2	1	10.5		

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	V <sub>CC</sub>	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
		MIN	TYP	MAX			
$t_{sk(o)}$ Output skew	$3.3 \text{ V} \pm 0.3 \text{ V}$		1.5		1.5		ns
	$5 \text{ V} \pm 0.5 \text{ V}$		1		1		

NOTE 4: Characteristics are determined during product characterization and ensured by design.

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**



PARAMETER		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$		0.6		V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$		-0.6		V
$V_{OH(V)}$	Quiet output, minimum dynamic $V_{OH}$		4.6		V
$V_{IH(D)}$	High-level dynamic input voltage		3.5		V
$V_{IL(D)}$	Low-level dynamic input voltage		1.5		V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	10	$\mu\text{F}$

**PARAMETER MEASUREMENT INFORMATION**



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

This octal buffer/driver is designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)

1	20	$V_{CC}$
1A1	2	19 $\overline{OE}$
2Y4	3	18 1Y1
1A2	4	17 2A4
2Y3	5	16 1Y2
1A3	6	15 2A3
2Y2	7	14 1Y3
1A4	8	13 2A2
2Y1	9	12 1Y4
GND	10	11 2A1


The SN74AHC244 is organized as two 4-bit buffers/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The SN74AHC244 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC244**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS226B – OCTOBER 1995 – REVISED FEBRUARY 1996

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	
DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			UNIT
			MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2	1.9	V
		3 V	2.9	3	2.9	
		4.5 V	4.4	4.5	4.4	
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V	3.94		3.8	V
		2 V		0.1	0.1	
		3 V		0.1	0.1	
	I <sub>OL</sub> = 4 mA	4.5 V		0.1	0.1	
		3 V		0.36	0.44	
I <sub>I</sub>	Data inputs Control inputs	4.5 V		0.36	0.44	μA
		5.5 V		±0.1	±1	
	V <sub>I</sub> = V <sub>CC</sub> or GND			±0.1	±1	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> (OE) = V <sub>IL</sub> or V <sub>IH</sub>	5.5 V		±0.25	±2.5	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		3.5		pF

**SN74HC244**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS226B - OCTOBER 1995 - REVISED FEBRUARY 1996

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	5.8	8.4	10	1	10	ns
$t_{PHL}$				5.8	8.4	10	1	10	
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	6.6	10.6	12.5	1	12.5	ns
$t_{PZL}$				6.6	10.6	12.5	1	12.5	
$t_{PHZ}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	5	9.7	11	1	11	ns
$t_{PLZ}$				5	9.7	11	1	11	
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	8.3	11.9	13.5	1	13.5	ns
$t_{PHL}$				8.3	11.9	13.5	1	13.5	
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	9.1	14.1	16	1	16	ns
$t_{PZL}$				9.1	14.1	16	1	16	
$t_{PHZ}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	10.3	14	16	1	16	ns
$t_{PLZ}$				10.3	14	16	1	16	

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	3.9	5.5	6.5	1	6.5	ns
$t_{PHL}$				3.9	5.5	6.5	1	6.5	
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	4.7	7.3	8.5	1	8.5	ns
$t_{PZL}$				4.7	7.3	8.5	1	8.5	
$t_{PHZ}$	$\overline{OE}$	Y	$C_L = 15 \text{ pF}$	5	7.2	8.5	1	8.5	ns
$t_{PLZ}$				5	7.2	8.5	1	8.5	
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	5.4	7.5	8.5	1	8.5	ns
$t_{PHL}$				5.4	7.5	8.5	1	8.5	
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	6.2	9.3	10.5	1	10.5	ns
$t_{PZL}$				6.2	9.3	10.5	1	10.5	
$t_{PHZ}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	6.7	9.2	10.5	1	10.5	ns
$t_{PLZ}$				6.7	9.2	10.5	1	10.5	

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
		MIN	TYP	MAX			
$t_{sk(o)}$ Output skew	$3.3 \text{ V} \pm 0.3 \text{ V}$		1.5		1.5	1.5	ns
	$5 \text{ V} \pm 0.5 \text{ V}$		1		1	1	

NOTE 4: Characteristics are determined during product characterization and ensured by design.

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$	0.5			V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$	-0.2			V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$	4.8			V
$V_{IH(D)}$ High-level dynamic input voltage	3.5			V
$V_{IL(D)}$ Low-level dynamic input voltage			1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.



**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	8.6	pF

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
     Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



**SN74AHC245**  
**OCTAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCLS230A - OCTOBER 1995 - REVISED FEBRUARY 1995

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


#### description

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The SN74AHC245 allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

The SN74AHC245 is characterized for operation from -40°C to 85°C.

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS		OUTPUT
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**SN74AHC245**  
**OCTAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCLS230A - OCTOBER 1995 - REVISED FEBRUARY 1995

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	.....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	.....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	±25 mA
Continuous current through $V_{CC}$ or GND	.....	±75 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	.....	0.6 W
	DW package	1.6 W
	N package	1.3 W
	PW package	0.7 W
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**SN74AHC245**  
**OCTAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCLS230A - OCTOBER 1995 - REVISED FEBRUARY 1995

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2		1.9		V
		3 V	2.9	3		2.9		
		4.5 V	4.4	4.5		4.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		
		2 V		0.1		0.1		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V		0.1		0.1		V
		4.5 V		0.1		0.1		
		3 V		0.36		0.44		
	I <sub>OL</sub> = 4 mA	4.5 V		0.36		0.44		
	I <sub>OL</sub> = 8 mA							
I <sub>I</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1		μA
	OE or DIR				±0.1	±1		
I <sub>OZ</sub> †		V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> (OE) = V <sub>IL</sub> or V <sub>IH</sub>	5.5 V		±0.25	±2.5	μA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40	μA	
C <sub>i</sub>	OE or DIR inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	2.5	10	10	pF	
C <sub>io</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4			pF	

† The parameter I<sub>OZ</sub> includes the input leakage current.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC245**  
**OCTAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**  
 SCLS230A - OCTOBER 1995 - REVISED FEBRUARY 1995

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	B or A	$C_L = 15\text{ pF}$	5.8	8.4	10	1	10	ns
$t_{PHL}$				5.8	8.4	10	1	10	ns
$t_{PZH}$	$\overline{OE}$	A or B	$C_L = 15\text{ pF}$	8.5	13.2	15.5	1	15.5	ns
$t_{PZL}$				8.5	13.2	15.5	1	15.5	ns
$t_{PHZ}$	$\overline{OE}$	A or B	$C_L = 15\text{ pF}$	8.9	12.5	15.5	1	15.5	ns
$t_{PLZ}$				8.9	12.5	15.5	1	15.5	ns
$t_{PLH}$	A or B	B or A	$C_L = 50\text{ pF}$	8.3	11.9	13.5	1	13.5	ns
$t_{PHL}$				8.3	11.9	13.5	1	13.5	ns
$t_{PZH}$	$\overline{OE}$	A or B	$C_L = 50\text{ pF}$	11	16.7	19	1	19	ns
$t_{PZL}$				11	16.7	19	1	19	ns
$t_{PHZ}$	$\overline{OE}$	A or B	$C_L = 50\text{ pF}$	11.5	15.8	18	1	18	ns
$t_{PLZ}$				11.5	15.8	18	1	18	ns

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	B or A	$C_L = 15\text{ pF}$	4	5.5	6.5	1	6.5	ns
$t_{PHL}$				4	5.5	6.5	1	6.5	ns
$t_{PZH}$	$\overline{OE}$	A or B	$C_L = 15\text{ pF}$	5.8	8.5	10	1	10	ns
$t_{PZL}$				5.8	8.5	10	1	10	ns
$t_{PHZ}$	$\overline{OE}$	A or B	$C_L = 15\text{ pF}$	5.6	7.8	9.2	1	9.2	ns
$t_{PLZ}$				5.6	7.8	9.2	1	9.2	ns
$t_{PLH}$	A or B	B or A	$C_L = 50\text{ pF}$	5.5	7.5	8.5	1	8.5	ns
$t_{PHL}$				5.5	7.5	8.5	1	8.5	ns
$t_{PZH}$	$\overline{OE}$	A or B	$C_L = 50\text{ pF}$	7.3	10.6	12	1	12	ns
$t_{PZL}$				7.3	10.6	12	1	12	ns
$t_{PHZ}$	$\overline{OE}$	A or B	$C_L = 50\text{ pF}$	7	9.7	11	1	11	ns
$t_{PLZ}$				7	9.7	11	1	11	ns

**output-skew characteristics,  $C_L = 50\text{ pF}$  (see Note 4)**

PARAMETER	V <sub>CC</sub>	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
		MIN	TYP	MAX			
tsk(o) Output skew	$3.3\text{ V} \pm 0.3\text{ V}$		1.5		1.5	1	ns
	$5\text{ V} \pm 0.5\text{ V}$		1		1	1	

NOTE 4: Characteristics are determined during product characterization and ensured by design.

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**


PARAMETER		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$	0.9			V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$	-0.9			V
$V_{OH(V)}$	Quiet output, minimum dynamic $V_{OH}$	4.3			V
$V_{IH(D)}$	High-level dynamic input voltage	3.5			V
$V_{IL(D)}$	Low-level dynamic input voltage	1.5			V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**


PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	14	$\mu\text{F}$

**PARAMETER MEASUREMENT INFORMATION**




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

LOAD CIRCUIT



VOLTAGE WAVEFORMS  
 DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN74AHC373

## OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS235 - OCTOBER 1995

- Operating Range: 2-V to 5.5-V  $V_{CC}$
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

The SN74AHC373 is an octal transparent D-type latch.


When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHC373 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


Copyright © 1995, Texas Instruments Incorporated

# SN74AHC373


## OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS235 - OCTOBER 1995

### logic symbol†



### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	.....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	.....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND	.....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	DB package	0.6 W
	DW package	1.6 W
	N package	1.3 W
	PW package	0.7 W
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SN74AHC373  
OCTAL TRANSPARENT D-TYPE LATCH  
WITH 3-STATE OUTPUTS  
SCLS235 – OCTOBER 1995

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9		1.9			V
		3 V	2.9		2.9			
		4.5 V	4.4		4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
		4.5 V	3.94		3.8			
		2 V		0.1	0.1			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V		0.1	0.1			V
		4.5 V		0.1	0.1			
		2 V		0.36	0.44			
	I <sub>OL</sub> = 4 mA	3 V		0.36	0.44			
		4.5 V		0.36	0.44			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1			μA
I <sub>OZ</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25	±2.5			μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40			μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10		10	pF
C <sub>o</sub>		5 V		6				pF

**SN74AHC373**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCLS235 - OCTOBER 1995

timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration, $\overline{\text{LE}}$ high	5	5			ns
$t_{SU}$	Setup time, data before $\overline{\text{LE}}\downarrow$	4	4			ns
$t_h$	Hold time, data after $\overline{\text{LE}}\downarrow$	1	1			ns

timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration, $\overline{\text{LE}}$ high	5	5			ns
$t_{SU}$	Setup time, data before $\overline{\text{LE}}\downarrow$	4	4			ns
$t_h$	Hold time, data after $\overline{\text{LE}}\downarrow$	1	1			ns

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT	
				MIN	TYP	MAX				
$t_{PLH}$	D	Q	$C_L = 15 \text{ pF}$	7.3	11.4	1	13.5		ns	
$t_{PHL}$				7.3	11.4	1	13.5			
$t_{PLH}$		Q		7	11	1	13			
$t_{PHL}$				7	11	1	13			
$t_{PZH}$	$\overline{\text{OE}}$	Q		7.3	11.4	1	13.5		ns	
$t_{PZL}$				7.3	11.4	1	13.5			
$t_{PHZ}$										
$t_{PLZ}$										
$t_{PLH}$	D	Q	$C_L = 50 \text{ pF}$	9.8	14.9	1	17		ns	
$t_{PHL}$				9.8	14.9	1	17			
$t_{PLH}$		Q		9.5	14.5	1	16.5		ns	
$t_{PHL}$				9.5	14.5	1	16.5			
$t_{PZH}$	$\overline{\text{OE}}$	Q		9.8	14.9	1	17		ns	
$t_{PZL}$				9.8	14.9	1	17			
$t_{PHZ}$				9.5	13.2	1	15		ns	
$t_{PLZ}$				9.5	13.2	1	15			

SN74AHC373  
OCTAL TRANSPARENT D-TYPE LATCH  
WITH 3-STATE OUTPUTS  
SCLS235 – OCTOBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT	
				MIN	TYP	MAX				
$t_{PLH}$	D	Q	$C_L = 15 \text{ pF}$	5	7.2	1	8.5		ns	
$t_{PHL}$				5	7.2	1	8.5			
$t_{PLH}$		LE		4.9	7.2	1	8.5		ns	
$t_{PHL}$				4.9	7.2	1	8.5			
$t_{PZH}$	$\overline{OE}$	Q		5.5	8.1	1	9.5		ns	
$t_{PZL}$				5.5	8.1	1	9.5			
$t_{PHZ}$		$\overline{OE}$							ns	
$t_{PLZ}$										
$t_{PLH}$	D	Q	$C_L = 50 \text{ pF}$	6.5	9.2	1	10.5		ns	
$t_{PHL}$				6.5	9.2	1	10.5			
$t_{PLH}$		LE		6.4	9.2	1	10.5		ns	
$t_{PHL}$				6.4	9.2	1	10.5			
$t_{PZH}$	$\overline{OE}$	Q		7	10.1	1	11.5		ns	
$t_{PZL}$				7	10.1	1	11.5			
$t_{PHZ}$		$\overline{OE}$		6.5	9.2	1	10.5		ns	
$t_{PLZ}$				6.5	9.2	1	10.5			

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
tsk(o) Output skew	$3.3 \text{ V} \pm 0.3 \text{ V}$		1.5	1.5		ns
	$5 \text{ V} \pm 0.5 \text{ V}$		1	1		

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	3.5			V
$V_{IL(D)}$ Low-level dynamic input voltage		1.5		V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	27			pF


**SN74HC373**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCLS235 – OCTOBER 1995


**PARAMETER MEASUREMENT INFORMATION**



LOAD CIRCUIT




VOLTAGE WAVEFORMS  
PULSE DURATION




VOLTAGE WAVEFORMS  
DELAY TIMES

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PZL</sub> /t <sub>PLZ</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**SN74AHC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**  
 SCLS240 - OCTOBER 1995

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- 3-State Outputs Drive Bus Lines Directly
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

The SN74AHC374 is an octal edge-triggered D-type flip-flop that features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHC374 is characterized for operation from -40°C to 85°C.

DB, DW, N, OR PW PACKAGE  
 (TOP VIEW)



FUNCTION TABLE  
 (each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	$Q_0$
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**SN74AHC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCLS240 - OCTOBER 1995

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	± 20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	± 25 mA
Continuous current through $V_{CC}$ or GND .....	± 75 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SN74AHC374  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCLS240 - OCTOBER 1995

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2		1.9		V
		3 V	2.9	3		2.9		
		4.5 V	4.4	4.5		4.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V		0.1		0.1		V
		3 V		0.1		0.1		
		4.5 V		0.1		0.1		
	I <sub>OL</sub> = 4 mA	3 V		0.36		0.44		
	I <sub>OL</sub> = 8 mA	4.5 V		0.36		0.44		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1	μA	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25		±2.5	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4	40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10	10	pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		6			pF	

**SN74AHC374****OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS**

SCLS240 - OCTOBER 1995

**timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)**

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration, CLK high or low	5	5.5			ns
$t_{su}$	Setup time, data before $\text{CLK}\uparrow$	4.5	4			ns
$t_h$	Hold time, data after $\text{CLK}\uparrow$	2	2			ns

**timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)**

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration, CLK high or low	5	5			ns
$t_{su}$	Setup time, data before $\text{CLK}\uparrow$	3	3			ns
$t_h$	Hold time, data after $\text{CLK}\uparrow$	2	2			ns

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			UNIT	
				MIN	TYP	MAX		
$f_{max}$			$C_L = 15\text{ pF}$	80	130	70	MHz	
			$C_L = 50\text{ pF}$	55	85	50		
$t_{PLH}$	CLK	Q	$C_L = 15\text{ pF}$	8.1	12.7	1	15	
$t_{PHL}$				8.1	12.7	1	15	
$t_{PZH}$	$\overline{OE}$	Q		7.1	11	1	13	
$t_{PZL}$				7.1	11	1	13	
$t_{PHZ}$	$\overline{OE}$	Q					ns	
$t_{PLZ}$								
$t_{PLH}$	CLK	Q	$C_L = 50\text{ pF}$	10.6	16.2	1	18.5	
$t_{PHL}$				10.6	16.2	1	18.5	
$t_{PZH}$	$\overline{OE}$	Q		9.6	14.5	1	16.5	
$t_{PZL}$				9.6	14.5	1	16.5	
$t_{PHZ}$	$\overline{OE}$	Q		10.2	14	1	16	
$t_{PLZ}$				10.2	14	1	16	

**SN74AHC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCLS240 - OCTOBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT	
				MIN	TYP	MAX				
$f_{max}$			$C_L = 15 \text{ pF}$	130	185	110	110	75	MHz	
			$C_L = 50 \text{ pF}$	85	120	75				
$t_{PLH}$	CLK	Q	$C_L = 15 \text{ pF}$	5.4	8.1	1	9.5	ns		
$t_{PHL}$				5.4	8.1	1	9.5	ns		
$t_{PZH}$	$\overline{OE}$	Q		5.1	7.6	1	9	ns		
$t_{PZL}$				5.1	7.6	1	9	ns		
$t_{PHZ}$	$\overline{OE}$	Q								
$t_{PLZ}$										
$t_{PLH}$	CLK	Q	$C_L = 50 \text{ pF}$	6.9	10.1	1	11.5	ns		
$t_{PHL}$				6.9	10.1	1	11.5	ns		
$t_{PZH}$	$\overline{OE}$	Q		6.6	9.6	1	11	ns		
$t_{PZL}$				6.6	9.6	1	11	ns		
$t_{PHZ}$	$\overline{OE}$	Q		6.1	8.8	1	10	ns		
$t_{PLZ}$				6.1	8.8	1	10	ns		

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_{sk(o)}$ Output skew	$3.3 \text{ V} \pm 0.3 \text{ V}$			1.5	1.5	ns
	$5 \text{ V} \pm 0.5 \text{ V}$			1	1	

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$				0.8
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$				-0.8
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage		3.5		V
$V_{IL(D)}$ Low-level dynamic input voltage				1.5

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$		32		pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265





**SN74AHC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCLS240 - OCTOBER 1995

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



- NOTES:
- A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**SN74AHC540**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS260 - DECEMBER 1995

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


### description

The SN74AHC540 octal buffer/driver is ideal for driving bus lines or buffer memory address registers. This device features inputs and outputs on opposite sides of the package to facilitate printed-circuit-board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE}_1$  or  $\overline{OE}_2$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

The SN74AHC540 is characterized for operation from -40°C to 85°C.

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE}_1$	$\overline{OE}_2$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

PRODUCT PREVIEW

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-99


**SN74HC540**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS260 - DECEMBER 1995

**logic symbol<sup>†</sup>**



**logic diagram (positive logic)**



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**PRODUCT PREVIEW**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHC540  
OCTAL BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
SCLS260 - DECEMBER 1995

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2	1.9			V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V		0.1	0.1			V
		3 V		0.1	0.1			
		4.5 V		0.1	0.1			
	I <sub>OL</sub> = 4 mA	3 V		0.36	0.44			
	I <sub>OL</sub> = 8 mA	4.5 V		0.36	0.44			
I <sub>I</sub>	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	± 0.1	± 1	± 0.1	± 1	μA
	Control inputs			± 0.1	± 1			
I <sub>OZ</sub> <sup>†</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> (OE) = V <sub>IL</sub> or V <sub>IH</sub>	5.5 V		± 0.25	± 2.5			μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40			μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10			pF
C <sub>o</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		6				pF

<sup>†</sup> For I/O pins, the parameter I<sub>OZ</sub> includes the input leakage current.

**SN74AHC540**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS260 - DECEMBER 1995

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15\text{ pF}$	4.8	7	1	8.5		ns
$t_{PHL}$				4.8	7	1	8.5		
$t_{PZH}$				6.8	10.5	1	12.5		ns
$t_{PZL}$				6.8	10.5	1	12.5		
$t_{PHZ}$									ns
$t_{PLZ}$									
$t_{PLH}$	A	Y	$C_L = 50\text{ pF}$	7.3	10.5	1	12		ns
$t_{PHL}$				7.3	10.5	1	12		
$t_{PZH}$				9.3	14	1	16		ns
$t_{PZL}$				9.3	14	1	16		
$t_{PHZ}$				11.2	15.4	1	17.5		ns
$t_{PLZ}$				11.2	15.4	1	17.5		

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15\text{ pF}$	3.7	5	1	6		ns
$t_{PHL}$				3.7	5	1	6		
$t_{PZH}$				4.7	7.2	1	8.5		ns
$t_{PZL}$				4.7	7.2	1	8.5		
$t_{PHZ}$									ns
$t_{PLZ}$									
$t_{PLH}$	A	Y	$C_L = 50\text{ pF}$	5.2	7	1	8		ns
$t_{PHL}$				5.2	7	1	8		
$t_{PZH}$				6.2	9.2	1	10.5		ns
$t_{PZL}$				6.2	9.2	1	10.5		
$t_{PHZ}$				6	8.8	1	10		ns
$t_{PLZ}$				6	8.8	1	10		

**output-skew characteristics,  $C_L = 50\text{ pF}$  (see Note 4)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{sk(o)}$	A	Y	$3.3\text{ V} \pm 0.3\text{ V}$			1.5		1.5	ns
			$5\text{ V} \pm 0.5\text{ V}$			1		1	

NOTE 4: Characteristics are determined during product characterization and ensured by design.

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**


PARAMETER		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$		0.8		V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$		-0.8		V
$V_{OH(V)}$	Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$	High-level dynamic input voltage		3.5		V
$V_{IL(D)}$	Low-level dynamic input voltage		1.5		V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$				pF

### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics:  $\text{PRR} \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




**SN74AHC541****OCTAL BUFFER/DRIVER  
WITH 3-STATE OUTPUTS**

SCLS261B - DECEMBER 1995 - REVISED JANUARY 1996

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

**description**

The SN74AHC541 octal buffer/driver is ideal for driving bus lines or buffer memory address registers. This device features inputs and outputs on opposite sides of the package to facilitate printed-circuit-board layout.

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.

The SN74AHC541 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristics, data, and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN74HC541 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCLS261B - DECEMBER 1995 - REVISED JANUARY 1996

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.

## PRODUCT PREVIEW

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	.....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	.....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND	.....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	.....	0.6 W
DW package	.....	1.6 W
N package	.....	1.3 W
PW package	.....	0.7 W
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 ± 0.3 V	-4		
		V <sub>CC</sub> = 5 ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 ± 0.3 V	4		
		V <sub>CC</sub> = 5 ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			UNIT
			MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2	1.9	V
		3 V	2.9	3	2.9	
		4.5 V	4.4	4.5	4.4	
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8	
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V		0.1	0.1	V
		3 V		0.1	0.1	
		4.5 V		0.1	0.1	
	I <sub>OL</sub> = 4 mA	3 V		0.36	0.44	
	I <sub>OL</sub> = 8 mA	4.5 V		0.36	0.44	
I <sub>I</sub>	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	± 0.1	± 1	μA
	Control inputs			± 0.1	± 1	
I <sub>OZ</sub> †	V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> (OE) = V <sub>IL</sub> or V <sub>IH</sub>	5.5 V		± 0.25	± 2.5	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10	pF
C <sub>o</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		6		pF

† For input and output, I<sub>OZ</sub> includes the input leakage current.

**SN74AHC541**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS261B - DECEMBER 1995 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	5	7	1	8.5		ns
$t_{PHL}$				5	7	1	8.5		
$t_{PZH}$				6.8	10.5	1	12.5		ns
$t_{PZL}$				6.8	10.5	1	12.5		
$t_{PHZ}$									ns
$t_{PLZ}$									
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	7.5	10.5	1	12		ns
$t_{PHL}$				7.5	10.5	1	12		
$t_{PZH}$				9.3	14	1	16		ns
$t_{PZL}$				9.3	14	1	16		
$t_{PHZ}$				11.2	15.4	1	17.5		ns
$t_{PLZ}$				11.2	15.4	1	17.5		

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	3.5	5	1	6		ns
$t_{PHL}$				3.5	5	1	6		
$t_{PZH}$				4.7	7.2	1	8.5		ns
$t_{PZL}$				4.7	7.2	1	8.5		
$t_{PHZ}$									ns
$t_{PLZ}$									
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	5	7	1	8		ns
$t_{PHL}$				5	7	1	8		
$t_{PZH}$				6.2	9.2	1	10.5		ns
$t_{PZL}$				6.2	9.2	1	10.5		
$t_{PHZ}$				6	8.8	1	10		ns
$t_{PLZ}$				6	8.8	1	10		

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{sk(o)}$	A	Y	3.3 V $\pm 0.3 \text{ V}$			1.5		1.5	ns
			5 V $\pm 0.5 \text{ V}$			1		1	

NOTE 4: Characteristics are determined during product characterization and ensured by design.


**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	3.5			V
$V_{IL(D)}$ Low-level dynamic input voltage			1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$** 

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$		pF

**PARAMETER MEASUREMENT INFORMATION**NOTES: A.  $C_L$  includes probe and jig capacitance.B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



**SN74AHC573**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCLS242B - OCTOBER 1995 - REVISED JANUARY 1996

- 3-State Outputs Directly Drive Bus Lines
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

The SN74AHC573 is an octal transparent D-type latch.


When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHC573 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC573**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**


SCLS242B - OCTOBER 1995 - REVISED JANUARY 1996

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA
Continuous current through $V_{CC}$ or GND .....	±75 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SN74AHC573  
OCTAL TRANSPARENT D-TYPE LATCH  
WITH 3-STATE OUTPUTS  
SCLS242B - OCTOBER 1995 - REVISED JANUARY 1996

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		V
		V <sub>CC</sub> = 3 V	2.1		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		V
		V <sub>CC</sub> = 3 V	0.9		
		V <sub>CC</sub> = 5.5 V	1.65		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4		
		V <sub>CC</sub> = 5 V ± 0.5 V	-8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	mA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4		
		V <sub>CC</sub> = 5 V ± 0.5 V	8		
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100		ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2		1.9		V
		3 V	2.9	3		2.9		
		4.5 V	4.4	4.5		4.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V		0.1		0.1		V
		3 V		0.1		0.1		
		4.5 V		0.1		0.1		
	I <sub>OL</sub> = 4 mA	3 V		0.36		0.44		
	I <sub>OL</sub> = 8 mA	4.5 V		0.36		0.44		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1		± 1	μA	
I <sub>OZ</sub>	V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub> , V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.25		2.5	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4	40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10	10	pF	
C <sub>o</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		6				



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC573**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCLS242B - OCTOBER 1995 - REVISED JANUARY 1996

**timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)**

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration, $\overline{LE}$ high			5	5	ns
$t_{su}$	Setup time, data before $\overline{LE}\downarrow$			3.5	3.5	ns
$t_h$	Hold time, data after $\overline{LE}\downarrow$			1.5	1.5	ns

**timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)**

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration, $\overline{LE}$ high			5	5	ns
$t_{su}$	Setup time, data before $\overline{LE}\downarrow$			3.5	3.5	ns
$t_h$	Hold time, data after $\overline{LE}\downarrow$			1.5	1.5	ns

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			UNIT	
				MIN	TYP	MAX		
$t_{PLH}$	D	Q	$C_L = 15\text{ pF}$	7	11	1	13	
$t_{PHL}$				7	11	1	13	
$t_{PLH}$				7.6	11.9	1	14	
$t_{PHL}$				7.6	11.9	1	14	
$t_{PZH}$	$\overline{OE}$	Q		7.3	11.5	1	13.5	
$t_{PZL}$				7.3	11.5	1	13.5	
$t_{PHZ}$							ns	
$t_{PLZ}$								
$t_{PLH}$	D	Q	$C_L = 50\text{ pF}$	9.5	14.5	1	16.5	
$t_{PHL}$				9.5	14.5	1	16.5	
$t_{PLH}$				10.1	15.4	1	17.5	
$t_{PHL}$				10.1	15.4	1	17.5	
$t_{PZH}$	$\overline{OE}$	Q		9.8	15	1	17	
$t_{PZL}$				9.8	15	1	17	
$t_{PHZ}$				10.7	14.5	1	16.5	
$t_{PLZ}$				10.7	14.5	1	16.5	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHC573**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCLS242B - OCTOBER 1995 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	D	Q	$C_L = 15 \text{ pF}$	4.5	6.8	1	8		ns
$t_{PHL}$		Q		4.5	6.8	1	8		ns
$t_{PLH}$		Q		5	7.7	1	9		ns
$t_{PHL}$		Q		5	7.7	1	9		ns
$t_{PZH}$		Q		5.2	7.7	1	9		ns
$t_{PZL}$		Q		5.2	7.7	1	9		ns
$t_{PHZ}$		Q							ns
$t_{PLZ}$		Q							ns
$t_{PLH}$	D	Q	$C_L = 50 \text{ pF}$	6	8.8	1	10		ns
$t_{PHL}$		Q		6	8.8	1	10		ns
$t_{PLH}$		Q		6.5	9.7	1	11		ns
$t_{PHL}$		Q		6.5	9.7	1	11		ns
$t_{PZH}$		Q		6.7	9.7	1	11		ns
$t_{PZL}$		Q		6.7	9.7	1	11		ns
$t_{PHZ}$		Q		6.7	9.7	1	11		ns
$t_{PLZ}$		Q		6.7	9.7	1	11		ns

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_{sk(o)}$	Output skew	$3.3 \text{ V} \pm 0.3 \text{ V}$		1.5	1.5	ns
		$5 \text{ V} \pm 0.5 \text{ V}$		1	1	

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage		3.5		V
$V_{IL(D)}$ Low-level dynamic input voltage			1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design and for surface-mount packages only.




operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	29	pF

**SN74AHC573**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**



SCLS242B - OCTOBER 1995 - REVISED JANUARY 1996

**PARAMETER MEASUREMENT INFORMATION**



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	V <sub>CC</sub>
$t_{PHZ}/t_{PZH}$	GND



**Figure 1. Load Circuit and Voltage Waveforms**

SN74AHC574  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCLS244 - OCTOBER 1995

PRODUCT PREVIEW

- Operating Range: 2-V to 5.5-V V<sub>CC</sub>
- 3-State Outputs Directly Drive Bus Lines
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

#### description


The SN74AHC574 is an octal edge-triggered D-type flip-flop that features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs. A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHC574 is characterized for operation from -40°C to 85°C.

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q <sub>0</sub>
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75266


**SN74AHC574**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCLS244 - OCTOBER 1995

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
	DW package .....
	N package .....
	PW package .....
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SN74AHC574  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCLS244 - OCTOBER 1995

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5	V
		V <sub>CC</sub> = 3 V	2.1	
		V <sub>CC</sub> = 5.5 V	3.85	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5	V
		V <sub>CC</sub> = 3 V	0.9	
		V <sub>CC</sub> = 5.5 V	1.65	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	μA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	-4	mA
		V <sub>CC</sub> = 5 V ± 0.5 V	-8	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA
		V <sub>CC</sub> = 3.3 V ± 0.3 V	4	mA
		V <sub>CC</sub> = 5 V ± 0.5 V	8	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V	100	ns/V
		V <sub>CC</sub> = 5 V ± 0.5 V	20	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9	2	1.9	1.9	2.9	V
		3 V	2.9	3	2.9			
		4.5 V	4.4	4.5	4.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V	3.94		3.8	3.8	0.1	V
		2 V		0.1	0.1			
		3 V		0.1	0.1			
	I <sub>OL</sub> = 4 mA	4.5 V		0.1	0.1			
I <sub>I</sub>	I <sub>OL</sub> = 8 mA	3 V		0.36	0.44			
	V <sub>I</sub> = V <sub>CC</sub> or GND	4.5 V		0.36	0.44			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.25	± 2.5			μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40			μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10		10	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		6				pF



**SN74AHC574**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCLS244 - OCTOBER 1995

timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration, CLK high or low	5	5.5			ns
$t_{su}$	Setup time, data before $\text{CLK}^\uparrow$	3.5	3.5			ns
$t_h$	Hold time, data after $\text{CLK}^\uparrow$	1.5	1.5			ns

timing requirements over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration, CLK high or low	5	5			ns
$t_{su}$	Setup time, data before $\text{CLK}^\uparrow$	3.5	3.5			ns
$t_h$	Hold time, data after $\text{CLK}^\uparrow$	1.5	1.5			ns

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$f_{max}$			$C_L = 15\text{ pF}$	80	125	65			MHz
			$C_L = 50\text{ pF}$	50	75	45			
$t_{PLH}$	CLK	Q	$C_L = 15\text{ pF}$	8.5	13.2	1 15.5			ns
				8.5	13.2	1 15.5			
$t_{PHL}$	$\overline{OE}$	Q	$C_L = 15\text{ pF}$	8.2	12.8	1 15			ns
				8.2	12.8	1 15			
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 50\text{ pF}$	11	16.7	1 19			ns
				11	16.7	1 19			
$t_{PZL}$	$\overline{OE}$	Q	$C_L = 50\text{ pF}$	10.7	16.3	1 18.5			ns
				10.7	16.3	1 18.5			
$t_{PLZ}$	$\overline{OE}$	Q	$C_L = 50\text{ pF}$	11	15	1 17			ns
				11	15	1 17			

SN74AHC574  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCLS244 – OCTOBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$f_{max}$			$C_L = 15 \text{ pF}$	130	180		110		MHz
			$C_L = 50 \text{ pF}$	85	115		75		
$t_{PLH}$	CLK	Q	$C_L = 15 \text{ pF}$	5.6	8.6	10	1	10	ns
$t_{PHL}$				5.6	8.6	10	1	10	
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 15 \text{ pF}$	5.9	9	10.5	1	10.5	ns
$t_{PZL}$				5.9	9	10.5	1	10.5	
$t_{PHZ}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$						ns
$t_{PLZ}$									
$t_{PLH}$	CLK	Q	$C_L = 50 \text{ pF}$	7.1	10.6	12	1	12	ns
$t_{PHL}$				7.1	10.6	12	1	12	
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$	7.4	11	12.5	1	12.5	ns
$t_{PZL}$				7.4	11	12.5	1	12.5	
$t_{PHZ}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$	7.1	10.1	11.5	1	11.5	ns
$t_{PLZ}$				7.1	10.1	11.5	1	11.5	

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
		MIN	TYP	MAX			
$t_{sk(o)}$ Output skew	$3.3 \text{ V} \pm 0.3 \text{ V}$			1.5		1.5	ns
	$5 \text{ V} \pm 0.5 \text{ V}$			1		1	

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	3.5			V
$V_{IL(D)}$ Low-level dynamic input voltage			1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$		28		pF





**SN74HC574**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCLS244 - OCTOBER 1995

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PZL</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>

## Contents

	<b>Page</b>
SN74AHCT00 Quadruple 2-Input Positive-NAND Gate .....	3-3
SN74AHCT02 Quadruple 2-Input Positive-NOR Gate .....	3-7
SN74AHCT04 Hex Inverter .....	3-11
SN74AHCT08 Quadruple 2-Input Positive-AND Gate .....	3-15
SN74AHCT14 Hex Schmitt-Trigger Inverter .....	3-19
SN74AHCT32 Quadruple 2-Input Positive-OR Gate .....	3-23
SN74AHCT74 Dual Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset .....	3-27
SN74AHCT86 Quadruple 2-Input Exclusive-OR Gate .....	3-33
SN74AHCT125 Quadruple Bus Buffer Gate With 3-State Outputs .....	3-37
SN74AHCT126 Quadruple Bus Buffer Gate With 3-State Outputs .....	3-41
SN74AHCT138 3-Line to 8-Line Decoder/Demultiplexer .....	3-45
SN74AHCT139 Dual 2-Line to 4-Line Decoder/Demultiplexer .....	3-51
SN74AHCT240 Octal Buffer/Driver With 3-State Outputs .....	3-55
SN74AHCT244 Octal Buffer/Driver With 3-State Outputs .....	3-61
SN74AHCT245 Octal Bus Transceiver With 3-State Outputs .....	3-67
SN74AHCT373 Octal Transparent D-Type Latch With 3-State Outputs .....	3-73
SN74AHCT374 Octal Edge-Triggered D-Type Flip-Flop With 3-State Outputs .....	3-79
SN74AHCT540 Octal Buffer/Driver With 3-State Outputs .....	3-85
SN74AHCT541 Octal Buffer/Driver With 3-State Outputs .....	3-89
SN74AHCT573 Octal Transparent D-Type Latch With 3-State Outputs .....	3-93
SN74AHCT574 Octal Edge-Triggered D-Type Flip-Flop With 3-State Outputs .....	3-99


# SN74AHCT00

## QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCLS229 – OCTOBER 1995

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIP

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



### description


The SN74AHCT00 performs the Boolean functions  $Y = \overline{A} \cdot \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The SN74AHCT00 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT00

## QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCLS229 – OCTOBER 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	–20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	–20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through $V_{CC}$ or GND	±50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package	1.25 W
DB or PW package	0.5 W
N package	1.1 W
Storage temperature range, $T_{STG}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–8	mA
$I_{OL}$	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	3.15	3.65		3.15		V
	$I_{OH} = -8 \text{ mA}$			2.5			2.4	
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1		0.1		V
	$I_{OL} = 8 \text{ mA}$			0.36		0.44		
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		±0.1		±1		μA
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2		20		μA
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V		1.35		1.5		mA
$I_{off}$	$V_O = 5.5 \text{ V}$	0 V		0.5		5		μA
$C_i$	$V_I = V_{CC}$ or GND	5 V	2	10		10		pF

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

**SN74AHCT00**  
**QUADRUPLE 2-INPUT POSITIVE-NAND GATE**

SCLS229 – OCTOBER 1995

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 \text{ pF}$	5	6.9	1	8		ns
$t_{PHL}$				5	6.9	1	8		
$t_{PLH}$	A or B	Y	$C_L = 50 \text{ pF}$	5.5	7.9	1	9		ns
$t_{PHL}$				5.5	7.9	1	9		

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)**

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$	0.4	0.8		V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$	-0.4	-0.8		V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$		4.5		V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage		0.8		V


NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	10.5	pF

---

### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .

C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



# SN74AHCT02

## QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS262A – DECEMBER 1995 – REVISED FEBRUARY 1996


- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

This device contains four independent 2-input NOR gates that perform the Boolean functions  $Y = \bar{A} \cdot \bar{B}$  or  $Y = \bar{A} + \bar{B}$  in positive logic.

The SN74AHCT02 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


**D, DB, N, OR PW PACKAGE  
(TOP VIEW)**



**FUNCTION TABLE  
(each gate)**

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT02

## QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCLS262A – DECEMBER 1995 – REVISED FEBRUARY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		4.5	5.5	V
$V_{IH}$	High-level input voltage		2		V
$V_{IL}$	Low-level input voltage			0.8	V
$V_I$	Input voltage		0	$V_{CC}$	V
$V_O$	Output voltage		0	$V_{CC}$	V
$I_{OH}$	High-level output current			-8	mA
$I_{OL}$	Low-level output current			8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			20	ns/V
$T_A$	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	3.15	3.65		3.15		V
	$I_{OH} = -8 \text{ mA}$			2.5			2.4	
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1		0.1		V
	$I_{OL} = 8 \text{ mA}$				0.36		0.44	
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$			$\pm 1$	$\mu\text{A}$
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2		20		$\mu\text{A}$
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			1.35		1.5	$\text{mA}$
$I_{off}$	$V_O = 5.5 \text{ V}$	0 V		0.5		5		$\mu\text{A}$
$C_I$	$V_I = V_{CC}$ or GND	5 V	4	10		10		pF

<sup>†</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 \text{ pF}$				1		ns
$t_{PHL}$							1		
$t_{PLH}$	A or B	Y	$C_L = 50 \text{ pF}$				1		ns
$t_{PHL}$							1		

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)**



PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$		0.8		V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$		-0.8		V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage		0.8		V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	17	pF

### PARAMETER MEASUREMENT INFORMATION




- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
  - C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


D, DB, N, OR PW PACKAGE  
(TOP VIEW)**description**

The SN74AHCT04 contains six independent inverters. The device performs the Boolean function  $Y = \bar{A}$ .

The SN74AHCT04 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

**logic symbol†**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT04

## HEX INVERTER

SCLS232A – OCTOBER 1995 – REVISED FEBRUARY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA
Continuous current through $V_{CC}$ or GND .....	±50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-8	mA
$I_{OL}$	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	$I_{OH} = -8 \text{ mA}$			2.5				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1	0.1	0.1	0.44	V
	$I_{OL} = 8 \text{ mA}$			0.36				
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		±0.1		±1	μA	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2		20	μA	
$\Delta I_{CC}$ <sup>‡</sup>	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V		1.35		1.5	mA	
$C_I$	$V_I = V_{CC}$ or GND	5 V	4	10		10	pF	

<sup>‡</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	4.7	6.7	1	7.5	ns	
$t_{PHL}$				4.7	6.7	1	7.5		
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	5.5	7.7	1	8.5	ns	
$t_{PHL}$				5.5	7.7	1	8.5		

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$	0.8			V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$	-0.8			V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage	0.8			V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	14	pF

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN74AHCT08

## QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS237 - OCTOBER 1995

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



### description


The SN74AHCT08 is a quadruple 2-input positive-AND gate. The device performs the Boolean functions  $Y = A \bullet B$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The SN74AHCT08 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

### logic symbol



### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT08

## QUADRUPLE 2-INPUT POSITIVE-AND GATE

SCLS237 – OCTOBER 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) .....	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1) .....	-0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) .....	-20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	-20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	± 25 mA
Continuous current through V <sub>CC</sub> or GND .....	± 50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, T <sub>stg</sub> .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA			2.5				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	0.44	V
	I <sub>OL</sub> = 8 mA			0.36	0.44			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1	± 1	± 0.1	± 1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	2	20	μA
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35	1.5	1.35	1.5	mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5	5	0.5	5	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4	10	10	4	10	pF

<sup>‡</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 \text{ pF}$	5	6.9	1	8	ns	
$t_{PHL}$				5	6.9	1	8		
$t_{PLH}$	A or B	Y	$C_L = 50 \text{ pF}$	5.5	7.9	1	9	ns	
$t_{PHL}$				5.5	7.9	1	9		

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$	0.4	0.8	0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$	-0.4	-0.8	-0.8	V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage			0.8	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	18	pF

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



### description


The SN74AHCT14 contains six independent inverters. The device performs the Boolean function  $Y = \bar{A}$ . Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have different input threshold levels for positive- ( $V_{T+}$ ) and for negative-going ( $V_{T-}$ ) signals.

The SN74AHCT14 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each Inverter)

INPUT A	OUTPUT Y
H	L
L	H

### logic symbol†



### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT14

## HEX SCHMITT-TRIGGER INVERTER

SCLS246A – OCTOBER 1995 – REVISED JANUARY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W

Storage temperature range,  $T_{stg}$  .....

-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

	MIN	MAX	UNIT
$V_{CC}$ Supply voltage	4.5	5.5	V
$V_{IH}$ High-level input voltage	2.1		V
$V_{IL}$ Low-level input voltage		0.5	V
$V_I$ Input voltage	0	$V_{CC}$	V
$V_O$ Output voltage	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-8	mA
$I_{OL}$ Low-level output current		8	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		20	ns/V
$T_A$ Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHCT14  
HEX SCHMITT-TRIGGER INVERTER

SCLS246A – OCTOBER 1995 – REVISED JANUARY 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			UNIT
			MIN	TYP	MAX	
V <sub>T+</sub> Positive-going input threshold voltage		4.5 V		2	2	V
		5.5 V		2	2	
V <sub>T-</sub> Negative-going input threshold voltage		4.5 V	0.6		0.6	V
		5.5 V	0.6		0.6	
ΔV <sub>T</sub> Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )		4.5 V	0.4	1.4	0.4	V
		5.5 V	0.5	1.6	0.5	
V <sub>OH</sub>	I <sub>OH</sub> = 50 μA	4.5 V	3.15	3.65	3.15	V
	I <sub>OH</sub> = 8 mA	4.5 V	2.5		2.4	
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	V
	I <sub>OL</sub> = 8 mA	4.5 V		0.36	0.44	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1	± 1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	2	10	10	pF

**switching characteristics over recommended operating free-air temperature range  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			UNIT
				MIN	TYP	MAX	
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF	4	7	1	ns
				4	7	1	
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	5.5	8	1	ns
				5.5	8	1	

**noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)**

PARAMETER		MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.9	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>			-0.7	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>			4.3	V
V <sub>IH(D)</sub>	High-level dynamic input voltage			2.1	V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.5	V

NOTE 4: Characteristics are determined during product characterization and ensured by design and for surface-mount packages only.

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	12	pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT14 HEX SCHMITT-TRIGGER INVERTER

SCLS246A – OCTOBER 1995 – REVISED JANUARY 1996

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms


# SN74AHCT32

## QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS248 – OCTOBER 1995

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

**D, DB, N, OR PW PACKAGE  
(TOP VIEW)**



### description


The SN74AHCT32 is a quadruple 2-input positive-OR gate. The device performs the Boolean functions  $Y = \overline{A} \bullet \overline{B}$  or  $Y = A + B$  in positive logic.

The SN74AHCT32 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE  
(each gate)**

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

### logic symbol†



### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT32

## QUADRUPLE 2-INPUT POSITIVE-OR GATE

SCLS248 – OCTOBER 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-8	mA
$I_{OL}$	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	$I_{OH} = -8 \text{ mA}$			2.5				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1	0.1	0.1	0.44	V
	$I_{OL} = 8 \text{ mA}$			0.36	0.44			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$	$\pm 1$	$\pm 0.1$	$\pm 1$	$\mu\text{A}$
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2	20	2	20	$\mu\text{A}$
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V		1.35	1.5	1.35	1.5	mA
$I_{off}$	$V_O = 5.5 \text{ V}$	0 V		0.5	5	0.5	5	$\mu\text{A}$
$C_i$	$V_I = V_{CC}$ or GND	5 V	2	10	10	2	10	pF

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 \text{ pF}$	5	6.9	1	8	ns	ns
$t_{PHL}$				5	6.9	1	8		
$t_{PLH}$	A or B	Y	$C_L = 50 \text{ pF}$	5.5	7.9	1	9	ns	ns
$t_{PHL}$				5.5	7.9	1	9		

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)**


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$	0.4	0.8		V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$	-0.4	-0.8		V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$	4.1			V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage	0.8			V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS		TYP	UNIT
	$C_L = 50 \text{ pF}$	$f = 1 \text{ MHz}$		
$C_{pd}$ Power dissipation capacitance			11.5	pF

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_r = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



# SN74AHCT74

## DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCLS263 - DECEMBER 1995

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


### description

The SN74AHCT74 is a dual positive-edge-triggered D-type flip-flop.

A low level at the preset (**PRE**) or clear (**CLR**) inputs sets or resets the outputs regardless of the levels of the other inputs. When **PRE** and **CLR** are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN74AHCT74 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

† This configuration is nonstable; that is, it does not persist when **PRE** or **CLR** returns to its inactive (high) level.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHCT74**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH CLEAR AND PRESET**

SCLS263 - DECEMBER 1995


**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram, each flip-flop (positive logic)**

**PRODUCT PREVIEW**



SN74AHCT74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
SCLS263 - DECEMBER 1995

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA
Continuous current through $V_{CC}$ or GND .....	±50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-8	mA
$I_{OL}$	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	3.15	3.65		3.15		V
	$I_{OH} = -8 \text{ mA}$			2.5			2.4	
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1	0.1		V
	$I_{OL} = 8 \text{ mA}$				0.36	0.44		
$I_I$	$V_I = V_{CC}$ or GND	5.5 V			±0.1	±1	μA	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2	20	μA	
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			1.35	1.5	mA	
$I_{off}$	$V_O = 5.5 \text{ V}$	0 V			0.5	5	μA	
$C_i$	$V_I = V_{CC}$ or GND	5 V		4	10		10	pF

† This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

**SN74AHCT74**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH CLEAR AND PRESET**

SCLS263 - DECEMBER 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER		TA = 25°C			MIN	MAX	UNIT
		MIN	TYP	MAX			
t <sub>w</sub>	Pulse duration	PRE or CLR low		5	5	5	ns
		CLK		5	5	5	
t <sub>su</sub>	Setup time before CLK↑	Data		5	5	5	ns
		PRE or CLR inactive		5	5	5	
t <sub>h</sub>	Hold time, data after CLK↑			0	0	0	ns
t <sub>rem</sub>	Minimum removal time			3.5	3.5	3.5	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	TA = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
f <sub>max</sub>			C <sub>L</sub> = 15 pF	100	160	80	80	65	MHz
			C <sub>L</sub> = 50 pF	80	140	65			
t <sub>PLH</sub>	PRE or CLR	Q or $\bar{Q}$	C <sub>L</sub> = 15 pF	7.6	10.4	1	12	1	ns
t <sub>PHL</sub>				7.6	10.4	1	12	1	
t <sub>PLH</sub>	CLK	Q or $\bar{Q}$	C <sub>L</sub> = 15 pF	5.8	7.8	1	9	1	ns
t <sub>PHL</sub>				5.8	7.8	1	9	1	
t <sub>PLH</sub>	PRE or CLR	Q or $\bar{Q}$	C <sub>L</sub> = 50 pF	8.1	11.4	1	13	1	ns
t <sub>PHL</sub>				8.1	11.4	1	13	1	
t <sub>PLH</sub>	CLK	Q or $\bar{Q}$	C <sub>L</sub> = 50 pF	6.3	8.8	1	10	1	ns
t <sub>PHL</sub>				6.3	8.8	1	10	1	

noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, TA = 25°C (see Note 4)

PARAMETER		MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>			0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>			-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>				V
V <sub>IH(D)</sub>	High-level dynamic input voltage		2		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics, V<sub>CC</sub> = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	24	pF

**SN74AHCT74**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH CLEAR AND PRESET**

SCLS263 - DECEMBER 1995

**PARAMETER MEASUREMENT INFORMATION**



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
  - The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN74AHCT86

## QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCLS250A – OCTOBER 1995 – REVISED FEBRUARY 1996

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)



### description


The SN74AHCT86 is a quadruple 2-input exclusive-OR gate. The device performs the Boolean functions  $Y = A \oplus B$  or  $Y = \bar{A}B + A\bar{B}$  in positive logic.

The SN74AHCT86 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
(each gate)

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT86


## QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCLS250A – OCTOBER 1995 – REVISED FEBRUARY 1996

### exclusive-OR logic


An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE OR




These are five equivalent exclusive-OR symbols valid for an SN74AHCT86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT




The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	.....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	.....	-0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	.....	-20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	.....	-20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	.....	± 25 mA
Continuous current through V <sub>CC</sub> or GND	.....	± 50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): D package	.....	1.25 W
	DB or PW package	0.5 W
	N package	1.1 W
Storage temperature range, T <sub>stg</sub>	.....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils; except for the N package, which has a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHCT86  
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCLS250A – OCTOBER 1995 – REVISED FEBRUARY 1996

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage	0.8		V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	–8	mA	
I <sub>OL</sub>	Low-level output current	8	mA	
Δt/Δv	Input transition rise or fall rate	20	ns/V	
T <sub>A</sub>	Operating free-air temperature	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = –50 μA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = –8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	0.44	V
	I <sub>OL</sub> = 8 mA			0.36				
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±0.1	±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2	20	2	20	μA
ΔI <sub>CC</sub> †	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35	1.5	1.35	1.5	mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5	5	0.5	5	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4	10	10	4	10	pF

† This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 15 pF	5	6.9	1	8	ns	
				5	6.9	1	8		
t <sub>PLH</sub>	A or B	Y	C <sub>L</sub> = 50 pF	5.5	7.9	1	9	ns	
				5.5	7.9	1	9		

**noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)**

PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub> Quiet output, maximum dynamic V <sub>OL</sub>	0.4	0.8		V
V <sub>OL(V)</sub> Quiet output, minimum dynamic V <sub>OL</sub>	–0.4	–0.8		V
V <sub>IH(D)</sub> High-level dynamic input voltage	2			V
V <sub>IL(D)</sub> Low-level dynamic input voltage		0.8		V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


# SN74AHCT86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

SCLS250A – OCTOBER 1995 – REVISED FEBRUARY 1996

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	18	pF

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1\text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_f = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

SN74AHCT125  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCLS264 - DECEMBER 1995

PRODUCT PREVIEW


- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

The SN74AHCT125 quadruple bus buffer gate features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high. When  $\overline{OE}$  is low, the respective gate passes the data from the A input to its Y output.

The SN74AHCT125 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


D, DB, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)


INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHCT125**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**

SCLS264 - DECEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		4.5	5.5	V
$V_{IH}$	High-level input voltage		2		V
$V_{IL}$	Low-level input voltage		0.8		V
$V_I$	Input voltage		0	$V_{CC}$	V
$V_O$	Output voltage		0	$V_{CC}$	V
$I_{OH}$	High-level output current		-8		mA
$I_{OL}$	Low-level output current		8		mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20		ns/V
$T_A$	Operating free-air temperature		-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	$I_{OH} = -8 \text{ mA}$		2.5					
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1	0.1	0.1	0.36	V
	$I_{OL} = 8 \text{ mA}$							
$I_I$ A or $\bar{OE}$ inputs	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$		$\mu\text{A}$
$I_{OZ}$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.25$		$\pm 2.5$		$\mu\text{A}$
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2		20		$\mu\text{A}$
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V		1.35		1.5		mA
$C_i$	$V_I = V_{CC}$ or GND	5 V		4	10	10		pF
$C_o$	$V_O = V_{CC}$ or GND	5 V		15				pF

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHCT125  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCLS264 - DECEMBER 1995

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ C$			MIN	MAX	UNIT	
				MIN	TYP	MAX				
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$						ns	
$t_{PHL}$										
$t_{PZH}$									ns	
$t_{PZL}$										
$t_{PHZ}$									ns	
$t_{PLZ}$		$\bar{OE}$								
$t_{PLH}$									ns	
$t_{PHL}$										
$t_{PZH}$									ns	
$t_{PZL}$										
$t_{PHZ}$		$C_L = 50 \text{ pF}$						ns		
$t_{PLZ}$										

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	$T_A = 25^\circ C$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{sk(o)}$	A	Y	$5 \text{ V} \pm 0.5 \text{ V}$			1	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ C$  (see Note 5)

PARAMETER		MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$	High-level dynamic input voltage		2		V
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$				pF



**SN74AHCT125**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**

SCLS264 - DECEMBER 1995

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PZL</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**SN74AHCT126**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**

SCLS265 - DECEMBER 1995


- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description


The SN74AHCT126 quadruple bus buffer gate features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output.

The SN74AHCT126 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

D, DB, N, OR PW PACKAGE  
(TOP VIEW)




### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT126

## QUADRUPLE BUS BUFFER GATE

### WITH 3-STATE OUTPUTS

SCLS265 - DECEMBER 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) .....	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1) .....	-0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) .....	-20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	-20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	± 25 mA
Continuous current through V <sub>CC</sub> or GND .....	± 50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): D package .....	1.25 W
DB or PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range, T <sub>stg</sub> .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	0.44	V
	I <sub>OL</sub> = 8 mA			0.36	0.44			
I <sub>I</sub> A or OE inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1		± 1		μA
I <sub>OZ</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.25		± 2.5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2		20		μA
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35		1.5		mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10	10		pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		15				pF

<sup>‡</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHCT126**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**  
 SCLS265 - DECEMBER 1995

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ C$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$						ns
$t_{PHL}$		Y							ns
$t_{PZH}$		OE							ns
$t_{PZL}$		Y							ns
$t_{PHZ}$		OE							ns
$t_{PLZ}$		Y							ns
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$						ns
$t_{PHL}$		Y							ns
$t_{PZH}$		OE							ns
$t_{PZL}$		Y							ns
$t_{PHZ}$		OE							ns
$t_{PLZ}$		Y							ns

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	$T_A = 25^\circ C$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{sk(o)}$	A	Y	$5 \text{ V} \pm 0.5 \text{ V}$				1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ C$  (see Note 5)

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage		2		V
$V_{IL(D)}$ Low-level dynamic input voltage			0.8	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.


operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$				pF

**SN74AHCT126**  
**QUADRUPLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUTS**



SCLS265 - DECEMBER 1995

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VCC
tPHZ/tPZH	GND

**LOAD CIRCUIT**




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

D, DB, N, OR PW PACKAGE  
(TOP VIEW)

### description

The SN74AHCT138 3-line to 8-line decoder/demultiplexer is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN74AHCT138 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G1	Ā2A	Ā2B	C	B	A	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	L	H	H	H	H	H	H	L	H	H
H	L	L	H	H	L	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER


SCLS266 – DECEMBER 1995

## logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±25 mA
Continuous current through $V_{CC}$ or GND .....	±75 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.3 W
DB package .....	0.55 W
N package .....	1.1 W
PW package .....	0.5 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-8	mA
$I_{OL}$	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	3.15	3.65		3.15		V
	$I_{OH} = -8 \text{ mA}$			2.5		2.4		
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1		0.1		V
	$I_{OL} = 8 \text{ mA}$			0.36		0.44		
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		±0.1		±1	μA	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		40	μA	
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V		1.35		1.5	mA	
$I_{off}$	$V_O = 5.5 \text{ V}$	0 V		0.5		5	μA	
$C_i$	$V_I = V_{CC}$ or GND	5 V	4	10		10	pF	

† This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .



# SN74AHCT138

## 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCLS266 – DECEMBER 1995


**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A, B, C	Any Y	$C_L = 15 \text{ pF}$	7.6	10.4	12	1	12	ns
$t_{PHL}$				7.6	10.4	12	1	12	
$t_{PLH}$	G1	Any Y	$C_L = 15 \text{ pF}$	6.6	9.1	10.5	1	10.5	ns
$t_{PHL}$				6.6	9.1	10.5	1	10.5	
$t_{PLH}$	$\bar{G}2A, \bar{G}2B$	Any Y	$C_L = 15 \text{ pF}$	7	9.6	11	1	11	ns
$t_{PHL}$				7	9.6	11	1	11	
$t_{PLH}$	A, B, C	Any Y	$C_L = 50 \text{ pF}$	8.1	11.4	13	1	13	ns
$t_{PHL}$				8.1	11.4	13	1	13	
$t_{PLH}$	G1	Any Y	$C_L = 50 \text{ pF}$	7.1	10.1	11.5	1	11.5	ns
$t_{PHL}$				7.1	10.1	11.5	1	11.5	
$t_{PLH}$	$\bar{G}2A, \bar{G}2B$	Any Y	$C_L = 50 \text{ pF}$	7.5	10.6	12	1	12	ns
$t_{PHL}$				7.5	10.6	12	1	12	

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd Power dissipation capacitance per gate	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	49	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_r = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## APPLICATION INFORMATION




Figure 2. 24-Bit Decoding Scheme

# SN74AHCT138 3-LINE TO 8-LINE DECODER/DEMUTIPLEXER

SCLS266 - DECEMBER 1995

## APPLICATION INFORMATION




Figure 3. 32-Bit Decoding Scheme

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN74AHCT139

## DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCLS267A – DECEMBER 1995 – REVISED FEBRUARY 1996

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates Two Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

**D, DB, N, OR PW PACKAGE  
(TOP VIEW)**



### **description**

The SN74AHCT139 is a dual 2-line to 4-line decoder/demultiplexer designed for 2-V to 5.5-V  $V_{CC}$  operation. This device is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The active-low enable ( $\bar{G}$ ) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

The SN74AHCT139 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**

INPUTS		OUTPUTS				
G	SELECT		Y0	Y1	Y2	Y3
	B	A	H	H	H	H
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT139 DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER


SCLS267A – DECEMBER 1995 – REVISED FEBRUARY 1996

## logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK} (V_I < 0)$ .....	-20 mA
Output clamp current, $I_{OK} (V_O < 0 \text{ or } V_O > V_{CC})$ .....	-20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package	1.3 W
DB package .....	0.55 W
N package .....	1.1 W
PW package .....	0.5 W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-8	mA
$I_{OL}$	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	$I_{OH} = -8 \text{ mA}$		2.5					
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1	0.1	0.1	0.44	V
	$I_{OL} = 8 \text{ mA}$			0.36	0.44			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$	$\pm 1$	$\pm 0.1$	$\pm 1$	$\mu\text{A}$
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2	20	2	20	$\mu\text{A}$
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V		1.35	1.5	1.35	1.5	mA
$C_i$	$V_I = V_{CC}$ or GND	5 V		4.5				pF

† This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

# SN74AHCT139

## DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCLS267A – DECEMBER 1995 – REVISED FEBRUARY 1996

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**



PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	Y	$C_L = 15 \text{ pF}$				1		ns
$t_{PHL}$							1		
$t_{PLH}$	$\bar{G}$	Y	$C_L = 15 \text{ pF}$				1		ns
$t_{PHL}$							1		
$t_{PLH}$	A or B	Y	$C_L = 50 \text{ pF}$				1		ns
$t_{PHL}$							1		
$t_{PLH}$	$\bar{G}$	Y	$C_L = 50 \text{ pF}$				1		ns
$t_{PHL}$							1		

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	26	pF

## PRODUCT PREVIEW

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHCT240**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**  
 SCLS252 – OCTOBER 1995

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


### description

This octal buffer/driver is designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AHCT240 is organized as two 4-bit buffers/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The SN74AHCT240 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DB, DW, N, OR PW PACKAGE  
 (TOP VIEW)



FUNCTION TABLE  
 (each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT240

## OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS



SCLS252 - OCTOBER 1995

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	.....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	.....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND	.....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	.....	0.6 W
DW package	.....	1.6 W
N package	.....	1.3 W
PW package	.....	0.7 W
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA			2.5				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		.001	0.1	.001	0.1	V
	I <sub>OL</sub> = 8 mA				0.36		0.44	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.25		± 0.25	± 2.5	μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1		± 0.1	± 1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		4	40	μA
ΔI <sub>CC</sub> <sup>†</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35		1.35	1.5	mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5		0.5	5	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10	2.5	10	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		3		3		pF

<sup>†</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**SN74AHCT240**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS252 - OCTOBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT	
				MIN	TYP	MAX				
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	5.4	7.4	1	8.5		ns	
$t_{PHL}$				5.4	7.4	1	8.5		ns	
$t_{PZH}$		$\overline{OE}$		7.7	10.4	1	12		ns	
$t_{PZL}$				7.7	10.4	1	12		ns	
$t_{PHZ}$	$\overline{OE}$	Y		8.3	10.4	1	12		ns	
$t_{PLZ}$				8.3	10.4	1	12		ns	
$t_{PLH}$		A		5.9	8.4	1	9.5		ns	
$t_{PHL}$				5.9	8.4	1	9.5		ns	
$t_{PZH}$	$\overline{OE}$	Y	$C_L = 50 \text{ pF}$	8.2	11.4	1	13		ns	
$t_{PZL}$				8.2	11.4	1	13		ns	
$t_{PHZ}$		$\overline{OE}$		8.8	11.4	1	13		ns	
$t_{PLZ}$				8.8	11.4	1	13		ns	

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
		MIN	TYP	MAX			
$t_{sk(o)}$ Output skew	$5 \text{ V} \pm 0.5 \text{ V}$		1		1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$		0.6		V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$		-0.6		V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$		4.1		V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage		0.8		V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.



operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		TYP	UNIT
	$C_L = 50 \text{ pF}$	$f = 1 \text{ MHz}$		
$C_{pd}$ Power dissipation capacitance			10	pF

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



- NOTES:
- C<sub>L</sub> includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.
  - The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



# SN74AHCT244

## OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCLS228A - OCTOBER 1995 - REVISED JANUARY 1996

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


### description

This octal buffer/driver is designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AHCT244 is organized as two 4-bit buffers/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The SN74AHCT244 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-61

# SN74AHCT244 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS


SCLS228A – OCTOBER 1995 – REVISED JANUARY 1996

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
	DW package .....
	N package .....
	PW package .....
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

## recommended operating conditions(see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	0.44	V
	I <sub>OL</sub> = 8 mA			0.36	0.44			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25	±2.5			μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1			μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40			μA
ΔI <sub>CC</sub> <sup>†</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35	1.5			mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5	5			μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	2.5	10	10			pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	3					pF

<sup>†</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**SN74AHCT244**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCLS228A - OCTOBER 1995 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A	Y	$C_L = 15 \text{ pF}$	5.4	7.4	1	8.5		ns
$t_{PHL}$				5.4	7.4	1	8.5		ns
$t_{PZH}$				7.7	10.4	1	12		ns
$t_{PZL}$				7.7	10.4	1	12		ns
$t_{PHZ}$				5	9.4	1	10		ns
$t_{PLZ}$				5	9.4	1	10		ns
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	5.9	8.4	1	9.5		ns
$t_{PHL}$				5.9	8.4	1	9.5		ns
$t_{PZH}$				8.2	11.4	1	13		ns
$t_{PZL}$				8.2	11.4	1	13		ns
$t_{PHZ}$				8.8	11.4	1	13		ns
$t_{PLZ}$				8.8	11.4	1	13		ns

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_{sk(o)}$ Output skew	$5 \text{ V} \pm 0.5 \text{ V}$			1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$		0.7		V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$		-0.7		V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$		4.1		V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage		0.8		V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	8.2	pF

### PARAMETER MEASUREMENT INFORMATION




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT**



**VOLTAGE WAVEFORMS  
DELAY TIMES**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES**

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



# SN74AHCT245

## OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCLS233A - OCTOBER 1995 - REVISED FEBRUARY 1996

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- High Latch-Up Immunity Exceeds 300 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


### description

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The SN74AHCT245 allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

The SN74AHCT245 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS		OUTPUT
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-67


**SN74AHCT245  
OCTAL BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS**

SCLS233A – OCTOBER 1995 – REVISED FEBRUARY 1996

## logic symbol†



## **logic diagram (positive logic)**



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	.....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	.....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	±25 mA
Continuous current through $V_{CC}$ or GND	.....	±75 mA
Maximum power dissipation at $T_A = 55^\circ C$ (in still air) (see Note 2):		
DB package	.....	0.6 W
DW package	.....	1.6 W
N package	.....	1.3 W
PW package	.....	0.7 W
Storage temperature range, $T_{STG}$	.....	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**NOTES:** 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**SN74AHCT245**  
**OCTAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCLS233A – OCTOBER 1995 – REVISED FEBRUARY 1996

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	0.44	V
	I <sub>OL</sub> = 8 mA			0.36	0.44			
I <sub>OZ</sub>	A or B inputs <sup>†</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25		±2.5	μA
I <sub>I</sub>	OE or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		40	μA
ΔI <sub>CC</sub> <sup>‡</sup>		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35		1.5	mA
I <sub>off</sub>		V <sub>O</sub> = 5.5 V	0 V		0.5		5	μA
C <sub>i</sub>	OE or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	2.5	10		10	pF
C <sub>io</sub>	A or B inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4			pF

<sup>†</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

<sup>‡</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHCT245**  
**OCTAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCLS233A - OCTOBER 1995 - REVISED FEBRUARY 1996

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$	A or B	B or A	$C_L = 15 \text{ pF}$	4.5	7.7	1	8.5		ns
$t_{PHL}$				4.5	7.7	1	8.5		
$t_{PZH}$	$\overline{OE}$	A or B	$C_L = 15 \text{ pF}$	8.9	13.8	1	15		ns
$t_{PZL}$				8.9	13.8	1	15		
$t_{PHZ}$	$\overline{OE}$	A or B	$C_L = 15 \text{ pF}$	9.2	14.4	1	15.5		ns
$t_{PLZ}$				9.2	14.4	1	15.5		
$t_{PLH}$	A or B	B or A	$C_L = 50 \text{ pF}$	5.3	8.7	1	9.5		ns
$t_{PHL}$				5.3	8.7	1	9.5		
$t_{PZH}$	$\overline{OE}$	A or B	$C_L = 50 \text{ pF}$	9.7	14.8	1	16		ns
$t_{PZL}$				9.7	14.8	1	16		
$t_{PHZ}$	$\overline{OE}$	A or B	$C_L = 50 \text{ pF}$	10	15.4	1	16.5		ns
$t_{PLZ}$				10	15.4	1	16.5		

output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_{sk(o)}$ Output skew	$5 \text{ V} \pm 0.5 \text{ V}$	1	1	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$	4			V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage	0.8			V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per transceiver	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	13	pF

### PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VCC
tPHZ/tPZH	GND

LOAD CIRCUIT



VOLTAGE WAVEFORMS  
DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN74AHCT373

## OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS239 - OCTOBER 1995

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description


The SN74AHCT373 is an octal-transparent D-type latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHCT373 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each latch)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


3-73

# SN74AHCT373

## OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS


SCLS239 - OCTOBER 1995

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	.....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	.....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	± 25 mA
Continuous current through $V_{CC}$ or GND	.....	± 75 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air)(see Note 2):	DB package	0.6 W
	DW package	1.6 W
	N package	1.3 W
	PW package	0.7 W
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-8	mA
$I_{OL}$	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	4.5 V		0.1	0.1	0.1	0.36	0.44
	I <sub>OL</sub> = 8 mA							
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25	±2.5	±0.25	±2.5	µA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±0.1	±1	µA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40	4	40	µA
ΔI <sub>CC</sub> <sup>†</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35	1.5	1.35	1.5	mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5	5	0.5	5	µA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4		4		pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		6		6		pF

<sup>†</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

timing requirements over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		MIN	MAX	UNIT
			MIN	MAX			
t <sub>w</sub>	Pulse duration, LE high		5	5	5	5	ns
t <sub>su</sub>	Setup time, data before LE↓		4	4	4	4	ns
t <sub>h</sub>	Hold time, data after LE↓		1	1	1	1	ns

switching characteristics over recommended free-air temperature operating range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			UNIT	
				MIN	TYP	MAX		
t <sub>PLH</sub>	D	Q	C <sub>L</sub> = 15 pF	7.2	1	8.5	ns	
t <sub>PHL</sub>				7.2	1	8.5		
t <sub>PLH</sub>				7.2	1	8.5		
t <sub>PHL</sub>				7.2	1	8.5		
t <sub>PZH</sub>		Q		8.1	1	9.5	ns	
t <sub>PZL</sub>				8.1	1	9.5		
t <sub>PHZ</sub>								
t <sub>PLZ</sub>								
t <sub>PLH</sub>	LE	Q	C <sub>L</sub> = 50 pF	9.2	1	10.5	ns	
t <sub>PHL</sub>				9.2	1	10.5		
t <sub>PLH</sub>				9.2	1	10.5		
t <sub>PHL</sub>				9.2	1	10.5		
t <sub>PZH</sub>		Q		10.1	1	11.5	ns	
t <sub>PZL</sub>				10.1	1	11.5		
t <sub>PHZ</sub>				9.2	1	10.5		
t <sub>PLZ</sub>				9.2	1	10.5		

**SN74AHCT373**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCLS239 - OCTOBER 1995

**noise characteristics,  $V_{CC} = 5$  V,  $C_L = 50$  pF,  $T_A = 25^\circ\text{C}$  (see Note 4)**


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$		0.8		V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$		-0.8		V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage		0.8		V

NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.





**operating characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50$ pF, $f = 1$ MHz	27			pF

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PPL}$	Open
$t_{PLZ}/t_{PPLZ}$	V <sub>CC</sub>
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_f = 3\text{ ns}$ ,  $t_r = 3\text{ ns}$ .
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN74AHCT374

## OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS


SCLS241 - OCTOBER 1995

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

The SN74AHCT374 is an octal edge-triggered D-type flip-flop that features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHCT374 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	H or L	X	$Q_0$
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


3-79

# SN74AHCT374


## OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS241 - OCTOBER 1995

### logic symbol†



### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1)	.....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	.....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	.....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{OC}$ )	.....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND	.....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	.....	0.6 W
	DW package	1.6 W
	N package	1.3 W
	PW package	0.7 W
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SN74AHCT374  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCLS241 - OCTOBER 1995

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	3.15	3.65		3.15		V
	I <sub>OH</sub> = -8 mA		2.5			2.4		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1		0.1		V
	I <sub>OL</sub> = 8 mA			0.36		0.44		
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	5.5 V		± 0.25		± 2.5		μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		± 0.1		± 1		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		40		μA
ΔI <sub>CO</sub> †	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35		1.5		mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5		5		μA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF
C <sub>O</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		6				pF

† This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**timing requirements over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted)(see Figure 1)**

		T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX			
t <sub>w</sub>	Pulse duration, CLK high or low		5		5	ns
t <sub>su</sub>	Setup time, data before CLK↑		5		5.5	ns
t <sub>h</sub>	Hold time, data after CLK↑	1.5		1.5		ns

**SN74AHCT374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCLS241 - OCTOBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted)(see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$f_{max}$			$C_L = 15 \text{ pF}$	130		110			MHz
			$C_L = 50 \text{ pF}$	85		75			
$t_{PLH}$	CLK	Q	$C_L = 15 \text{ pF}$		8.1	1	9.5		ns
$t_{PHL}$					8.1	1	9.5		
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 15 \text{ pF}$		7.6	1	9		ns
$t_{PZL}$					7.6	1	9		
$t_{PHZ}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$					ns	
$t_{PLZ}$									
$t_{PLH}$	CLK	Q	$C_L = 50 \text{ pF}$		10.1	1	11.5		ns
$t_{PHL}$					10.1	1	11.5		
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$		9.6	1	11		ns
$t_{PZL}$					9.6	1	11		
$t_{PHZ}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$		8.8	1	10		ns
$t_{PLZ}$					8.8	1	10		

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 4)

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage			0.8	V


NOTE 4: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$		40		pF

SN74AHCT374  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCLS241 - OCTOBER 1995

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
  - The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**




**SN74AHCT540**  
**OCTAL BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**  
 SCLS268 - DECEMBER 1995

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description

The SN74AHCT540 octal buffer/driver is ideal for driving bus lines or buffer memory address registers. This device features inputs and outputs on opposite sides of the package to facilitate printed-circuit-board layout.

DB, DW, N, OR PW PACKAGE  
 (TOP VIEW)




The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

The SN74AHCT540 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated


**TEXAS  
 INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHCT540  
OCTAL BUFFER/DRIVER  
WITH 3-STATE OUTPUTS**

SCLS268 – DECEMBER 1995

## **logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	
DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W
Storage temperature range, $T_{Stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:**

  1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage		2	V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

**NOTE 3:** Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	4.5 V		0.1	0.1	0.1	0.36	V
	I <sub>OL</sub> = 8 mA			0.36	0.44			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25	±2.5	±0.25	±2.5	µA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±0.1	±1	µA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40	4	40	µA
ΔI <sub>CC</sub> <sup>†</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		1.35	1.5	1.35	1.5	mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5	5	0.5	5	µA
C <sub>j</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4	10	✓	4	10	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	9			9		pF

<sup>†</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF						ns
t <sub>PHL</sub>		Y	C <sub>L</sub> = 15 pF						
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF						ns
t <sub>PZL</sub>		Y	C <sub>L</sub> = 15 pF						
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF						ns
t <sub>PLZ</sub>		Y	C <sub>L</sub> = 15 pF						
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF						ns
t <sub>PHL</sub>		Y	C <sub>L</sub> = 50 pF						
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF						ns
t <sub>PZL</sub>		Y	C <sub>L</sub> = 50 pF						
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF						ns
t <sub>PLZ</sub>		Y	C <sub>L</sub> = 50 pF						

output-skew characteristics, C<sub>L</sub> = 50 pF (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>sk(o)</sub>	A	Y	5 V ± 0.5 V			1	1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

# SN74AHCT540

## OCTAL BUFFER/DRIVER

### WITH 3-STATE OUTPUTS

SCLS268 - DECEMBER 1995

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$		0.8		V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$		-0.8		V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage		0.8		V


NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$		pF

## PARAMETER MEASUREMENT INFORMATION

## PRODUCT PREVIEW



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT541

## OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCLS269B - DECEMBER 1995 - REVISED JANUARY 1996

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs


### description

The SN74AHCT541 octal buffer/driver is ideal for driving bus lines or buffer memory address registers. This device features inputs and outputs on opposite sides of the package to facilitate printed-circuit-board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE}_1$  or  $\overline{OE}_2$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.

The SN74AHCT541 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE}_1$	$\overline{OE}_2$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

### logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT541

## OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCLS269B - DECEMBER 1995 - REVISED JANUARY 1996

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) .....	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1) .....	-0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) .....	-20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	-20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±25 mA
Continuous current through V <sub>CC</sub> or GND .....	±75 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air)(see Note 2): DB package .....	0.6 W
	DW package .....
	N package .....
	PW package .....
Storage temperature range, T <sub>stg</sub> .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	4.5 V	3.15	3.65	3.15	V	2.4	
	I <sub>OH</sub> = -8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	4.5 V		0.1	0.1	V	0.36	0.44
	I <sub>OL</sub> = 8 mA							
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25	±2.5	µA		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	µA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40	µA		
ΔI <sub>CC</sub> <sup>†</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		1.35	1.5	mA		
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5	5	µA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4	10	10	pF		
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	9			pF		

<sup>†</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF						ns
t <sub>PHL</sub>									
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF						ns
t <sub>PZL</sub>									
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF						ns
t <sub>PLZ</sub>									
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF						ns
t <sub>PHL</sub>									
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF						ns
t <sub>PZL</sub>									
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF						ns
t <sub>PLZ</sub>									

output-skew characteristics, C<sub>L</sub> = 50 pF (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX			
t <sub>sk(o)</sub>	A	Y	5 V ± 0.5 V				1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

# SN74AHCT541

## OCTAL BUFFER/DRIVER

### WITH 3-STATE OUTPUTS

SCLS269B - DECEMBER 1995 - REVISED JANUARY 1996

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**

PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$		0.8		V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$		-0.8		V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage		0.8		V


NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$		pF

## PARAMETER MEASUREMENT INFORMATION

## PRODUCT PREVIEW



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74AHCT573

## OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS243B - OCTOBER 1995 - REVISED JANUARY 1996

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

### description


The SN74AHCT573 is an octal-transparent D-type latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHCT573 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each latch)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN74AHCT573 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS243B - OCTOBER 1995 - REVISED JANUARY 1996

## logic symbol<sup>†</sup>



## logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	.....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	.....	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	.....	-0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	.....	-20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	.....	-20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	.....	± 25 mA
Continuous current through V <sub>CC</sub> or GND	.....	± 75 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DB package	.....	0.6 W
DW package	.....	1.6 W
N package	.....	1.3 W
PW package	.....	0.7 W
Storage temperature range, T <sub>stg</sub>	.....	-65°C to 150°C

<sup>‡</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	0.44	V
	I <sub>OL</sub> = 8 mA			0.36				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25	±2.5	±0.25	±2.5	μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±0.1	±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40	4	40	μA
ΔI <sub>CC</sub> <sup>†</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35	1.5	1.35	1.5	mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5	5	0.5	5	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10	4	10	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		6		6		pF

<sup>†</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>W</sub>	Pulse duration, LE high			5	5	5	5	ns
t <sub>su</sub>	Setup time, data before LE↓			3.5	3.5	3.5	3.5	ns
t <sub>h</sub>	Hold time, data after LE↓			1.5	1.5	1.5	1.5	ns

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			MIN	MAX	UNIT	
				MIN	TYP	MAX				
t <sub>PLH</sub>	D	Q	C <sub>L</sub> = 15 pF	6.8	1	8	ns	ns	ns	
t <sub>PHL</sub>				6.8	1	8				
t <sub>PLH</sub>				7.7	1	9				
t <sub>PHL</sub>				7.7	1	9				
t <sub>PZH</sub>				7.7	1	9				
t <sub>PZL</sub>		Q		7.7	1	9	ns	ns	ns	
t <sub>PHZ</sub>				7.7	1	9				
t <sub>PLZ</sub>				7.7	1	9				
t <sub>PLH</sub>	LE	Q	C <sub>L</sub> = 50 pF	8.8	1	10	ns	ns	ns	
t <sub>PHL</sub>				8.8	1	10				
t <sub>PLH</sub>				9.7	1	11				
t <sub>PHL</sub>				9.7	1	11				
t <sub>PZH</sub>				9.7	1	11				
t <sub>PZL</sub>		Q		9.7	1	11	ns	ns	ns	
t <sub>PHZ</sub>				9.7	1	11				
t <sub>PLZ</sub>				9.7	1	11				

**SN74AHCT573**  
**OCTAL TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCLS243B - OCTOBER 1995 - REVISED JANUARY 1996

**output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)**

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_{sk(o)}$	Output skew	5 V ± 0.5 V		1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic $V_{OL}$		0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic $V_{OL}$		-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic $V_{OH}$			V
$V_{IH(D)}$	High-level dynamic input voltage	2		V
$V_{IL(D)}$	Low-level dynamic input voltage		0.8	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	25	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




**SN74AHCT574**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**  
 SCLS245 – OCTOBER 1995

- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Standard Plastic (N) DIPs

#### description

The SN74AHCT574 is an octal edge-triggered D-type flip-flop that features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

DB, DW, N, OR PW PACKAGE  
 (TOP VIEW)



On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHCT574 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE  
 (each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	L or H	X	Q <sub>0</sub>
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74AHCT574**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**


SCLS245 – OCTOBER 1995

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	-20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
	DW package .....
	N package .....
	PW package .....
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74AHCT574  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCLS245 – OCTOBER 1995

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	3.15	3.65	3.15	3.15	2.4	V
	I <sub>OH</sub> = -8 mA		2.5					
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	0.44	V
	I <sub>OL</sub> = 8 mA			0.36	0.44			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.25	±2.5	±0.25	±2.5	μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±0.1	±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4	40	4	40	μA
ΔI <sub>CC</sub> †	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		1.35	1.5	1.35	1.5	mA
I <sub>off</sub>	V <sub>O</sub> = 5.5 V	0 V		0.5	5	0.5	5	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5		4.5		pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		15		15		pF

† This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

		T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX			
t <sub>w</sub>	Pulse duration, CLK high or low		5	5	5.5	ns
t <sub>su</sub>	Setup time, data before CLK↑		3.5	3.5	3.5	ns
t <sub>h</sub>	Hold time, data after CLK↑		1.5	1.5	1.5	ns

**SN74AHCT574**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCLS245 – OCTOBER 1995

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$f_{max}$			$C_L = 15 \text{ pF}$	130	180		110		MHz
			$C_L = 50 \text{ pF}$	85	115		75		
$t_{PLH}$	CLK	Q	$C_L = 15 \text{ pF}$			8.6	1	10	ns
$t_{PHL}$						8.6	1	10	
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 15 \text{ pF}$			9	1	10.5	ns
$t_{PZL}$						9	1	10.5	
$t_{PHZ}$	$\overline{OE}$	Q	$C_L = 15 \text{ pF}$						ns
$t_{PLZ}$									
$t_{PLH}$	CLK	Q	$C_L = 50 \text{ pF}$			10.6	1	12	ns
$t_{PHL}$						10.6	1	12	
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$			11	1	12.5	ns
$t_{PZL}$						11	1	12.5	
$t_{PHZ}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$			10.1	1	11.5	ns
$t_{PLZ}$						10.1	1	11.5	

output-skew characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$   
(see Note 4)

PARAMETER	$V_{CC}$	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
		MIN	TYP	MAX			
$t_{sk(o)}$ Output skew	$5 \text{ V} \pm 0.5 \text{ V}$				1	1	ns

NOTE 4: Characteristics are determined during product characterization and ensured by design.

noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)


PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$			0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$			-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				V
$V_{IH(D)}$ High-level dynamic input voltage	2			V
$V_{IL(D)}$ Low-level dynamic input voltage			0.8	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	40	pF

### PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	V <sub>CC</sub>
$t_{PHZ}/t_{PZH}$	GND


LOAD CIRCUIT




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>

# Contents

	Page
<b>Ordering Instructions .....</b>	4-3
<b>Mechanical Data .....</b>	4-5
D (R-PDSO-G**) .....	4-5
DB (R-PDSO-G**) .....	4-6
DW (R-PDSO-G**) .....	4-7
N (R-PDIP-T**) .....	4-8
PW (R-PDSO-G**) .....	4-9

## ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.

EXAMPLE: SN 74AHC244 DB LE

### Prefix

SN = Standard prefix

SNJ = MIL-STD-883 processed and screened per JEDEC Standard 101

### Unique Circuit Description

MUST CONTAIN SEVEN TO ELEVEN CHARACTERS

Examples: 74AHC00

74AHCT245

### Package

MUST CONTAIN ONE TO THREE LETTERS

D, DW = plastic small-outline package

DB = plastic shrink small-outline package

N = plastic dual-in-line package

PW = plastic thin shrink small-outline package

(from pin-connection diagram on individual data sheet)

### Tape and Reel Packaging

Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.

MUST CONTAIN ONE OR TWO LETTERS

LE = Left embossed tape and reel (required for DB and PW packages)

R = Standard tape and reel (optional for D and DW packages)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265




## MECHANICAL DATA

D (R-PDSO-G\*\*)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE





- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).  
 D. Four center pins are connected to die mount pad.  
 E. Falls within JEDEC MS-012

## MECHANICAL DATA

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

28 PIN SHOWN



DIM \ PINS **	8	14	16	20	24	28	30	38
A MAX	3,30	6,50	6,50	7,50	8,50	10,50	10,50	12,90
A MIN	2,70	5,90	5,90	6,90	7,90	9,90	9,90	12,30

4040065 / C 10/95

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150


 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# MECHANICAL DATA

DW (R-PDSO-G\*\*) PLASTIC SMALL-OUTLINE PACKAGE

16 PIN SHOWN




- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
  - Falls within JEDEC MS-013

## MECHANICAL DATA

N (R-PDIP-T\*\*)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-001 (20 pin package is shorter than MS-001.)

## PW (R-PDSO-G\*\*)

14 PIN SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



PINS **\nDIM	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/D 10/95


- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153








<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>


A


## AHC04 Qualification Data


























































<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>








## AHCT04 Qualification Data












































<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>

**C AHC245 Qualification Data**












**ICCZ (Outputs Low) vs VCC**  
AHC245, Pin 20, Lot #1  
Vcc = Variable




**ICCZ (Outputs Low) vs VCC**  
AHC245, Pin 20, Lot #2  
Vcc = Variable





**ICCZ (Outputs Low) vs VCC**  
AHC245, Pin 20, Lot #3  
Vcc = Variable





**ICCZ (Outputs Low) vs VCC**  
AHC245, Pin 20, Competitor  
Vcc = Variable



































**VOUT vs VIN (0V to 5V)**  
AHC245, Pin 1-18, Lot #1  
Vcc = 5.5V, Outputs = Low




**VOUT vs VIN (0V to 5V)**  
AHC245, Pin 1-18, Lot #2  
Vcc = 5.5V, Outputs = Low








**VOUT vs VIN (0V to 5V)**  
AHC245, Pin 1-18, Lot #3  
Vcc = 5.5V, Outputs = Low





**VOUT vs VIN (0V to 5V)**  
AHC245, Pin 1-18, Competitor  
Vcc = 5.5V, Outputs = Low


















































**TPHZ vs TEMP**  
**AHC245, A to B, Lot #1**  
**Vcc = 4.5V**




**TPHZ vs TEMP**  
**AHC245, A to B, Lot #2**  
**Vcc = 4.5V**








**TPHZ vs TEMP**  
**AHC245, A to B, Lot #3**  
**Vcc = 4.5V**





**TPHZ vs TEMP**  
**AHC245, A to B, Competitor**  
**Vcc = 4.5V**

















































<b>General Information</b>	<b>1</b>
<b>AHC Data Sheets</b>	<b>2</b>
<b>AHCT Data Sheets</b>	<b>3</b>
<b>Mechanical Data</b>	<b>4</b>
<b>AHC04 Qualification Data</b>	<b>A</b>
<b>AHCT04 Qualification Data</b>	<b>B</b>
<b>AHC245 Qualification Data</b>	<b>C</b>
<b>AHCT245 Qualification Data</b>	<b>D</b>

## **D AHCT245 Qualification Data**


**ICC vs VIN (0V to 5V)**  
AHCT245, Pin 18, Lot #1  
 $V_{cc} = 5.5V$




**ICC vs VIN (0V to 5V)**  
AHCT245, Pin 18, Lot #2  
 $V_{cc} = 5.5V$




**ICC vs VIN (0V to 5V)**  
AHCT245, Pin 18, Lot #3  
 $V_{cc} = 5.5V$




**ICC vs VIN (0V to 5V)**  
AHCT245, Pin 18, Competitor  
 $V_{cc} = 5.5V$







**ICCL vs VCC**  
AHCT245, Pin 20, Lot #1  
Vcc = Variable




**ICCL vs VCC**  
AHCT245, Pin 20, Lot #2  
Vcc = Variable





**ICCL vs VCC**  
AHCT245, Pin 20, Lot #3  
Vcc = Variable





**ICCL vs VCC**  
AHCT245, Pin 20, Competitor  
Vcc = Variable












































**VOUT vs VIN (5V to 0V)**  
AHCT245, Pin 1-18, Lot #1  
Vcc = 5.5V, Outputs = Low




**VOUT vs VIN (5V to 0V)**  
AHCT245, Pin 1-18, Lot #2  
Vcc = 5.5V, Outputs = Low





**VOUT vs VIN (5V to 0V)**  
AHCT245, Pin 1-18, Lot #3  
Vcc = 5.5V, Outputs = Low




**VOUT vs VIN (5V to 0V)**  
AHCT245, Pin 1-18, Competitor  
Vcc = 5.5V, Outputs = Low












**TPHL vs TEMP**  
AHCT245, A to B, Lot #1  
 $V_{cc} = 4.5V$




**TPHL vs TEMP**  
AHCT245, A to B, Lot #2  
 $V_{cc} = 4.5V$





**TPHL vs TEMP**  
AHCT245, A to B, Lot #3  
 $V_{cc} = 4.5V$





**TPHL vs TEMP**  
AHCT245, A to B, Competitor  
 $V_{cc} = 4.5V$

















**TPHZ vs TEMP**  
AHCT245, A to B, Lot #1  
 $V_{cc} = 4.5V$




**TPHZ vs TEMP**  
AHCT245, A to B, Lot #2  
 $V_{cc} = 4.5V$





**TPHZ vs TEMP**  
AHCT245, A to B, Lot #3  
 $V_{cc} = 4.5V$





**TPHZ vs TEMP**  
AHCT245, A to B, Competitor  
 $V_{cc} = 4.5V$
































---

**NOTES**

## TI Worldwide Sales and Representative Offices

**AUSTRALIA / NEW ZEALAND:** Texas Instruments Australia Ltd.: Melbourne [61] 3-696-1211, Fax 3-696-4446; Sydney 2-910-3100, Fax 2-805-1186.

**BELGIUM:** Texas Instruments Belgium S.A./N.V.: Brussels [32] (02) 726 75 80, Fax (02) 726 72 76.

**BRAZIL:** Texas Instrumentos Electronicos do Brasil Ltda.: Sao Paulo [55] 11-535-5133.

**CANADA:** Texas Instruments Canada Ltd.: Montreal (514) 421-2750; Ottawa (613) 726-3201; Fax 726-6363; Toronto (905) 884-9181; Fax 884-0062.

**DENMARK:** Texas Instruments A/S: Ballerup [45] (44) 68 74 00.

**FRANCE/MIDDLE EAST/AFRICA:** Texas Instruments France: Vélizy-Villacoublay [33] (1) 30 70 10 01, Fax (1) 30 70 10 54.

**GERMANY:** Texas Instruments Deutschland GmbH.: Freising [49] (08161) 800, Fax (08161) 80 45 16; Hannover (0511) 90 49 60, Fax (0511) 64 90 331; Ostfildern (0711) 340 30, Fax (0711) 340 32 57.

**HONG KONG:** Texas Instruments Hong Kong Ltd.: Kowloon [852] 2956-7288, Fax 2956-2200.

**HUNGARY:** Texas Instruments Representation: Budapest [36] (1) 269 83 10, Fax (1) 267 13 57.

**IRELAND:** Texas Instruments Ireland Ltd.: Dublin [353] (01) 475 52 33, Fax (01) 478 14 63.

**ITALY:** Texas Instruments Italia S.p.A.: Agrate Brianza [39] (039) 684 21, Fax (039) 684 29 12; Rome (06) 657 26 51.

**JAPAN:** Texas Instruments Japan Ltd.: Kanazawa [81] 0762-23-5471, Fax 0762-23-1583; Kita Kanto 0485-22-2440, Fax 0485-23-5787; Kyoto 075-341-7713, Fax 075-341-7724; Kyushu 0977-73-1557, Fax 0977-73-1583; Matsumoto 0263-33-1060, Fax 0263-35-1025; Nagoya 052-232-5601, Fax 052-232-7888; Osaka 06-204-1881, Fax 06-204-1895; Tachikawa 0425-27-6760, Fax 0425-27-6426; Tokyo 03-3769-8700, Fax 03-3457-6777; Yokohama 045-338-1220, Fax 045-338-1255.

**KOREA:** Texas Instruments Korea Ltd.: Seoul [82] 2-551-2804, Fax 2-551-2828.

**MAINLAND CHINA:** Texas Instruments China Inc.: Beijing [86] 10-500-2255, Ext. 3750, Fax 10-500-2705.

**MALAYSIA:** Texas Instruments Malaysia Sdn Bhd: Kuala Lumpur [60] 3-208-6001, Fax 3-230-6605.

**MEXICO:** Texas Instruments de Mexico S.A. de C.V.: Colonia del Valle [52] 5-639-9740.

**NORWAY:** Texas Instruments Norge A/S: Oslo [47] (02) 264 75 70.

**PHILIPPINES:** Texas Instruments Asia Ltd.: Metro Manila [63] 2-636-0980, Fax 2-631-7702.

**SINGAPORE (& INDIA, INDONESIA, THAILAND):** Texas Instruments Singapore (PTE) Ltd.: Singapore [65] 390-7100, Fax 390-7062.

**SPAIN/PORTUGAL:** Texas Instruments España S.A.: Madrid [34] (1) 372 80 51, Fax (1) 307 68 64.

**SUOMI/FINLAND:** Texas Instruments OY: Espoo [358] (0) 43 54 20 33, Fax (0) 46 73 23.

**SWEDEN:** Texas Instruments International Trade Corporation (Sverigefilialen): Kista [46] (08) 752 58 00, Fax (08) 751 97 15.

**SWITZERLAND:** Texas Instruments Switzerland AG: Dietikon [41] 886-2-3771450.

**TAIWAN:** Texas Instruments Taiwan Limited: Taipei [886] 2-378-6800, Fax 2-377-2718.

**THE NETHERLANDS:** Texas Instruments Holland, B.V. Amsterdam [31] (020) 546 98 00, Fax (020) 646 31 36.

**UNITED KINGDOM:** Texas Instruments Ltd.: Northampton [44] (01604) 66 30 00, Fax (01604) 66 30 01.

**UNITED STATES:** Texas Instruments Incorporated: **ALABAMA:** Huntsville (205) 430-0114; **ARIZONA:** Phoenix (602) 224-7800; **CALIFORNIA:** Irvine (714) 660-1200; Los Angeles (818) 704-8100; San Diego (619) 278-9600; San Jose (408) 894-9000; **COLORADO:** Denver (303) 488-9300; **CONNECTICUT:** Wallingford (203) 269-0074; **FLORIDA:** Fort Lauderdale (305) 425-7805; Orlando (407) 667-5308; Tampa (813) 573-0331; **GEORGIA:** Atlanta (770) 662-7967; **ILLINOIS:** Chicago (708) 517-4500; **INDIANA:** Indianapolis (317) 573-6400; **KANSAS:** Kansas City (913) 451-4511; **MARYLAND:** Baltimore (410) 312-7900; **MASSACHUSETTS:** Boston (617) 895-9100; **MICHIGAN:** Detroit (810) 305-5700; **MINNESOTA:** Minneapolis (612) 828-9300; **NEW JERSEY:** Edison (908) 906-0033; **NEW MEXICO:** Albuquerque (505) 345-2555; **NEW YORK:** Long Island (516) 454-6601; Poughkeepsie (914) 897-2900; Rochester (716) 385-6770; **NORTH CAROLINA:** Charlotte (704) 522-5487; Raleigh (919) 876-2725; **OHIO:** Cleveland (216) 328-2149; Dayton (513) 427-3200; **OREGON:** Portland (503) 643-6758; **PENNSYLVANIA:** Philadelphia (610) 825-9500; **PUERTO RICO:** Hato Rey (809) 753-8700; **TEXAS:** Austin (512) 250-6769; Dallas (214) 917-1264; Houston (713) 778-6592; Midland (915) 561-6521; **WISCONSIN:** Milwaukee (414) 798-5021.

### North American Authorized Distributors

#### COMMERCIAL

Almac / Arrow	800-426-1410 / 800-452-9185
Anthem Electronics	800-826-8436
Arrow / Schweber	800-777-2776
Future Electronics (Canada)	800-388-8731
Hamilton Hallmark	800-332-8638
Marshall Industries	800-522-0084 or www.marshall.com
Wyle	800-414-4144

#### OBsolete PRODUCTS

Rochester Electronics	508-462-9332
-----------------------	--------------

#### MILITARY

Alliance Electronics Inc	800-608-9494
Future Electronics (Canada)	800-388-8731
Hamilton Hallmark	800-332-8638
Zeus, An Arrow Company	800-524-4735

#### CATALOG

Allied Electronics	800-433-5700
Arrow Advantage	800-777-2776
Newark Electronics	800-367-3573

For Distributors outside North America, contact your local Sales Office.

**Important Notice:** Texas Instruments (TI) reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

Please be advised that TI warrants its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. TI assumes no liability for applications assistance, software performance, or third-party product information, or for infringement of patents or services described in this publication. TI assumes no responsibility for customers' applications or product designs.

A111395

© 1995 Texas Instruments Incorporated

Printed in the USA



