TEXAS INSTRUMENTS

PCILynx

1394 to PCI Bus Interface
TSB12LV21APGF
(F643178A)
Functional Specification

Revision 1.2

June 16, 1997

Table Of Contents

List Of Figures

1. Revision History

Revision 1.0			
Section	Date	Editor	Changes Summary
	12/2/96	Randy Pipho	Split this spec off from rev 0.11 of Prototype spec
	12/30/96	Henry Angulo	Modified tcode comparator mode code definitions to match the implementation im hardware. Added snoop mode control bit to Link Layer control and status register definition and receive FIFO snoop packet FIFO format.
	1/23/97	Richard Baker	Updated PCI information. Added diagrams for registers.
All	4/97	Kevin Kornher	Substantial update for Rev A device.

Contributors:
Henry Angulo
Richard Baker
Brian Deng
Bob Gugel
Burke Henehan
Kevin Kornher
Randy Pipho
Chuck Storvik
Mark Young

2. Introduction

2.1 Scope Of Document

This document, upon acceptance and release, shall specify the requirements for the design of an Application Specific Integrated Circuit (ASIC) to be implemented using Texas Instruments Inc TGC3000T ASIC technology. This device shall perform the primary function of controlling the transfer of 1394 data packets between devices operating in a PCI bus environment and devices operating in a IEEE 1394 bus environment. The device here after shall be referred to as the PCILynx.

2.2 Feature Set

The PCILynx device shall support the following features:

- Compliant with IEEE 1394-1995
- Compliant with PCI specification revision 2.1
- Performs function of 1394 cycle master
- Detect lost cycle start messages
- Generates 32 bit CRC for transmission of 1394 packets
- Performs 32 bit CRC checking on reception of 1394 packets
- Supports IEEE 1394 transfer rates of 100, 200 and 400 Mbps
- Provides three size-programmable FIFOs (ASYNC transmit + ISO transmit + General Receive)
- Programmable 5 channel address comparator logic for receiving incoming 1394 packets and assigning them to a DMA channel.
- Provides 5 scatter-gather DMA channels where the 1394 operation of each channel can be programmed to support:
  - Asynchronous Packet Transmit
  - Isochronous Packet Transmit
  - Asynchronous Packet Receive
  - Isochronous Packet Receive
- Supports DMA transfers between 1394 and local bus RAM, ROM, AUX, or ZV
- Provides PCI bus master function for supporting DMA operations
- Provides PCI slave function for read-write access of internal registers
- Implements a 32-bit PCI address-data path.
- Provides PCI address-data parity checking
- Provides Software control of interrupt events
- Supports Plug and Play specification
- Provides a programmable 8 / 16-bit external Local Bus for implementing a dedicated data path to external logic (i.e. SRAM, ROM, etc.)
- Provides an 8 / 16-bit Zoom Video (ZV) Port for the transferring of video data directly to an external motion video memory area
- Operate from 3.3 Volt power while maintaining 5 Volt tolerant inputs

2.3 Applicable Documents

The following documents shall apply to the design of the PCILynx ASIC.

- PCI Bus specification revision 2.1
- IEEE STD 1394-1995 High Performance Serial Bus

- IEEE STD 1212-1991, IEEE Standard Control and Status Register (CSR) Architecture for Microcomputer Busses
- Texas Instruments Inc. TGC3000T ASIC Design Manual

3. Performance Requirements

The PCILynx device shall meet the following performance requirements

- 1394 Serial Data transfer Rates - 100 Mbps, 200 Mbps, 400 Mbps
- Phy Link Interface Clock Frequency - 50 MHz
- PCI Interface Clock rate - 0 to 33 MHz

The PCILynx requires a high performance PCI bus environment to ensure minimum FIFO overrun or underrun conditions. The absolute maximum isolated latency occurrence required to avoid FIFO over/under runs depends on several things, including the PCILynx FIFO size settings, the cacheline size, the number and size of separate data buffers, the number of any auxiliary commands, packet sizes, and the access latencies once the PCILynx has acquired PCI bus ownership.

Once the PCILynx has acquired the PCI bus, a 1394 data transfer is available at every clock. The PCILynx is capable of transferring a the maximum transfer rate for the standard PCI bus (33MHz).

In addition to data transfers, the PCILynx must acquire and store control information for every packet.

4. Mechanical Requirements

4.1 Packaging Requirements

The PCILynx ASIC shall be implemented as 176-pin plastic quad flat pack (PQFP) package. The outline dimensions for this package are provided in **APPENDIX B - ASIC Package** Outline Dimension Drawing on page 110.

4.2 Pin Assignment Requirements

The PCILynx ASIC shall implement the signal-to-pin assignments as shown in **APPENDIX A - SIGNAL TO** PACKAGE PIN ASSIGNMENTS on page 107.

5. Hardware Functional Description

5.1 System Overview

The following diagram provides a system overview of the PCILynx ASIC as it would appear in a typical system configuration.



Figure 5.1. PCILynx ASIC In A Typical System Configuration

5.2 ASIC FUNCTIONAL PARTITIONING

The following is a block diagram that shows the functional partitioning of the PCILynx ASIC.

Figure 5.2: PCILynx FUNCTIONAL PARTIONING



5.2.1 PCI Bus Logic

This functional block shall implement the logic required to interface the PCILynx ASIC to the PCI bus. The PCI bus logic shall be designed to meet the requirements of PCI Specification Rev 2.1. The functional partitioning of the PCI bus logic shall be as follows:

- Read and write slave interface control logic for accessing all of the PCILynx control and status registers which are required by application software to control the operation of the PCILynx and monitor its operational status.
- Bus master logic to provide the DMA logic with capability to initiate data transfers over the PCI bus as a master device.
- PCI configuration registers for use by system and application software for configuring and programming the PCILynx. This includes the PCI required control and base registers as well as PCILynx interrupt control and status and miscellaneous control and status registers.
- Auxiliary port to interface and control the RAM, ROM, AUX, ZV port, and GPIO interfaces.
- Serial EEPROM interface for power-up PCI configuration data and constant system control register information.

5.2.1.1 PCI Specification 2.1 Compliance

The PCILynx is designed to be compliant with PCI Specification Rev 2.1. Some features of the PCILynx require software to configure options and require external hardware to meet certain criteria:

(1) To ensure that the slave latency requirements are met the user must design any external logic on the PCILynx Local Bus such that any PCI slave access completes in less than 16 PCI clocks. This can be accomplished by designing such that the waitstate field for any Local Bus address is equal or less than 3 for 16 bit accesses or equal or less than 1 for 8 bit accesses. Thus, any external Local Bus access from the PCI bus should complete in less than 8 clocks on the Local Bus.

(2) Software must set ENA_SLV_BURST = 0 in the Miscellaneous Control Register (PCI Configuration Space offset 0x040 or PCILynx Registers Memory Space offset 0x040).

5.2.1.2 PCI Master Logic

This logic function shall implement the control logic required for the PCILynx to operate on the PCI bus as a master device. This logic function shall meet the functional requirements for a PCI bus master device as specified in PCI specification Rev 2.1. As bus master, the following PCI Bus commands shall be supported:

PCI Bus Operation	CMD[3:0]	PCILynx MASTER FUNCTIONS
Memory read	0110	DMA read from memory
Memory write	0111	DMA write to memory
Memory read line	1110	DMA read from memory
Memory write line and invalidate	1111	DMA write to memory

5.2.1.3 PCI Slave Logic

This function shall implement the control logic required for the PCILynx device to operate on the PCI bus as a slave device. The logic for this function shall meet the functional requirements for a PCI slave device as specified in PCI specification rev 2.1. The PCILynx as a slave device shall not decode the I/O read and write commands. The following commands shall be supported:

PCI Bus Operation	CMD[3:0]	PCILynx SLAVE FUNCTIONS
Memory Read	0110	Memory read of PCILynx addressed resource
Memory Write	0111	Memory write to PCILynx addressed resource
Configuration Read	1010	Configuration read of PCILynx addressed resource
Configuration Write	1011	Configuration write to PCILynx addressed resource
Memory Read Multiple	1100	Memory read multiple to PCILynx addressed resource
Memory Read Line	1110	Memory read line to PCILynx addressed resource
Memory write line and invalidate	1111	Memory write to PCILynx addressed resource

The PCI slave logic shall perform burst slave transfers when enabled by the ENA_SLV_BURST bit in the miscellaneous control register (at offset 0x40). The PCI slave logic shall perform posted write operations when possible when enabled by the ENA_POST_WR bit in the miscellaneous control register.

In Revision A and later PCILynx devices, the ENA_POST_WR bit in the miscellaneous control register must be set to 0.

5.2.1.3.1 PCI Slave Address Space

The PCILynx implements the PCI Configuration Space as required by the PCI Spec and 4 PCI memory spaces. These PCI memory slave address spaces are specified by the base address registers contained in the PCI Configuration space as follows:



5.2.1.3.2 PCI Configuration Control and Status Registers

The PCILynx PCI configuration register set is defined starting on page **63**. These registers shall provide system and application software with the capability to program the PCI operational configuration of the PCILynx. The functional behavior of these registers shall conform to the requirements of the PCI specification.

5.2.1.4 Serial EEPROM Interface

The serial EEPROM interface provides communication between PCILynx and an attached serial EEPROM. The serial EEPROM resides on an industry standard 2 wire serial bus at slave address 0. PCILynx is designed to be the only master on the 2 wire serial bus and therefore does not perform arbitration.

At power-up, the serial EEPROM interface initializes a small number of locations in the PCI configuration registers from the EEPROM. While the serial EEPROM state machine is accessing the EEPROM, any incoming PCI slave access is terminated with retry status. A software reset will also initiate a reload of the PCI configuration register values from the serial EEPROM.

PCI Configuration Registers/fields initialized from the serial EEPROM:

1. PCI Subsystem ID
2. PCI Subsystem Vendor ID
3. PCI Maximum Latency
4. PCI Minimum Grant
5. ROM Control

This serial EEPROM can also contain configuration data required by the 1394 Command Status Registers as specified in **APPENDIX F - SERIAL EEPROM** on page 125 and optional manufacturing data. This information is read and written by the host processor emulating the 2 wire serial bus protocol through the serial EEPROM control register. The 2 wire serial bus is manipulated from the host processor by setting the serial EEPROM output enable bit to a "1", and then accessing the DATA and CLOCK bits to emulate the 2 wire serial bus protocol. Please reference “Phillips I^2C Peripherals Manual”.

The 5us timer bit in the control register provides a timing reference for timing the 2 wire serial bus protocol events, if a more accurate source is not available. After being written to 0, the timer bit will be set to 1 after the appropriate time delay. Host software may poll this bit to determine when the required time has passed for implementing the 2 wire serial bus protocol.

5.2.1.5 Local Bus Interface Logic

The PCILynx Local Bus interface logic is a group of special I/O ports that share common logic. These ports are accessible from either the PCI bus or the DMA engine; these ports cannot function as master devices. These ports shall allow the PCILynx to be connected to external devices or interfaces to provide for autonomous data transfers to/from such devices.



Local Bus Interface Block Diagram

All local bus interfaces, except the Zoom Video Port (ZV Port), are synchronous to the AUX_CLK (a buffered version of PCI clock). The ZV Port clock (ZV_PIX_CLK) is programmed to be based on versions of the PCI clock, 1394 clock, or an external clock (ZV_EXT_CLK).

The local bus provides the following I/O ports:

- **PCI Expansion ROM**
  - 64kbytes of address space
  - A 16 bit address bus and an 8 or 16 bit read or write data bus
  - Byte addressable/writable
  - programmable wait-states/ready
  - (ROM control parameters are initialized on power-up from the serial EEPROM)

- **RAM**
  - 64kbytes of address space
  - A 16 bit address bus and an 8 or 16 bit read or write data bus
  - Byte addressable/writable
  - programmable wait-states/ready

- **AUX**
  - 64kbytes of address space
  - A 16 bit address bus and an 8 or 16 bit read or write data bus
  - Byte addressable/writable
  - programmable wait-states/ready

- **ZV output port**
  - Sync outputs (hsync & vsync)
  - Data valid indicator
  - 8 or 16 bit interface
  - 8 bits of Y (luminance data)
  - 8 bits of UV (chrominance data)
  - programmable pixel clock output

- **General Purpose input/output (GPIO)**
  - 4 general purpose I/O pins
  - Programmable direction and polarity

- **Miscellaneous Signals**
  - Local bus clock output
  - Reset output
  - Interrupt input
  - External ready input

The local bus operational configuration shall be programmable via control registers specified in section 6.2.16 page 74 of this specification.

5.2.1.5.1 Local Bus RAM, ROM, AUX

The RAM, ROM, and AUX interfaces on the Local bus are all behave similarly. These interfaces are designed to allow common asynchronous RAM or ROM devices to be simply interfaced to the PCILynx. For simple designs, the RAM or ROM may be directly wired to the appropriate Chip Select, Output Enable, write enable, address bus, and data bus. In this fashion, 64K bytes of RAM or ROM may be directly addressed for each address space from the PCILynx. Typical connection of a RAM device would be:



5.2.1.5.2 PCI Expansion ROM Interface

The PCI Expansion ROM provides the host system with the capability of reading configuration data or executable code from an attached ROM. This allows the system to boot from a 1394 device, even though the system may lack specific 1394 boot code at power-reset.

Additionally, this interface has been generalized to provide functionality beyond PCI Expansion ROM access. This interface will support PCI slave and internal DMA machine read/write access to devices such as EEPROM, FLASH, and other ROM/RAM-like devices.

ROM access is controlled by the standard PCI configuration PCI Expansion ROM base address register (offset 0x30) and is enabled by writing a 1 to the LSB of this register.

The ROM interface may be configured as either 8-bit or 16-bit wide data, a specified number of wait-states or external ready paced. ROM options are configured at power-reset via the serial EEPROM. See section 6.2.16 Local Bus Control Register @0B0 { ROM, RAM, AUX, and ZV registers } on page 74 for more information.

PCI Expansion ROM Control Register [7:0]		
Bit No.	Bit Name	Description
07-04	ROM_WS[3:0]	# of wait states, 1111 = Pace transfer based on AUX_RDY with timeout
02-03	reserved	Returns 0 when read
01	ROM_WR_EN	Write Enable (writable non-volatile memory)
00	ROM_16	Data Width, 1= 16 bit data, 0= 8 bit data.

5.2.1.5.3 SRAM Interface

The Static RAM is accessed through a second PCI memory base address register (offset 0x14). This memory may be used for DMA control structures or data buffers or a shared memory interface to other functions such as a DSP.

The RAM interface may be configured as either 8-bit or 16-bit wide data, a specified number of wait-states or external ready paced. See section 6.2.16 Local Bus Control Register @0B0 { ROM, RAM, AUX, and ZV registers } on page 74 for more information.

RAM Control Register [15:8]		
Bit No.	Bit Name	Description
15-12	RAM_WS[3:0]	# of wait states, 1111 = Pace transfer based on AUX_RDY with timeout
11-09	reserved	Returns 0 when read
08	RAM_16	Data Width, 1= 16 bit data, 0= 8 bit data.

5.2.1.5.4 AUX Interface

This generic I/O port is accessed through a third PCI memory base address register (offset 0x18). This port may be used to implement a high speed data path to external dedicated resources such as compression/decompression logic, or video processor/frame buffers.

If the ZV Port is enabled, addresses between 0xF000 and 0xFFFF are mapped to ZV Port space; otherwise, this space is available as part of the AUX address space.

The AUX interface may be configured as either 8-bit or 16-bit wide data, a specified number of wait-states or external ready paced. See section 6.2.16 Local Bus Control Register @0B0 { ROM, RAM, AUX, and ZV registers } on page 74 for more information.

AUX Control Register [23:16]		
Bit No.	Bit Name	Description
23-20	AUX_WS[3:0]	# of wait states, 1111 = Pace transfer based on AUX_RDY with timeout
19	INVERT_ZV_CLK	ZV clock polarity 1= invert, 0 = don't invert
18	AUX_INT_POL	Interrupt polarity 1 = invert, 0 = don't invert
17	AUX_RSTZ	AUX port reset output (active low)
16	AUX_16	Data Width, 1= 16 bit data, 0= 8 bit data.

5.2.1.5.5 ZV Interface

The Zoom Video (ZV) port is an output-only port designed to transfer data from 1394 video devices to an external device on the PCILynx ZV port. When correctly programmed, this interface provides a method to receive 1394 Digital Camera packets and transfer the payload data to an external ZV-compliant device. The ZV port assumes quadlet data.

This port is accessed via a subset of the third PCI memory base address register (offset 0x18). When the ZV port is enabled, AUX addresses between 0xF000 and 0xFFFF map into the ZV Port. The ZV port is enabled when 1 of 6 available clock sources is selected as the ZV pixel clock. If none of the 6 are selected, ZV is disabled and AUX claims the entire address space. When the ZV port is disabled, all ZV-related outputs are tri-stated with the exception of the data bus which will still be driven during AUX, RAM, & ROM accesses.

A vertical sync output (ZV_VSYNC) is generated when a 1394 header quadlet is written to AUX address 0xF000 with the header sync field equal to 0x1 (little endian bits 27-24). The quadlet written to this address (0xF000) is not output on the AUX_DATA bus.

A horizontal sync output (ZV_HSYNC) is generated when a data quadlet is written to AUX address 0xF004 and the horizontal sync count is reached. Whether or not a horizontal sync output is generated, the data quadlet written to AUX address 0xF004 will be output on the AUX_DATA bus with the appropriate control signals (i.e. ZV_DATA_VALID and ZV_PIX_CLK).



Data quadlets transferred to all other ZOOM Port addresses (i.e. AUX addresses between 0xF008 and 0xFFFC) are output on the AUX_DATA bus.

1394 data output to the ZV port must be transferred in little endian mode for the vertical sync field to be properly decoded, and for the data to be transferred in the correct sequence.

By programming the PCLs to receive 1394 Digital Camera packets to AUX address 0xF000, the header quadlet sync field will be evaluated to generate a vertical sync, the first quadlet of the payload will conditionally generate a horizontal sync, and the payload data will be transferred to the ZV port. See section 6.2.16 Local Bus Control Register @0B0 { ROM, RAM, AUX, and ZV registers } on page 74 for more information.

ZV Control Register [31:24]		
Bit No.	Bit Name	Description
31	GATE_PIXEL_CLK	ZV pixel clock gating enable. 0 = free running pixel clock; zv_data_valid signal must be used to determine when valid ZV data is present. 1 = gating enabled (gated mode); zv_pix_clk only toggles when valid ZV data is present.
30-28	HSYNC_CNT[2:0]	Horizontal sync count (HSYNC_CNT = 0 will still produce an hsync every frame, i.e. during vsync)
27-25	ZV_CLK[2:0]	ZV pixel clock select
24	ZV_16	Data Width, 1= 16 bit data, 0= 8 bit data.

5.2.1.5.6 GPIO Interface

The General Purpose I/O (GPIO) port consists of 4 general-purpose input/output ports. The operating mode of these 4 ports are independent and fully S/W programmable via two 32 bit control registers (16 bits per GPIO port). See sections 6.2.18 and 6.2.19 starting on page 75 for more information.



GPIO port 0's control register bit definition is shown below.

GPIO[x] Control Register		
	Bit Name	Description
	GPIO_[x]SRC[4:0]	data bit mux select for output on GPIO[x]
	GPIO_POL[x]	input and output polarity control (0=non-inverted, 1=inverted)
	GPIO_OUT_EN[x]	output enable control (0=tristate, 1=enabled)

5.2.1.6 Autoboot Mode Option

When the "autoboot" pin is active (i.e. tied high), the autoboot mode is selected. The Autoboot mode enables a number of features which allow the PCILynx to function autonomously:

1. After power reset, DMA channel 0 will fetch the address of the first PCL from address 0x00000000.

2. After power reset, DMA master access to the external PCI Expansion ROM is enabled, with its base address set to 0x00000000, register reads 0x00000001.

3. After power reset, DMA master access to internal PCILynx registers is enabled, with its internal register base address set to 0x00010000, register reads 0x00010001.

4. Once enabled as master on the PCI bus, the PCILynx can issue PCI configuration, I/O, and memory read and write commands on the PCI bus by specifying the appropriate address range in the controlling PCL. In AUTOBOOT mode, the external PCI address space is limited to 30 bits; the two MS address bits are always zero. Internally, these 2 bits are used to select the PCI command.

AUTOBOOT = 1		
Internal PCI Address		
adr[31]	**adr[30]**	**Function**
0	X	PCI memory Command
1	0	PCI I/O Command
1	1	PCI Configuration Command

5. The state of the autoboot pin can be read from a special bit in the Miscellaneous control register for diagnostic purposes.

Thus, with the autoboot mode selected, and an external ROM, the PCILynx can perform as the local processor to setup all the internal PCILynx registers, to initialize other devices on the PCI bus, and to build and queue other PCLs. The various DMA channels can be enabled to execute these PCLs to transfer data across the 1394 bus.

By adding external SRAM to the PCILynx, PCI slave memory is provided for devices on the PCI bus to obtain control information and have local memory for data transfers. PCL programs can then transfer device control/data via 1394 to another system.

This environment could be used for peripheral devices, where there may not be a suitable processor available to manage the PCILynx environment. Autoboot allows this remote PCILynx environment to be controlled by another agent on the 1394 bus.



5.2.1.7 Interrupt Logic

The interrupt logic provides control for interrupts to set the PCI bus interrupt signal INTAz from several sources. The PCI Interrupt Status register bits are each capable of generating a PCI interrupt. Any one or more status bits, when set by PCILynx hardware sources, will generate a PCI interrupt and set the INT_PEND bit if the corresponding enable bit is set to 1 in the PCI Interrupt Enable. IEEE 1394-1995 status bits can also generate interrupts from the 1394 LLC Interrupt Status register bits if enabled similarly by the corresponding bit in the 1394 LLC Interrupt Enable register. If the hardware sets any one or more bits of the 1394 LLC Interrupt status register, then the P1394_INT status bit will set in the PCI Interrupt Status register.



When the hardware sets a status bit is set in either the PCI or LLC Interrupt Status registers, the status bit will set an interrupt it the corresponding enable bit is set in the PCI or LLC Interrupt Enable registers. LLC status bits require that the P1394_INT_EN bit also be set in order to generate an interrupt. Any status bit can be reset by writing a 1 to that status register bit. Once a PCI interrupt is generated, the PCI Interrupt Status register INT_PEND bit can be read to see if the interrupt was caused by the PCILynx hardware. If INT_PEND is 1 (same bit can be read in either the PCI Interrupt Enable register or PCI Interrupt Status register) then one or more bits in the PCI Interrupt Status register is the source of the interrupt. Each status bit set can be cleared by writing a 1 to that bit (multiple bits can be written in one register simultaneously).



If the P1394_INT bit is set then the 1394 LLC Interrupt Status register must be read to determine which LLC status bit(s) are set. When the appropriate LLC Interrupt Status bits are cleared by writing with a 1, the LLC_INT_PEND bit in the LLC Interrupt Status register will read 0 if no new interrupt sources have occurred. Even so, the P1394_INT bit may still be set, so the P1394_INT bit must still be written with a 1 to clear P1394_INT. If an LLC Interrupt Status bit is to be polled and not interrupt enabled , then the status bit can be cleared by writing a 1, and there is no need to also write the P1394_INT bit. In other words, it is not necessary to access the PCI Interrupt Status register for any LLC Interrupt Enable bits that are always zero.

The FRC_INT bit in the PCI Interrupt Status register can be used for testing purposes. By setting the SET_FORCE_INT bit in the Miscellaneous Control register, the FRC_INT bit will be set simulating a hardware interrupt condition. This feature may be useful to check out interrupt software.

Note that some interrupt conditions occur very frequently (i.e. RXDTA) during normal operation and typically should not be enabled. If all the interrupts are enabled the CPU performance could be adversely affected on typical operating systems.

5.2.1.8 Byte Ordering (endian)

Access to the Local Bus resources and all PCILynx registers from the PCI Bus is always in little endian (PCI Bus) byte ordering. This means the least significant byte of a quadlet aligned quadlet is byte 0, and the most significant byte is byte 3.

The PCILynx is designed to accommodate 1394 transfers of either big and little endian byte ordering on the PCI bus or the Local Bus. The control of this ordering is specified by DMA control structures on a memory buffer basic using the “Big Endian” control bit (see the DMA section of this spec). Only transfers to or from the 1394 bus are controlled by this mechanism.





5.2.2 DMA Logic

This function shall be designed to implement a 5 channel DMA controller which shall be used for transferring 1394 data packets between the host memory and the PCILynx FIFO memory or between host memory and the AUX bus (refer to AUX bus description). The DMA logic shall use the PCI master logic function to acquire the PCI bus and function as a master device. The DMA logic shall be comprised of the following blocks:

- DMA engine contains a common state machine which shall be priority-time multiplexed over 5 DMA channels. This block shall also contain arbitration logic for activating a channel based on its assigned priority level.
- Control and status registers for each DMA channel along with the PCI slave data path control for accessing these registers from the PCI interface.

The DMA is controlled by data structures called Packet Control Lists or PCLs. The PCL contains command information which the DMA fetches from memory as needed. These commands tell the DMA the sources and destinations for the data and how many bytes it is to transfer. Some commands move chunks of data between the 1394 Transmit FIFOs and the PCI and between the General Receive FIFO or GRF and the PCI. Another command moves data between the PCI and the AUX bus. Other commands are for secondary functions and are called auxiliary commands. These auxiliary commands allow the DMA to peek and poke quadlets of specified data to any PCI address and permit some conditional branching (described in the section defining PCL queues). The intended use is to permit the DMA to function as a standalone processor which can build PCLs during an autoboot sequence (refer to the aforementioned autoboot description). The entire scope of this functionality is not regimented and further uses will evolve over time as programming ensues.

Figure 5.3 Typical Program Control List (PCL)



* updated on Receive and Update Command only

Each DMA channel can execute several commands. A group of commands deal with moving data between the 1394 bus and host memory. These transfer commands are XMT, UNFXMT, RCV, and RCV AND UPDATE. By using these commands with an address within the local bus address space, the PCI bus can be bypassed and transfers can occur directly between 1394 and the local bus. Two more commands deal with moving data between the PCI bus and the auxiliary bus. Only one channel of the DMA can be assigned to asynchronous transmits due to complications arising from retries on the 1394 bus.

TRANSFER COMMANDS:

- XMT — Transmit data from host memory to the 1394 bus.
- UNFXMT — Same as XMT except that 'unformatted' data is passed through the Link Layer Controller (LLC). This permits transmission of data with the CRC as part of the payload data and not generated and appended by the LLC.
- RCV — Receive data from the 1394 bus and transfer it to host memory.
- RCV_AND_UPDATE — Same as RCV except that the remaining PCL transfer count and next data buffer address for the current scatter table entry is returned to the PCL in offsets 0x10 and 0x14. The state of the LSB of the READY register will reflect the "Last Buff" bit of the last PCL scatter entry processed.

This way one can determine whether or not the last buffer of a multi-entry scatter table contains data.

- LBUS_TO_PCI Move a block of data from Local bus to host memory. The beginning local bus address is specified by the contents of the Local Bus Address Register and the beginning PCI address is specified by the Data Buffer Address Pointer in the PCL. The remaining PCL transfer count and next data buffer address for the current scatter table entry is returned to the PCL in offsets 0x10 and 0x14. The state of the LSB of the READY register will reflect the "Last Buff" bit of the last PCL scatter entry processed. This way one can determine whether or not the last buffer of a multi-entry scatter table contains data.
- PCI_TO_LBUS Move a block of data from host memory to the Local bus. The beginning local bus address is specified by the contents of the Local Bus Address Register and the beginning PCI address is specified by the Data Buffer Address Pointer in the PCL. The remaining PCL transfer count and next data buffer address for the current scatter table entry is returned to the PCL in offsets 0x10 and 0x14. The state of the LSB of the READY register will reflect the "Last Buff" bit of the last PCL scatter entry processed. This way one can determine whether or not the last buffer of a multi-entry scatter table contains data.

Other commands deal with branching and synchronization between DMA channels if one wishes to do so. These auxiliary commands are:

- NOP No Operation
  The DMA reads the command but performs no operation.
- LOAD @SOURCE => TEMP
  Read quad data from a source address and store it in a DMA temp location. The intended use is to permit a DMA channel to queue another DMA channel.
- STORE_QUAD 4 bytes from TEMP => @DESTINATION
  Move data from a DMA temp location to an address. The intended use is to permit a DMA channel to queue another DMA channel.
- STORE_DOUBLE 2 bytes from TEMP => @DESTINATION
  Move data from a DMA temp location to an address. The intended use is to permit a DMA channel to move a remaining transfer count from one PCL to the scatter table transfer count field of another PCL without overwriting the command bits of the destination PCL.
- STORE0 00000000 => @DESTINATION
  Write all zeros to an address. The intended use is to allow one DMA channel to inform a waiting DMA channel to continue execution.
- STORE1 FFFFFFFF => @DESTINATION
  Write all ones to an address. The intended use is to allow one DMA channel to inform a waiting DMA channel to continue execution.
- BRANCH DESTINATION => NEXT PCL ADDRESS if Condition True
  Conditional branch. Used to alter channel execution.
- COMPARE Compare the current contents of the TEMP register to a 16 bit immediate value with a 16 bit mask and store the equality result in the Ready register.
- SWAP & COMPARE Swap the 16 bit halves of the TEMP register then compare the contents to a 16 bit immediate value with a 16 bit mask and store the equality result in the Ready register. (PCILynx Rev A and higher only)
- ADD Add the current contents of the Temp register to a 3 bit immediate value and store the results back into the Temp register.

The application software shall program the operation of a DMA channel by using a Packet Control List (PCL) data structure. This structure can reside in host PCI memory or in any memory on the Local BUS. PCLs which reside in memory on the local bus have the potential of executing faster because the PCI bus latency is avoided. Local bus accesses can be slower however since the maximum data width is 16 bits. Application software shall be responsible for constructing the PCLs and allocating memory for their storage. A PCL shall be organized as a contiguous set of memory locations that shall contain

the commands, control parameters, and data buffer pointers required by a DMA channel to transfer one 1394 data packet, to move data between the PCI bus and auxiliary bus, or to execute one or more auxiliary commands. The total number of memory locations required to construct a PCL shall be limited to 32 quadlets. As a minimum requirement, the PCL starting address shall be aligned to a quadlet boundary (2 address lsb's = 00). For optimal DMA performance, the PCL start address is recommended to be aligned on a cache line boundary. The data buffer pointers shall as a minimum requirement, be address aligned on a byte boundary. For optimum DMA performance, it is recommended to align data buffer pointers on a cache line boundary. If this is not possible, then align to a quadlet boundary. The active DMA channel shall fetch the commands and control parameters from the PCL, and use them to configure itself to perform the command or transfer. The format of a PCL for the transfer commands is defined in Error! Reference source not found.**.** The format of a PCL for auxiliary commands is defined in **Figure 5.5: AUXILIARY Command Packet Control List Format.**

Figure 5.4: 1394 TRANSFER Packet Control List Format

offset	PCL contents		DMA channel access performed
0x0	Next PCL address		read
0x4	Next PCL address after an Async transmit error.		read
0x8	Reserved for use by software		ignored
0xC	PCL status and total transferred count		Updated by the DMA upon completion of PCL
0x10	Remaining Transfer count for the current scatter table entry.		Updated by the DMA upon completion of PCL for RCV AND UPDATE and LBUS commands. Ignored by the DMA for other commands.
0x14	Next Data Buffer address for the current scatter table entry.		Updated by the DMA upon completion of PCL for RCV AND UPDATE commands. Ignored by the DMA for other commands.
0x18	PCL command	Data buffer0 control and byte count	read.
0x1C	Data buffer0 address pointer		read
0x20	Data buffer1 control and byte count		read
0x24	Data buffer1 address pointer		read
0x28	Data buffer2 control and byte count		read
0x2C	Data buffer2 address pointer		read
⎪	⎪		⎪
0x78	Data buffer12 control and byte count		read
0x7C	Data buffer12 address pointer		read

Next PCL address offset 0x0		
Bit No.	Bit Name	Description
31-04		Address of Next PCL
03-02		These bits should be = 00 for maximum performance
01	0	The PCL is to be written on a 32 bit boundary, so this bit must be 0
00	Not Vld	Next PCL address Valid. 1= Not Valid, the DMA will pause after execution of this PCL . Resumption of the DMA is caused by writing a valid Next PCL address and setting the Link bit of the DMA Control register. 0= Valid, the DMA will chain to the PCL pointed to by bits 31-02 and continue.

Async Transmit Error Address offset 0x4 **Note: This PCL address points to an alternate PCL queue that an active DMA channel will branch to if an error occurrs that sets the "Ack_Type" bit in the Status word during an Async Transmit command. The intent is to allow software to take some alternate action in the event of an error which may require subsequent commands to this device to be skipped. These include retry overruns, FIFO underruns, CRC error on the returned ack (not the payload), internal FIFO errors, and a corrupted header.**		
Bit No.	Bit Name	Description
31-04		Address of Next PCL
03-02		These bits should be = 00 for maximum performance
01	0	The PCL is to be written on a 32 bit boundary, so this bit must be 0
00	Not Vld	Next PCL address Valid. 1= Not Valid, the DMA will pause after execution of this PCL . Resumption of the DMA is caused by writing a valid Next PCL address and setting the Link bit of the DMA Control register. 0= Valid, the DMA will chain to the PCL pointed to by bits 31-04 and continue.

Reserved for Software use offset 0x8		
Bit No.	Bit Name	Description
31-00		This word is ignored by the DMA. Software may, for example, use these locations for flags or pointers to the previous PCL in a PCL queue.

<table>
<tr><th colspan="4">Status and transferred count
offset 0xC</th></tr>
<tr><td>Bit No.</td><td>Bit Name</td><td colspan="2">Description</td></tr>
<tr><td>31</td><td>Self ID</td><td colspan="2">Set when a self ID packet has been received by this channel. Refer to the definition of the Receive comparator registers for how a channel is enabled for Self ID reception.</td></tr>
<tr><td>30</td><td>ISO MODE</td><td colspan="2">The Received Packet was an ISO Packet.</td></tr>
<tr><td>29</td><td>Mst Err</td><td colspan="2">PCI Master Error. Set to a 1 by the DMA if it receives an error indication (parity error, timeout, etc.) from the PCI Master during execution of this PCL. In general this is a fatal condition which will cause the channel to stop, the LINK, BSY, and ENA bit are cleared in the DMA Command register (see register definitions) and an DMA_HLT interrupt (see Interrupt Status Register) will be generated if enabled.</td></tr>
<tr><td>28</td><td>Pkt Err</td><td colspan="2">Packet Error. Set to a 1 by the DMA for any transfer to or from the 1394 bus in which the transfer had an error. The error can be determined from the Ack_Type and Acks fields. Pkt Err may not be set if Mst Err is set since it may be impossible for the DMA to update the PCL.</td></tr>
<tr><td>27</td><td>Pkt Cmp</td><td colspan="2">Packet Complete. Written by the DMA upon completion of this packet.</td></tr>
<tr><td>26-21</td><td>Receive
Dma_Cha[5:0]</td><td colspan="2">Received DMA Channel number. This is the Channel number received from the Link Controller via the receive FIFO control word. Valid only for channels programmed for receive operations. These bits shall return zeros for other commands.
<table>
<tr><td>Receive Dma_Cha[5:0]</td><td>DMA Channel Number</td></tr>
<tr><td>0 0 0 0 0 0</td><td>0</td></tr>
<tr><td>0 0 0 0 0 1</td><td>1</td></tr>
<tr><td>0 0 0 0 1 0</td><td>2</td></tr>
<tr><td>0 0 0 0 1 1</td><td>3</td></tr>
<tr><td>0 0 0 1 0 0</td><td>4</td></tr>
<tr><td>Others</td><td>reserved</td></tr>
</table></td></tr>
<tr><td>20 - 19</td><td>Rcv_Speed[1:0]</td><td colspan="2">The speed at which the packet was received for Asynchronous or Isochronous Transfers. Valid only for channels programmed for receive operations. These bits shall return zeros for other commands.
00 = 100 Mbps
01 = 200 Mbps
10 = 400 Mbps</td></tr>
<tr><td>18 - 15</td><td>Acks</td><td colspan="2">Packet Acknowledge. Ack status returned from the Link Layer Controller for this packet. Written by the DMA upon completion of this packet. These bits are written with zeros after completion of Auxiliary commands. These bits are written with 0x0001 after completion of an isochronous transmit or PCI to/from local bus transfers.
These bit also contain a special code for internally (non 1394) related errors when bit 14 (Ack_Type) is set. The encoding for these errors are as follows:
0000 = Link reported a Retry Overrun
0001 = Link reported an ACK_TIMEOUT
0010 = Link reported a FIFO underrun
0011 = Link reported a CRC error on a received 1394 ack packet
0100 = DMA received an end of packet token while expecting a start of packet token. Catastrophic internal error.
0101 = No expected End of receive Packet
0110 = Pipelined Async Transmit Command encountered a command other than another Async Transmit.
1110 = Link reported a corrupted header before the packet was transmitted.</td></tr>
<tr><td>14</td><td>Ack_Type</td><td colspan="2">Acknowledge type returned by 1394 Transmitter logic
Ack_Type = 0 indicates a normal 1394 ack code is returned in bits 18 - 15</td></tr>
</table>

		Ack_Type = 1 indicates a special ack code is returned in bits 18 – 15. Refer to Ack definitions above.
13	Reserved	Written with unknown data by the DMA.
12-00	Transferred Count	For all RCV and isochronous XMT commands, the DMA will update these bits with the total number of bytes transferred (header + payload) for this packet. These bits are indeterminate for asynchronous transmits due to the potentially pipelined nature of asynchronous XMT commands. The count will also include any retried packets during async receives. These bits are written with zeros after completion of auxiliary commands.

Remaining Transfer Count offset 0x10		
Bit No.	Bit Name	Description
31-16	0	Written with zeros by the DMA for the RCV_AND_UPDATE command
15-13	Offset	For a RCV_AND_UPDATE, LBUS _TO_PCI, and PCI_TO_LBUS commands, these bits will be updated by the DMA with the remaining transfer count for whatever scatter table Control,Byte Count(n) the DMA was last using when the end of the incoming receive packet was encountered. The intention is to provide this information for receiving packet data into a contiguous receive buffer.
12-00	Remaining count	For a RCV_AND_UPDATE, LBUS _TO_PCI, and PCI_TO_LBUS commands, these bits will be updated by the DMA with the remaining transfer count for whatever scatter table Control,Byte Count(n) the DMA was last using when the end of the incoming receive packet was encountered. The intention is to provide this information for receiving packet data into a contiguous receive buffer.

Next Buffer Address offset 0x14		
Bit No.	Bit Name	Description
31-00	Next Buffer Address	For a RCV_AND_UPDATE, LBUS _TO_PCI, and PCI_TO_LBUS commands, these bits will be updated by the DMA with the next address of whatever scatter table Data Buffer (n) the DMA was last using when the end of the incoming receive packet was encountered. The intention is to provide this information for receiving packet data into a contiguous receive buffer.

Transfer Command Data Buffer0 Control, Byte Count						
Bit No.	Bit Name	Description				
31-28	reserved	These bits shall be set to all zeros.				
27-24	CMD3-0	CMD3	CMD2	CMD1	CMD0	Command
		0	0	0	1	RCV. (1394 FIFO to memory)
		1	0	1	0	RCV_AND_UPDATE
		0	0	1	0	XMT. (Memory to 1394 FIFO)
		1	1	0	0	UNFORMATTED XMT
		1	0	0	0	PCI_TO_LBUS
		1	0	0	1	LBUS_TO_PCI
		A packet control list queue must have consistent RCV or XMT commands. I.E. the transfer direction must be consistent.				
23	reserved	This bit shall be set to zero.				

<table>
<tr><td>22-20</td><td>Wait Sel 2-0</td><td colspan="4">Wait Select. Written when the PCL is built. These bits control what conditions have to be met before execution of the PCL will continue.<table>
<tr><td>Wait Sel 2</td><td>Wait Sel 1</td><td>Wait Sel 0</td><td>Wait Condition</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>No Wait. Continue execution.</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>Wait for DMA Ready Register = 1</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>Wait for DMA Ready Register = 0</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>Wait for External Ready pin RDY = 1</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>Wait for External Ready pin RDY = 0</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>Wait for GPIO port 2 to go active</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>Wait for GPIO port 3 to go active</td></tr>
<tr><td colspan="3">Others</td><td>Reserved, do not use.</td></tr>
</table></td></tr>
<tr><td>19</td><td>Int</td><td colspan="4">Generate an Interrupt. Written when the PCL is built. Is read by the DMA to determine if an interrupt is to be posted when the DMA completes updating the status for this PCL. An interrupt will be generated by the DMA regardless of the state of this bit in the case of an error which results in a termination of PCL execution by the DMA. This bit should be set in the first transfer command data buffer control word of any PCL with multiple scatter table entries if interrupts are to be generated. The interrupt bit location for subsequent scatter table entries are a don’t care.</td></tr>
<tr><td>18</td><td>Last Buff</td><td colspan="4">Last Buffer indicator. Written when the PCL is built. Is read by the DMA to determine the end of a packet during transmits or the ending buffer for a PCI_TO_LBUS or LBUS_TO_PCI transfer.</td></tr>
<tr><td>17</td><td>Wait for Status</td><td colspan="4">Written when the PCL is built. Is used to ‘single thread’ asynchronous transmits. Normally, transmits of asynchronous transmits are pipelined to improve throughput. Setting this bit will cause the DMA to wait for transmit completion status before continuing. This bit must be set in any asynchronous transmit PCL that precedes a PCL with an auxiliary command.</td></tr>
<tr><td>16</td><td>Big Endian</td><td colspan="4">Byte ordering. Written when the PCL is built. Is read by the DMA to control the byte ordering of the data buffer as it is read or written. This bit is only used for RCV and XMT commands. It is ignored by the DMA at other times.
NOTE: The Big Endian flag may only be changed on quadlet boundaries. I.E. between header and payload data.
0=Little Endian (3,2,1,0)
1=Big Endian (0,1,2,3)</td></tr>
<tr><td>15-14</td><td>xmt_spd_code[1:0]</td><td colspan="4">1394 transmit speed code. Specifies the transmission speed of an asynchronous or isochronous transmit packet. xmt_spd_code[1:0] = 00 - 100mbps
xmt_spd_code[1:0] = 01 - 200mbps
xmt_spd_code[1:0] = 10 - 400mbps
The value of this field is only valid for DMA transmit commands and are ignored for commands other than XMT or UNFORMATTED XMT.</td></tr>
<tr><td>13</td><td>Multi ISO Packet per Cycle Start</td><td colspan="4">Written when the PCL is built. This bit is relevant for an isochronous Transmit DMA channel (ISO Mode = 1).
0=This isochronous packet should be sent with regard to cycle start bus boundaries. One isochronous packet per isochronous DMA channel per cycle start period.
1=This isochronous packet should be sent without regard to cycle start bus boundaries. This implies multiple isochronous packets for the same DMA channel may be transmitted during a cycle start period.
This bit is ignored for commands other than XMT or UNFORMATTED XMT.</td></tr>
<tr><td>12</td><td>Transmit ISO Mode</td><td colspan="4">Written when the PCL is built. If the command specified by bits 24-27 is a 1394 transmit, then:
0= This DMA channel is to be configured for Transmit asynchronous transfers.
1=This DMA channel is to be configured for Transmit isochronous transfers.
This bit is ignored for commands other than XMT or UNFORMATTED XMT.</td></tr>
</table>

11-00	Transfer Count	Data Buffer Transfer Length in bytes. Written when the PCL is built. Is read by the DMA to determine the size of this buffer. This count along with the "Last Buff" bit is used to determine the size of a transmitted packet. For receives, the sum of the scatter entry counts should be equal to or greater than the entire packet size.

Transfer Command Data Buffer (0 to n) Address Pointer		
Bit No.	Bit Name	Description
31-00	DATA_BUF	Address of this Data Buffer. This address may begin on any byte boundary but for maximum PCI transfer rates this address should begin on a cache line size boundary. For RCV and XMT commands this represents the address of host data. For LBUS_TO_PCI and PCI_TO_LBUS transfers, this represents the address of the PCI bus data. The address of the LOCAL bus source or destination is contained in the LOCAL bus base address register.

Transfer Command Data Buffer (1 to n) Control, Byte Count		
Bit No.	Bit Name	Description
31-19	reserved	These bits shall be set to all zeros.
18	Last Buff	Last Buffer indicator. Written when the PCL is built. Is read by the DMA to determine the end of a packet during transmits or the ending buffer for a PCI_TO_LBUS or LBUS_TO_PCI transfer.
17	reserved	These bits shall be set to all zeros.
16	Big Endian	Byte ordering. Written when the PCL is built. Is read by the DMA to control the byte ordering of the data buffer as it is read or written. This bit is only relevant for transfers between the 1394 bus and host memory. NOTE: The Big Endian flag may only be changed on quadlet boundaries. I.E. between header and payload data. 0=Little Endian (3,2,1,0) 1=Big Endian (0,1,2,3)
15-12	reserved	These bits shall be set to all zeros.
11-00	Transfer Count	Data Buffer Transfer Length in bytes. Written when the PCL is built. Is read by the DMA to determine the size of this buffer. This count along with the "Last Buff" bit is used to determine the size of a transmitted packet. For receives, the sum of the scatter entry counts should be equal to or greater than the entire packet size.

Figure 5.5: AUXILIARY Command Packet Control List Format

offset	PCL contents	DMA channel access performed
0x0	Next PCL address	read
0x4	unused	ignored
0x8	Reserved for use by software	ignored
0xC	PCL status	Updated by the DMA upon completion of PCL
0x10	unused	ignored
0x14	unused	ignored
0x18	PCL auxiliary command 1	read.
0x1C	parameter for auxiliary command 1	read
	Other auxiliary commands and parameters 2 - 13 (optional)	read
0x78	PCL status & auxiliary command 13 (optional)	read
0x7C	parameter for auxiliary command 13 (optional)	read

Auxiliary Command offset 0x18, 0x20... etc.						
Bit No.	Bit Name	Description				
31-28	0	These bits shall be set to all zeros.				
27-24	CMD3-0	CMD3	CMD2	CMD1	CMD0	Command
		0	0	0	0	NOP
		0	0	1	1	LOAD (@DESTINATION => TEMP)
		0	1	0	0	STORE QUAD (4 bytes TEMP => @SOURCE)
		1	0	1	1	STORE DOUBLE (2 bytes TEMP => @SOURCE)
		0	1	0	1	STORE0 (00000000 => @DESTINATION)
		0	1	1	0	STORE1 (FFFFFFFF => @DESTINATION)
		0	1	1	1	Conditional BRANCH to DESTINATION if the conditions are met as specified in the condition field. Status is updated and an interrupt is generated, if enabled, prior to the branch.
		1	1	0	1	ADD (TEMP + BUFFER => TEMP)
		1	1	1	0	COMPARE (TEMP ^ BUFFER => READY)
		1	1	1	1	SWAP & COMPARE TEMP[31:16] => TEMP[15:0] TEMP[15:0] => TEMP[31:16] (TEMP ^ BUFFER => READY) (PCILynx Rev A and higher only)
		@DESTINATION, and @SOURCE addresses are contained in the next word. TEMP is the DMA Previous Address register.				
23	reserved	This bit shall be set to zero.				

22-20	Wait Sel 2-0	Wait Select. Written when the PCL is built. These bits control what conditions have to be met before execution of the PCL will continue for the data movement auxiliary commands of LOAD,STORE,STORE0, and STORE1.			
		Wait Sel 2	Wait Sel 1	Wait Sel 0	Wait Condition
		0	0	0	No Wait. Continue execution.
		0	0	1	Wait for DMA Ready Register = 1
		0	1	0	Wait for DMA Ready Register = 0
		0	1	1	Wait for External Ready pin RDY = 1
		1	0	0	Wait for External Ready pin RDY = 0
		1	0	1	Wait for GPIO port 2 to go active
		1	1	0	Wait for GPIO port 3 to go active
		Others			Reserved, do not use.
22-20	Condition Codes 2-0	Branch Command Condition codes. Written when the PCL is built. These bits select what conditions have to be met during the execution of the BRANCH command to cause the address contained in DESTINATION to be loaded into the NEXT PCL ADDRESS and linked.			
		Condition Code 2	Condition Code 1	Condition Code 0	Branch Condition
		0	0	0	Don't branch
		0	0	1	Branch if DMA Ready Register = 1
		0	1	0	Branch if DMA Ready Register = 0
		0	1	1	Branch if External Ready pin RDY = 1
		1	0	0	Branch if External Ready pin RDY = 0
		1	0	1	Branch if GPIO port 2 is active
		1	1	0	Branch if GPIO port 3 is active
		Others			Reserved, do not use.
19	Int	Generate an Interrupt. Written when the PCL is built. Is read by the DMA to determine if an interrupt is to be posted when the DMA completes updating the status for this auxiliary command PCL. An interrupt will be generated by the DMA regardless of the state of this bit in the case of an error resulting in Mst Err status being set. This bit is valid for any auxiliary command.			
18	Last Command	Last Command indicator. Written when the PCL is built. Is read by the DMA to determine the last auxiliary command in a PCL.			
17-00	reserved	These bits shall be set to all zeros.			

Auxiliary Command Parameter
offset 0x1C, 0x24... etc.

These bits are loaded by the DMA into the **Current Data Buffer Address Register** and are used by the DMA during the execution of the following auxiliary commands as follows:

NOP [0]		
Bit No.	Bit Name	Description
31-00	Don't Care	Read but not used by the DMA
LOAD [3]		
Bit No.	Bit Name	Description
31-00	@SOURCE	Address of the data that is to be stored in a temporary location in the DMA. This temporary location is the DMA's Previous Pointer/Temp Register.
STORE QUAD [4]		
Bit No.	Bit Name	Description
31-00	@DESTINATION	Address where the data stored in the temporary location in the DMA will be written. This temporary location is the DMA's Previous Pointer/Temp Register.
STORE DOUBLE [B]		
Bit No.	Bit Name	Description
31-00	@DESTINATION	Address where the data stored in the temporary location in the DMA will be written. This temporary location is the DMA's Previous Pointer /Temp Register.
STORE0 [5]		
Bit No.	Bit Name	Description
31-00	@DESTINATION	Address where data of 00000000 will be written.
STORE1 [6]		
Bit No.	Bit Name	Description
31-00	@DESTINATION	Address where data of FFFFFFFF will be written.
COMPARE [E]		
SWAP & COMPARE [F]*		
Bit No.	Bit Name	Description
31-16	Compare Enable	Each bit set to 1 here will enable the corresponding bit compare in bits 15-00 respectively. Each bit set to 0 here will mask the corresponding bit compare in bits 15-00 respectively.
15-00	Compare Value	This value is bit-wise compared against bits 15-00 respectively of the current contents of the DMA's Previous Pointer /Temp Register. The logical result (1=equal, 0=not equal) is written to the Ready Register's bit 0.
ADD [D]		
Bit No.	Bit Name	Description
31-03	Don't Care	Read but unused
02-00	Addend	Added to the current 32 bit contents of the DMA Previous Pointer /Temp Register and the result stored back into the Previous Pointer /Temp Register.
BRANCH [7]		
Bit No.	Bit Name	Description
31-00	DESTINATION	This address is loaded into the CURRENT PCL ADDRESS if the conditions are met as specified in the condition code field.

* PCILynx Rev A and higher only

Application software shall program a DMA channel to transfer multiple 1394 data packets by chaining together multiple PCLs into a Packet Control List Queue. A queue shall be constructed by setting the next address field of each PCL, to point to the starting address in memory of the next PCL. The Last PCL in the queue can be programmed to either halt DMA processing, point back to the start of the queue, or point to a new queue.

NOTE:

It is possible to combine Auxiliary commands and transfer commands in the same PCL with the following restrictions:

- **All Auxiliary commands MUST precede any transfer commands and will be executed in sequence.**
- **If a 1394 busy ack status is sent by the Async receiver or detected by the ASYNC transmitter the ENTIRE PCL including all auxiliary commands within the PCL will be re-executed.**
- **If any Async transmit command is followed by a PCL with any command other than another Async transmit then the "Wait for Status before Continue" bit in the command word must be set.**
- **The status word and the DMA interrupt will reflect the last command that was executed by the DMA in that PCL. For example, if a branch command caused the DMA to exit the PCL, the status and interrupt would be based on the branch command.**

Figure 5.6: Example PCL Queue



5.2.2.1 DMA Engine

The DMA engine function shall implement the state machine logic for fetching the control parameters and data buffer pointers from the PCL. The state machine logic or packet processor shall use these parameters to control the transfer of data to or from the data buffers. The DMA channel priority assignment is as defined in **Figure 5.7: DMA channel priority assignments.** The overall flow of each DMA channel is as defined in Error! Reference source not found..

Figure 5.7: DMA channel priority assignments.

DMA channel	priority	1394 transfer type
X	(highest)	channel currently active on the 1394 bus
0		transfer commands or auxiliary commands
1		transfer commands or auxiliary commands
2		transfer commands or auxiliary commands
3		transfer commands or auxiliary commands
4	(lowest)	transfer commands or auxiliary commands

Figure 5.8: State Machine Flowchart




XMIT
ISO_XMIT
Y ISOCHRONOUS?
0 => RETRY
0 => PREVIOUS VALID
GET PACKET WORDS 0x18,0x1c
CMD = XMT? N
DO_AUX
RETRY? Y
N CHA ENA = 1?
READY? N
SEND BEGIN OF PACKET TOKEN
CURRENT DMA BUFFER TRANSFER COUNT = 0? Y
THIS CHANNEL'S TX FIFO HAVE THRESHOLD SIZE WORTH OR REMAINDER WORTH OF ROOM? N
PCI => FIFO
TRANSFER COUNT - MASTER BYTE COUNT
CURRENT DATA BUFFER ADDRESS + MASTER BYTE COUNT
LAST BUFFER? N
GET NEXT BUFFER & COUNT
N PREVIOUS VALID?
N CHA ENA =1?
PACKET COUNT =1? Y
BUSY STATUS? Y
N P1394 TIMEOUT or RETRY OVERRUN?
1 => PKT ERR
STATUS & ACK => PREVIOUS PCL
CHK_INT
SEND END OF PACKET TOKEN
0 => RETRY
PACKET COUNT +1
CURR PCL ADD => PREVIOUS PCL ADD
1 => PREVIOUS VALID
N NEXT PCL ADDRESS VALID?
Y WAIT FOR STATUS?
NEXT PCL ADD => CURR PCL ADD
N CHA ENA =1?
PACKET COUNT =1? Y
BUSY STATUS? Y
STATUS & ACK FIELD => CURRENT
CHK_INT
MASTER ERROR or P1394 TIMEOUT? Y
NEXT PCL ADDRESS VALID? Y
1 => DMA HALT INTERRUPT
0 => LINK
0 => BSY
IDLE
GO_LINK
1 => FLUSH
BUSY STATUS? Y
0 => FLUSH
PREVIOUS PCL ADD => CURR PCL ADD
PKT ERR? Y
1 => RETRY
0 => PREVIOUS VALID
GET_ERROR_ADR


ISO_XMIT
N CHA ENA = 1?
READY? N
CYCLE START OK? N
SEND BEGIN OF PACKET TOKEN
CURRENT DMA BUFFER TRANSFER COUNT = 0?
Y
THIS CHANNEL'S TX FIFO HAVE THRESHOLD SIZE WORTH OR REMAINDER WORTH OF ROOM?
N
PCI => FIFO
TRANSFER COUNT - MASTER BYTE COUNT
BUFFER ADDRESS + MASTER BYTE COUNT
LAST BUFFER? N
SEND END OF PACKET TOKEN
GET NEXT BUFFER & COUNT
PACKET COUNT +1
UPDATE STATUS => CURR PCL
CHK_INT
N NEXT PCL ADDRESS VALID?
NEXT PCL ADD => CURR PCL ADD
GET_PCL
1 => DMA HALT INTERRUPT
0 => LINK
0 => BSY
IDLE


DO_AUX
0 => BRANCH
CMD = BRANCH? N
N CONDITION = TRUE?
1 => BRANCH
N CH_ENA?
WAIT? Y
N CMD = ADD?
TEMP + BUFF[2:0] => TEMP
N CMD = SWAP & COMPARE?
TEMP[31:16] => TEMP[15:0], TEMP[15:0] => TEMP[31:16]
N CMD = COMPARE?
N ((TEMP[15:0] xnor BUFF[15:0]) or ~BUFF[31:16]) = FFFF ?
1 =>READY[0]
0 =>READY[0]
N CMD = STORE 0?
00000000 => @DESTINATION
N CMD = STORE 1?
FFFFFFFF => @DESTINATION
N CMD = LOAD?
@SOURCE => PREV ADDRESS REGISTER
N CMD = STORE?
PREV ADDRESS REGISTER => @DESTINATION
LAST COMMAND? N
UPDATE STATUS
CHK_INT
BRANCH = 1? Y
NEXT PCL ADDRESS VALID? Y
1 => DMA HALT INTERRUPT
0 => LINK
0 => BSY
IDLE
GET NEXT COMMAND
CONTINUE_PCL
DESTINATION ADDRESS VALID? Y
DESTINATION => CURRENT PCL
GET_PCL
GO_LINK


LBUS <=> PCI
N CHA ENA = 1?
READY? N
CURRENT DMA BUFFER TRANSFER COUNT = 0?
Y
LBUS to PCI? N
PCI => LBUS
LBUS => PCI
TRANSFER COUNT - MASTER BYTE COUNT
BUFFER ADDRESS + MASTER BYTE COUNT
LAST BUFFER? N
0001 => ACK STATUS
GET NEXT BUFFER & COUNT
UPDATE STATUS => CURR PCL
DATA BUFFER ADDRESS => PCL OFFSET 0x14
REMAINING PCL TRANSFER COUNT => PCL OFFSET 0x10
LAST BUFFER BIT SET? N
1 => READY
0 => READY
CHK_INT
N NEXT PCL ADDRESS VALID?
NEXT PCL ADD => CURR PCL ADD
GET_PCL
1 => DMA HALT INTERRUPT
0 => LINK
0 => BSY
IDLE

One can think of the DMA Packet processor as 5 independent DMA channels all running concurrently. The actual implementation utilizes one main control state machine which multiplexes between the 5 DMA channels over time. Priority supervisor logic continuously examines the current context of all channels and assigns the channel with the highest priority of pending activity to the state machine for execution.

A DMA channel initializes after reset to a static condition where it is waiting for a valid PCL pointer to be written to the **Current Packet control list address register** , and the **CH ENA** and **Link** bits to be set in the **DMA control register.** A valid PCL pointer is determined by the state of bit 0 of the **Current Packet control list address register .** A 1 indicates an invalid address, a 0 indicates a valid address. The DMA will then go to the address pointed to by the **Current Packet control list address register**, get the next address and if valid will make this the current PCL address and begin execution. If this address is invalid the **Link** bit is cleared in the **DMA control register**, a DMA halted interrupt is generated, if enabled, for this channel with associated status (**DMA_HLT[x]**) in the **Interrupt Status** register (see configuration register definitions) and the channel goes inactive. This mechanism provides a sanity check on the PCL memory structures as well as provides a relatively easy way to continue channel PCL execution in the event a next address link is missed. When a valid next PCL address is detected the DMA will then set the **BSY** bit in the **DMA control register**, get the words at PCL offset 0x18 and 0x1C. A check is then made to determine whether the command is a receive, transmit, PCI to/from LBUS, or auxiliary command.

5.2.2.1.1 DMA Receive Operation

A receive operation for isochronous and asynchronous data in the GRF will proceed by checking to see if a wait condition exists. The wait condition is determined by the Wait Select bits of the Data Buffer Control Word .

Once the wait condition no longer exists, the processor enters a data movement phase. Here a loop is entered where the current transfer count is checked to see if it has gone to zero. If so, a check is made to see if this is the last data buffer of the PCL buffer list. If it is the last buffer and a packet boundary has not been indicated by the Link Layer Controller writing a special control token word in the GRF FIFO, then an error has occurred because more packet data is to be transferred than the buffer can hold. In this case the **PKT ERR** bit is set in the **DMA status register** and the DMA will flush the remaining data up to the packet boundary. If the current transfer count has decremented to zero and there is another buffer in the PCL list then the DMA will acquire the new buffer address and transfer count and proceed with the transfer. While moving data from the receive FIFO to the PCI interface, the DMA will wait for the FIFO to have sufficient data before requesting the PCI bus master to perform a transfer. This transfer threshold is reached whenever the number of bytes in the receive FIFO reaches a 'high water mark'. This high water mark is equal to the value specified in the lower bound field of the **DMA Global register**. Refer to the register definition for further details. The DMA gets information of a packet's data size from the link when the packet is first being written into the FIFO by the Link Layer Controller. It uses this transfer count to determine if the data in the FIFO is the remaining data in the packet and if so and the size is less than the high water mark, it will request a transfer of the PCI Master where the transfer count is equal to this remainder. While the DMA is transferring data, the **Data buffer start address register** and the **remaining data buffer transfer length** bits in the **DMA control register** are updated to reflect the current state of the transfer.

When the Link Layer Controller encounters the end of a packet it writes a special control token word into the FIFO to mark the end of a packet. Embedded in this control word are status bits that indicate the completion state of the packet on the bus. The DMA uses this end of packet marker to terminate the transfer of data from the FIFO to the PCI bus. If the end of packet marker for an async receive indicates a 1394 busy acknowledge, the DMA re-acquires the PCL's first buffer address and transfer count and starts the packet's transfer all over. If there was no busy status indicated from the end of packet marker then the **DMA status register** is loaded with the acknowledge status passed from the Link Layer Controller in the end of packet marker, the **PKT CMP** is set, and it is then written to memory in the **PCL status** word at PCL offset 0xC along with the total number of bytes (including retries) transferred for this PCL. If the **INT** bit is set in the **data buffer control word** then an interrupt is signaled and latched in the corresponding (**DMA_PCL[x]**) bit in the **Interrupt Status** register. If the command was a RCV AND UPDATE command then the remaining transfer count and next buffer address are written to PCL offsets 0x10 and 0x14 respectively.

The DMA then determines whether another PCL has been linked to the current PCL by fetching the **Next List Adr** (PCL offset 0x00). If it is valid as indicated by bit 0 = 0 then the DMA will make this the current PCL address and continue execution as shown. If another PCL had not been linked to the current PCL as indicated by bit 0 = 1 then the **Link** and **BSY** bits are cleared in the **DMA control register,** a DMA halted interrupt is generated for this channel, if enabled, with associated status (**DMA_HLT[x]**) in the **Interrupt Status** register, and the channel becomes idle.

5.2.2.1.2 DMA Asynchronous Transmit Operation

Asynchronous transmits are determined after a valid PCL pointer has been written to the **Current Packet control list start address register** and the **CH ENA** and **Link** bits have been set as shown in the flow chart. The overall goal of the asynchronous packet processor is to remain 1 packet ahead of the current packet being transferred from the FIFO to the 1394 bus by the Link Layer Controller. From the DMA's point of view, this packet on the bus was the previous packet. Any status reported by the Link Layer Controller is assumed to be for this previous packet however, setting the **Wait For Status** bit in the **data buf0 ctl/byte_cnt/cmd** will prevent this pipelining operation. The DMA keeps the address of the previous packet control list start address in the **Previous Packet control list start address/Temp register**. A flag called 'Previous PCL Valid' is kept by the DMA in the **DMA Global register** to keep track of whether it has stored a valid address.
A transmit operation for an asynchronous channel will proceed by checking to see if a wait condition exists. The wait condition is determined by the **Wait Select** bits of the **data buf0 ctl/byte_cnt/cmd**. A flag called 'retry' is kept by the DMA in the **DMA Global register**. This flag is used by the DMA to keep track of when the wait conditions should be evaluated as these wait conditions are ignored during retries.

Once the wait condition no longer exists, the processor writes a control token to the FIFO indicating the beginning of a packet and enters a data movement phase. Here a loop is entered where the current transfer count is checked to see if it has gone to zero. If so, a check is made to see if this is the last data buffer of the PCL buffer list. If there is another buffer in the PCL list then the DMA will acquire the new buffer address and transfer count and proceed with the transfer. While moving data into the asynchronous transmit FIFO from the PCI interface, the DMA will wait for the FIFO to have sufficient room before requesting the PCI bus master to perform a read transfer. The DMA will request a transfer of the PCI master with the byte count equal to the high water mark as defined in the aforementioned DMA receive operation. While the DMA is transferring data, the **Data buffer start address register** and the **remaining data buffer transfer length** bits in the **DMA control register** are updated to reflect the current state of the transfer.

When the last byte of data from a buffer has been transferred to the asynchronous transmit FIFO and the buffer is the last of the PCL list as indicated by the **LAST BUF** bit of the **ctl/byte_cnt** PCL word then the DMA knows that the end of a packet has been reached. If the previous packet address is valid, the DMA will delay checking status until there is a full packet queued in the transmit FIFO. This way returned status is always for the previous packet unless the **Wait For Status** bit is set. If there is only one packet in the transfer, then the previous and current packets are the same. If the previous packet address is valid then the DMA will look at the packet counter. When a packet has been transmitted to the 1394 bus by the Link Layer Controller and status for this packet is valid, the Link Layer Controller will decrement the packet counter. The DMA will spin waiting for packet counter to go to zero indicating valid status is available for the previous packet. If the status indicates that the previous packet is to be retried, then the DMA sets a flush FIFO request to the Link Layer Controller and then waits for the Link Layer Controller to indicate the completion of the FIFO flush by the removal of the retry indication. The DMA then "backs up to" the previous packet and starts the transfer all over. If no retry occurred, then the DMA will update the **DMA status register** with the acknowledge status passed from the Link Layer Controller, the **PKT CMP** is set, and it is then written to memory in the previous **PCL status** word at PCL offset 0xC along with the number of bytes transferred for the currently active PCL which may not be relevant for the previous PCL. If the **INT** bit is set in the **data buffer control word** then an interrupt is signaled and latched in the corresponding (**DMA_PCL[x]**) bit in the **Interrupt Status** register.

When the status has been checked, the DMA will write a special control token to the transmit FIFO to mark the end of the packet. The packet count in incremented to 1 to indicate to the Link Layer Controller that the end of packet has been written by the DMA. The current PCL address is saved as the previous PCL address in the **Previous Packet control list start address register** and a "Previous Valid" flag is set in the **DMA Global register.**
The DMA then determines whether another PCL has been linked to the current PCL by fetching the **Next List Adr** (PCL offset 0x00). If it is valid as indicated by bit 0 = 0 then the DMA will make this the current PCL address and continue execution as shown. If it is not valid, or if the **Wait For Status** bit is set then the DMA waits for the current packet to be transferred by the Link Layer Controller. When valid status is available as indicated by the packet counter decrementing to

zero, the DMA will check to see if the packet is to be retried as indicated by a 1394 busy status. If so, the FIFO is flushed as aforementioned and the transmit is attempted again.

If there was a PCI master error, 1394 transfer error, transmit timeout, retry overrun, or FIFO underrun as indicated by the Link Layer Controller then the PKT ERR bit is set in the **DMA Status register** along with the acknowledge status and the status is updated in the PCL (offset 0xC)**.** In the event of an error that sets the Ack_Type bit, it may be possible that the host software will want to take some action other than continuing the transmit. The DMA provides for the capability in this case to skip around the PCL(s) which form the stream of data to this device. Software can set the **Async Transmit Error Address** entry of the PCL at offset 0x4 to point to the first PCL of the next stream of transmit data (next async transmit node) or to some other error processing PCL. If the **Async Transmit Error Address** address is valid, then the DMA will continue execution with that PCL. If this address is not valid, then the DMA channel will go idle the same way as any time it encounters a next PCL address marked invalid. If this next stream feature is not to be used then one should set this entry to the same value as the **Next List Adr** (PCL offset 0x00).

NOTE:

Once a status with Ack_Type is set for an Async transmit, the DMA MUST be given a valid Async Transmit Error Address (offset 0x4) before it will continue. This means that even if a different address is loaded into the Current PCL address register, offset 0x4 will still be used for fetching the next PCL. If one changes the Current PCL address register to point to say, for example, a "dummy" PCL then offset 0x4 of this dummy PCL MUST still contain a valid pointer.

If the DMA halts due to DMA_HLT[x], and the Next PCL Stream entry was invalid, then re-writing the Next PCL Stream entry is necessary since the DMA is in the GET_NEXT_STREAM state of Figure 5.8: State Machine Flowchart **and the DMA State Machine is ignoring the Next List Adr. Always setting the Next List Adr and the Next PCL Stream to the same address is therefore required if the next stream feature is not to be used to prevent a hang in any Async XMT channel that invokes the Next PCL Stream entry due to an error.**

If there was no retry, timeout, or FIFO underrun the DMA will update the **DMA status register** with the 1394 acknowledge status passed from the Link Layer Controller, the **PKT CMP** is set, and it is then written to memory in the **PCL status** word at PCL offset 0xC. If the **INT** bit is set in the **data buffer control word** then an interrupt is signaled and latched in the corresponding (**DMA_PCL[x]**) bit in the **Interrupt Status** register.
If another PCL had not been linked to the current PCL as indicated by bit 0 = 1, the **Link** and **BSY** bits are cleared in the **DMA control register,** a DMA halted interrupt is generated, if enabled, for this channel with associated status (**DMA_HLT[x]**) in the **Interrupt Status** register, and the channel becomes idle.

5.2.2.1.3 DMA Isochronous Transmit Operation

Isochronous transmits are determined after a valid PCL pointer has been written to the **Packet control list start address register** and the **CH ENA** and **Link** bits have been set as shown in the flow chart in Error! Reference source not found.. The overall goal of the isochronous packet processor is to keep the isochronous transmit FIFO full. This means there may be a number of packets queued up in the FIFO especially if the packets are small. Since isochronous packets are "unreliable" in that there is no return status, the DMA will mark the packet complete as soon as it has been transferred to the FIFO.
A transmit operation for isochronous will proceed by checking to see if a wait condition exists. The wait condition is determined by the **Wait Select** bits of the **data buf0 ctl/byte_cnt/cmd**. Since only one packet per channel is allowed during a cycle start period on the bus, the DMA will also optionally wait for a indication from a "cycle start framer". Its job is to watch the isochronous transmit channels and generate a FIFO control word used by the Link Layer Controller to determine the grouping of packets during a cycle start period. This concept is illustrated in **Figure 5.9: Isochronous Transmit Packet Framing**. The waiting for the cycle start framer can be disabled by **the Multi ISO Packet per Cycle Start** bit in the PCL **data buf0 ctl/byte_cnt/cmd** word**.** The effect of setting the **Multi ISO** bit is global and can affect other ISO transmit channels so all ISO channels should set the Multi ISO bit set to the same value to prevent otherwise unpredictable behavior.

Figure 5.9: Isochronous Transmit Packet Framing



When the wait conditions no longer exist, the DMA writes a beginning of packet control word into the transmit DMA and enters a data transfer phase. Here a loop is entered where the current transfer count is checked to see if it has gone to zero. If so, a check is made to see if this is the last data buffer of the PCL buffer list. If there is another buffer in the PCL list then the DMA will acquire the new buffer address and transfer count and proceed with the transfer. While moving data into the asynchronous transmit FIFO from the PCI interface, the DMA will wait for the FIFO to have sufficient room before requesting the PCI bus master to perform a read transfer. Refer to the aforementioned high water mark definition in the receive operation description. While the DMA is transferring data, the **Data buffer start address register** and the **remaining data buffer transfer length** bits in the **DMA control register** are updated to reflect the current state of the transfer.

When the last byte of data from a buffer has been transferred to the isochronous transmit FIFO and the buffer is the last of the PCL list as indicated by the **LAST BUF** bit of the **ctl/byte_cnt** PCL word then the DMA knows that the end of a packet has been reached. The DMA will write a special control word token to the transmit FIFO to mark the end of the packet. The packet count in incremented by 1 to indicate to the Link Layer Controller that a full packet has been loaded into the

isochronous transmit FIFO by the DMA. The DMA will update the **DMA status register** with status of 0x0001, the **PKT CMP** is set, and it is then written to the **PCL status** word at PCL offset 0xC along with the number of bytes transferred. If the **INT** bit is set in the **data buffer control word** then an interrupt is signaled and latched in the corresponding (**DMA_PCL[x]**) bit in the **Interrupt Status** register.

The DMA then determines whether another PCL has been linked to the current PCL by fetching the **Next List Adr** (PCL offset 0x00). If it is valid as indicated by bit 0 = 0 then the DMA will make this the current PCL address and continue execution as shown. If another PCL had not been linked to the current PCL as indicated by bit 0 = 1 the **Link** and **BSY** bits are cleared in the **DMA control register,** a DMA halted interrupt is generated, if enabled, for this channel with associated status (**DMA_HLT[x]**) in the **Interrupt Status** register, and the channel becomes idle.

5.2.2.1.4 DMA PCI to LOCAL Bus and LOCAL Bus to PCI Transfers

PCI to/from LOCAL Bus transfer commands transfers data between the PCI bus and the LOCAL Bus. The PCI address and the number of bytes to transfer is derived from the PCL **data buff ctl/byte_cnt/cmd** word(s) in the PCL as for other transfer commands such as transmits. The difference is that the destination or source of the transfer is not the FIFO but rather the LOCAL bus. The LOCAL bus address is generated from the **AUX_ADR** register (see hardware register definitions).

A PCI to/from LOCAL operation will proceed by checking to see if a wait condition exists. The wait condition is determined by the **Wait Select** bits of the **data buf0 ctl/byte_cnt/cmd** word. When the wait conditions no longer exist, the DMA enters a loop where the current transfer count is checked to see if it has gone to zero. If so, a check is made to see if this is the last data buffer of the PCL buffer list. If there is another buffer in the PCL list then the DMA will acquire the new buffer address and transfer count and proceed with the transfer. While the DMA is transferring data, the **Data buffer start address register** and the **remaining data buffer transfer length** bits in the **DMA control register** are updated to reflect the current state of the transfer.

When the last byte of data from a buffer has been transferred to/from the LOCAL bus and the buffer is the last of the PCL list as indicated by the **LAST BUF** bit of the **ctl/byte_cnt** PCL word then the DMA knows that the end of the transfer has been reached. The remaining transfer count and next buffer address are written to PCL offsets 0x10 and 0x14 respectively. The DMA will update the **DMA status register** with status of 0x0001, the **PKT CMP** is set, and it is then written to the **PCL status** word at PCL offset 0xC along with the number of bytes transferred. If the **INT** bit is set in the **data buffer control word** then an interrupt is signaled and latched in the corresponding (**DMA_PCL[x]**) bit in the **Interrupt Status** register.

The DMA then determines whether another PCL has been linked to the current PCL by fetching the **Next List Adr** (PCL offset 0x00). If it is valid as indicated by bit 0 = 0 then the DMA will make this the current PCL address and continue execution as shown. If another PCL had not been linked to the current PCL as indicated by bit 0 = 1 the **Link** and **BSY** bits are cleared in the **DMA control register,** a DMA halted interrupt is generated, if enabled, for this channel with associated status (**DMA_HLT[x]**) in the **Interrupt Status** register, and the channel becomes idle.

5.2.2.2 DMA Registers

This function shall implement a control and status register set for controlling and monitoring the status of each DMA channel. The register set shall be implemented for each DMA channel as specified in the register definition section of this specification. The functionality of the register set is defined as follows:

- **Previous Packet control list start address/Temp register**- Updated by the DMA as it processes a queue of packets during asynchronous transmits to keep track of the previous PCL in order to post completion status. It is also used during auxiliary commands as a temporary holding register for load and store data.
- **Packet control list start address register**- Initialized by application software to point to the start of the first (dummy) PCL in a PCL chain. The DMA will use the Next Address loaded in this PCL to link to the first actual PCL. Updated by the active DMA channel as PCLs are processed.
- **Data buffer start address register**- This register is loaded with the data buffer pointers fetched from the PCL as the active DMA channel processes the PCL.

- **DMA status register**- Stores an ongoing count of the number of bytes transferred during this PCL. Contains the completion status of the transfer. After processing of the PCL is completed, the active DMA channel writes the status information of this register back into PCL at offset 0xC.
- **DMA control register**- Contains control bits to allow application software to enable or disable the operation of the DMA channel and re-fetch the next address of a PCL for linkage. Stores the data buffer transfer control, transfer byte count, and commands that are fetched from the PCL .
- **DMA ready register**- The least significant bit of this register can cause the DMA channel to wait for a ready condition before it continues execution of a XMT, RCV, LOAD, STORE, STORE0 or STORE1 command. This ready condition is selected by the control word(s) of the PCL. The least significant bit of this register can cause the DMA channel to conditional branch to during execution of a BRANCH command. This condition is selected by the control word(s) of the PCL.
- **Current DMA state**- Stores the state vector of the DMA channel. This register is updated during the active time of the DMA channel and maintains the last state vector generated when the channel goes inactive.
- **Receive Packet Count Register**- This is a global register that contains the current received packet count. The DMA loads this register with the receive packet count passed in the receive FIFO token words. This count is then decremented as the data is transferred to the PCI bus.
- **DMA Global Register**- This is a global register that contains some state flags used by the state machine to keep track of the execution of an async transmit packet. It also stores the lower bound bits used in conjunction with the cache line size register to determine the burst size requested of the PCI master.

5.2.2.3 DMA Channel Global Issues

There are several global issues dealing with the DMA channel programming.

- If a DMA channel programmed for Async receives errors with a packet error or master error then the **Async Transmit Error Address** at PCL offset 0x4 MUST point to a valid PCL before that channel's execution can continue.
- Only one DMA channel may be programmed for ASYNC Transmits due to complications with 1394 retries.
- If any ISO transmit channel has the MULTI ISO bit set in the command word of any of its PCL's then all other ISO transmit channels should also have this bit set for proper operation.
- PCL_TO_AUX and AUX_TO_PCL commands use the same AUX address register, so
  - Only one channel should be permitted to use these commands and
  - PCL's using these commands must reload the AUX adr register as necessary.

5.2.3 FIFO Logic

This function shall be designed around a single 256 X 33 clocked dual-port ram. The RAM shall be partitioned into three logical FIFOs. Each FIFO shall be programmable in size from 0 to 256 words. For a given combination of FIFO sizes, the sum total of the 3 FIFO sizes shall be less than or equal to 256 words. Each FIFO shall be assigned to a 1394 transfer mode as shown in the table of **Figure 5.10**. Figure 5.11 provides a high level functional block diagram of the FIFO.

Figure 5.10. FIFO Assignments to a 1394 Transfer Mode

FIFO	1394 Receiver	1394 transmitter	active DMA channel
General receive FIFO (GRF)	writes ASYNC or ISOCH packets received from the 1394 bus to the FIFO	NOP	reads the ASYNC or ISOCH packets from the FIFO and writes them to host memory
Asynchronous transmit FIFO (ATF)	NOP	reads ASYNC packets from the FIFO and transmits them over the 1394 bus	reads the ASYNC packets from host memory and writes them into the FIFO
Isochronous transmit FIFO (ITF)	NOP	reads ISO packets from the FIFO and transmits them over the 1394 bus	reads the ISO packets from host memory and writes them into the FIFO

Figure 5.11. FIFO High level Functional Block Diagram



5.2.3.1 General Receive FIFO

The General Receive FIFO (GRF) shall be comprised of the read and write pointer pair as shown in Figure 5.11. These pointers shall be used in accessing the dual-port RAM. Each pointer shall count in the range from 0 to it's fifo_size_value minus 1. The ram addressing range for each pointer shall be set by logic which generates an offset value. The offset shall be added to the value of the pointer to map it to a unique range of ram addresses. The read pointer shall be used by the active DMA channel to read asynchronous or isochronous packets from the PCI-side of the RAM, and write them into host memory. The write pointer shall be used by the 1394 receiver to write asynchronous or isochronous packets -received over the 1394 bus- into the link-side of the RAM. The two pointers shall be connected to their respective sides of the RAM through a multiplexer network.

5.2.3.2 Asynchronous Transmit FIFO

The Asynchronous Transmit FIFO (ATF) shall be comprised of the read and write pointer pair as shown in Figure 5.11. These pointers shall be used in accessing the dual-port RAM. Each pointer shall count in the range from 0 to it's fifo_size_value minus 1. The ram addressing range for each pointer shall be set by logic which generates an offset value. The offset shall be added to the value of the pointer to map it to a unique range of addresses. The write pointer shall be used by the active DMA channel to write asynchronous packets -that it reads from host memory- into the PCI-side of the RAM. The read pointer shall be used by the 1394 transmitter to read asynchronous packets from the link-side of the RAM, and transmit them over the 1394 bus. The two pointers shall be connected to their respective sides of the RAM through a multiplexer network.

5.2.3.3 Isochronous Transmit FIFO

The Isochronous Transmit FIFO (ITF) shall be comprised of the read and write pointer pair as shown in Figure 5.11. These pointers shall be used in accessing the dual-port RAM. Each pointer shall count in the range from 0 to it's fifo_size_value minus 1. The ram addressing range for each pointer shall be set by logic which generates an offset value. The offset shall be added to the value of the pointer to map it to a unique range of addresses. The write pointer shall be used by the active DMA channel to write isochronous packets -that it reads from host memory- into the PCI-side of the RAM. The read pointer shall be used by the 1394 transmitter to read isochronous packets from the link-side of the RAM, and transmit them over the 1394 bus. The two pointers shall be connected to their respective sides of the RAM through a multiplexer network.

5.2.3.4 FIFO Status Logic

This function shall implement the logic required to generate an occupancy status for each logical FIFO. In computing the PCI-side FIFO status, the link-to-PCI clock domain translation logic shall sample the current value of each pointer on the link side of the FIFO and translate these samples from the link clock domain over to the PCI clock domain. Each translated Link-side pointer shall be compared to its corresponding PCI-side pointer to generate an occupancy status for each FIFO. This status shall be used by the DMA logic to pace the transfer of data between host memory and the FIFO. In computing the link-side FIFO status, the PCI-to-link clock domain translation logic shall sample the current value of each pointer on the PCI-side of the FIFO and translate these samples from the PCI clock domain over to the link clock domain. Each translated PCI-side pointer shall be compared to its corresponding link-side pointer to compute an occupancy status for each FIFO. This status shall be used by the 1394 transmit-receive logic to pace the transfer of data between the1394 bus and the FIFO.

5.2.3.5 Pointer Dual-Port Address Mapping Logic

This function shall use the three size values from the FIFO size register, to map each of the FIFO read-write pointer pairs, to a unique range of addresses in the dual-port RAM. The pointer address mapping function shall be generated in accordance with the equations as shown in Figure 5.12 below.

Figure 5.12. Read-Write Pointer Address Mapping Logic

let ITF = Isochronous Transmit FIFO
let ATF = Asynchronous Transmit FIFO
let GRF = General Receive FIFO

ITF pointer RAM address = ITF _ pointer_ value(0 to (ITF_size - 1)) + 0x00
ATF pointer RAM address = ATF_ pointer _value(0 to (ATF_size - 1)) + ITF_ size
GRF pointer RAM address = GRF _pointer_ value(0 to (GRF_size - 1)) + (ITF_size + ATF_size)

5.2.3.6 Byte Pack Logic

This function shall implement the logic required to assemble a full quadlet using data read from host memory on byte aligned addresses, by the active DMA channel. The logic shall consist of four 8 bit wide registers and four 8-to-1 multiplexers. Each register-mux pair shall correspond to a byte lane. The input of each register shall connect to an input byte lane which is switched by the active DMA channel to host memory. The output of each mux shall connect to an output byte lane, which drives the FIFO. For each 8-to-1 multiplexer, four inputs shall connect in a one-to-correspondence to each register output. The remaining four inputs shall connect in a one-to-one correspondence to each register input. This configuration shall allow byte-aligned DMA read data from the 4 input byte lanes, to be cross-point switched in a different order to the 4 output byte lanes. The control of the byte lane multiplexers shall be performed by the active DMA read channel.

5.2.3.7 Byte Unpack Logic

This function shall implement the logic required to disassemble the quadlet data read from the FIFO, into individually selectable bytes, for writing to host memory on byte aligned addresses by the active DMA channel. This logic shall consist of four 8 bit wide registers and four 8-to-1 multiplexers. Each register-mux pair shall correspond to a byte lane. The input of each register shall connect to an input byte lane, which is driven from the FIFO. The output of each multiplexer shall connect to a output byte lane which is switched by the DMA channel to the host memory. For each of the 8-to-1 multiplexers, four inputs shall connect in a one-to-correspondence to each register output. The remaining four inputs shall connect in a one-to-one correspondence to each register input. This configuration shall allow the quadlet read from the FIFO, to be cross-point switched in a different order onto the output byte lanes. The control of the byte lane multiplexers shall be performed by the active DMA write channel.

5.2.3.8 FIFO Control and Status Registers

This function shall implement the control and status register set of the FIFO logic. These registers shall be implemented as specified in section 6.4 on page 88 of this specification. The functionality of the register set is summarized as follows:

- **FIFO size register**- used by application software for setting the size of each logical FIFO. This register shall provide three size parameters for programming the size of the ITF, ATF, GRF. This register shall be accessed via a PCI-slave read or write operation.
- **PCI-side FIFO pointer Write-Read port**- shall provide a PCI-slave write-read port for software to fetch the current value of the PCI-side pointers or write a value to them.
- **LINK-side FIFO pointer Write-Read port**- shall provide a PCI-slave read port for software to fetch the current value of the link-side pointers or write a value to them.
- **General Receive FIFO POP-PUSH port-** A 32 bit slave write to this port shall cause the data quadlet to be pushed onto the top of the GRF. A 32 bit slave read from this port shall cause a data quadlet to be popped off the top of the GRF.
- **Asynchronous Transmit FIFO POP-PUSH port-** A 32 bit slave write to this port shall cause the data quadlet to be pushed onto the top of the ATF. A 32 bit slave read from this port shall cause a data quadlet to be popped off the top of the ATF.
- **Isochronous Transmit FIFO POP-PUSH port-** A 32 bit slave write to this port shall cause the data quadlet to be pushed onto the top of the ITF. A 32 bit slave read from this port shall cause a data quadlet to be popped off the top of the ITF.
- **FIFO Control Token Status Read Port**- A slave read from this port shall return the value of bit 33 of the last data quadlet that was popped from one of the three FIFOs that was previously accessed.
- **FIFO Diagnostic test and control register-** shall provide a PCI-slave read-write port for software to configure the FIFO logic for diagnostic testing and control it's operation.
- **Transmit FIFO Threshold register**- Shall provide a PCI-slave read-write port for software to set the Transmit threshold for the ASYN and ISO transmit FIFOs.

5.2.4 1394 Link layer Logic

This function shall implement the 1394 Link Layer Control Logic (LLC) as specified in section 6.0 of the IEEE 1394-1995 standard. This function shall control the transmission and reception of 1394 packet data between the PCILynx FIFO and other devices on the 1394 bus. Figure 5.13 below provides a high level functional block diagram of the Link Layer Controller logic.

Figure 5.13. High Level 1394 Link Layer Controller Block Diagram



5.2.4.1 1394 Link Layer Control and Status Registers

This function shall implement the control and status register logic required by application software to control the operation of the LLC and monitor it's operation. This register set shall be implemented as specified in the control and status register definition section of this specification on page **94**. The following register set shall be implemented.

- **1394 Bus Number - Node Number register:** Shall provide the interface for application software to program the bus and node numbers.
- **1394 Link Layer Control Register:** Shall provide the interface for application software to control the operating mode of the LLC.
- **1394 Link Layer Interrupt Status Register**: Shall provide the interface for application software to decode the cause of interrupts generated by the LLC and provide a mechanism for clearing the interrupt status.
- **1394 Link Layer Interrupt Enable register:** Shall provide the interface for application software to selectively enable the status bits in the interrupt status register to generate a LLC interrupt or disable them from generating a LLC interrupt.
- **1394 Cycle Timer Register:** Shall provide the interface for application software to program the cycle timer with an initial value or to read its current value. When the LLC is operating as a cycle master, this timer shall be used to time the transmission of cycle start packets every 125 usec.
- **1394 Physical Layer Access Register:** Shall provide the interface for application software to write data to or read data from the Physical Layer control and status registers
- **1394 Diagnostic test Control:** This register shall provide the interface for application software to perform diagnostic testing of the 1394 LLC logic.
- **DMA Channel 3-0 Word 0 Receive Packet Compare Value Registers:** Their shall be 4 of these registers. Each register shall be assigned to a DMA channel comparator logic function. The DMA channel comparator shall match a selected set of bit positions in the compare value register, to corresponding bit positions of the first quadlet (word 0) of the incoming packet. The bit positions to match shall be specified by the mask value contained in the **Word 0 Receive Packet Compare Mask Register**.
- **DMA Channel 3-0 Word 0 Receive Packet Compare Mask Register:** Their shall be 4 of these registers. Each register shall be assigned to corresponding DMA channel comparator. The DMA channel compare logic shall use the mask value in this register to select the bit positions in word 0 that will be matched against corresponding bit positions in the **Word 0 Receive Compare Value Register.**
- **DMA Channel 3-0 Word 1 Receive Packet Compare Value Registers:** Their shall be 4 of these registers. Each register shall be assigned to a DMA channel comparator logic function. The DMA channel comparator shall match a selected set of bit positions in the compare value register, to corresponding bit positions of the first quadlet (word 1) of the incoming packet. The bit positions to match shall be specified by the mask value contained in the **Word 1 Receive Packet Compare Mask Register**.
- **DMA Channel 3-0 Word 1 Receive Packet Compare Mask Register:** Their shall be 4 of these registers. Each register shall be assigned to corresponding DMA channel comparator. The DMA channel compare logic shall use the mask value in this register to select the bit positions in word 1 that will be matched against corresponding bit positions in the **Word 1 Receive Compare Value Register.**
- **Busy Retry Count Register:** The contents of this register shall specify the number of times the 1394 transmitter should re-try the transmission of an ASYNC packet when a busy acknowledge is received from the destination node. This register shall be read-write by application software via PCI slave access.
- **Busy Retry Transmit Time Interval Register:** The contents of this register shall specify the time interval that the transmitter must delay between successive re-try attempts, when a busy ack is received for each attempt. This register shall be read-write by application software via PCI slave access.
- **State Machine Vector Register**: The register shall provide software with the capability to monitor the state vector of each state machine implemented in the LLC.
- **FIFO Error Counters**- These counters shall count the under-runs that occur on the ASYNC and ISO transmit FIFOs During packet transmissions and the Over-runs occurring on the GRF during packet reception.

5.2.4.2 1394 Packet Transmit Control Logic

This function shall implement the logic required to control the movement of 1394 packets from either the ITF or ATF to the PHY interface logic for transmission over the 1394 bus. The design of the transmit control logic shall conform to the detail functional requirements as specified in section 6.3 of specification IEEE 1394-1995. The Transmit control logic shall be designed to format the transmit packet formats listed in **APPENDIX C - FIFO PACKET** ORGANIZATION FORMATS, and the FIFO control token formats listed in **APPENDIX D - FIFO CONTROL** WORD AND TRANSMIT ACK FORMATS. The following is high-level summary of the functions to be performed.

- Unload quadlets from the asynchronous transmit FIFO and correctly format them into a 32 bit parallel 1394 asynchronous packet stream as specified in section 6.2 of specification IEEE 1394-1995.
- Unload quadlets from the isochronous transmit FIFO and correctly format them into a 32 bit parallel 1394 isochronous packet stream as specified in section 6.2 of specification IEEE 1394-1995.
- Use the CRC logic to compute a CRC code for the header and payload sections of a packet and insert these codes into packet stream in the time slot as required by the format of the packet being transmitted.
- Inputs the parallel packet streams to the PHY-interface logic for conversion from a parallel to a serial data stream format for transmission to the PHY.
- Transmit the cycle start packet when the LLC is programmed to operate as the cycle master.
- Send the 1394 transmit bus requests to the PHY. The PHY layer will arbitrate for the bus and send the indication to the transmitter to start transmitting when the BUS grant is received.
- Execute re-try transmissions using the single phase retryX protocol as specified in IEEE 1394-1995.
- Set the speed of packet transmission

5.2.4.3 DMA Channel Receive Packet Comparator Logic

This function shall implement the logic required to determine if an incoming packet is to be accepted and loaded into the General Receive FIFO. Figure 5.14 provides a high level functional block diagram of the comparator logic. This function shall implement 4 software programmable comparators. Each comparator shall be assigned to service a DMA channel. A comparator shall be comprised of a word 0 field select register, a word 1 field select register, a word 0 compare value register, a word 1 compare value register and the comparison logic. The two field select mask registers shall specify the bit fields in word 0 and word 1 of the incoming packet, that will be matched to an expected value by the comparator logic. The 2 compare value registers shall specify the expected bit patterns that will be matched against the selected bit fields in word 0 and word 1 of the incoming packet. The priority encoder collects the DMA channel match indication from each comparator, and generates a 5 bit code that maps the incoming packet to a DMA channel. The OR gate shall combine the select indications from the four comparators and generate a single comparator match indication to the 1394 receiver logic. The 1394 receiver logic shall use the 5 bit DMA channel number, and comparator match indication to determine if the incoming packet is to be received into the GRF. Refer to Section 6.5 for a detailed definition of the compare value and field select mask registers.

Figure 5.14: High Level Functional Block Diagram of DMA Channel Receive Packet Comparator Logic



5.2.4.4 1394 CRC Logic

This function shall implement the logic for performing the following functions.

- Generates a 32 bit auto-DIN CRC error code on the header part of the packet data stream generated by the transmitter logic. The transmitter inserts this code into data stream after the header.
- For packets which have a data payload, Generates a 32 bit auto-DIN CRC error code on the data payload portion of the packet stream generated by the transmitter logic. The transmitter inserts this code at the end of the packet stream.
- Generates a 32 bit auto-DIN CRC error code on the header part of an incoming packet data stream. If the computed code is equal to the header CRC code sent with the packet, then the receiver considers the header correct.
- Generates a 32 bit auto-DIN CRC error code on the payload section of an incoming packet data stream. If the computed code is equal to the data CRC code sent with the packet, then the receiver considers the data payload correct.

5.2.4.5 1394 Packet Receiver Control Logic

This function shall implement the logic required to receive incoming 1394 packets. The design of the receiver control logic shall conform to the detail functional requirements as specified in section 6.0 of specification IEEE 1394-1995. The following is high-level summary of the functions to be performed.

- Use the bus and node ID registers and-or the DMA channel Receive Packet Comparators to determine if an incoming asynchronous or isochronous packet is to be accepted.
- Use the CRC logic function to verify correct reception of an incoming packet by checking the header CRC. If the packet has a payload, the data CRC shall be checked.
- Load received packets into the General Receive FIFO if the packet passes the addressing and CRC checks.
- Generate acknowledge on non-broadcast asynchronous receive packets
- Snoop 1394 bus traffic when snoop mode is enabled.
- Receives cycle start packets.
- Receive self-ID packets and load them into the General Receive FIFO.

5.2.4.5.1 Snoop Mode

When the SNOOP_ENABLE bit is set in the Link Layer Control Register, the PCILynx enters a special mode where only DMA Channel 0 is used for all received packets. The RCV_COMP_VALID bit is ignored as well as various comparator bits. All packets seen on the 1394 bus are received into DMA channel 0 PCL's. The packets will be of the format in APPENDIX E, p.112.

The SNOOPED packet quadlets will contain all data quadlets observed on the 1394 bus, including the 1394 header quadlets, header CRC quadlet , any payload quadlets, and the payload CRC quadlet. These CRC quadlets are not normally received into the FIFO. The header CRC follows the 1 quadlet ISO header or the 3 or 4 quadlet ASYNC header. The payload CRC follows the last payload quadlet, and is aligned on a quadlet boundary. Runt packets, PHY Configuration, SELFID, and Link-on, do not have any additional CRCs that will show up in the received packet.

A SNOOPED ACK quadlet containing the ACK information as seen on the 1394 bus is inserted into the FIFO following the received packet. If a SNOOPing node is specifically addressed by an async packet, the SNOOPing node will never return an ACK on the 1394 bus, and will insert a SNOOPED ACK of 0 into the receive FIFO. A SNOOPED ACK of 0 is always stored for ISO Packets.

5.2.4.6 Cycle Timer Logic

This function shall implement the logic for performing the cycle timer function. The design of this function shall conform to the requirements of a cycle timer function as specified in section 8.0 of the IEEE 1394-1995 standard. The cycle timer shall

contain the cycle counter and the cycle offset timer. The offset timer shall either be free running, or reloaded on a low to high transition on the CYCLEIN signal pin, or shall take a reload value from the receiver, based on the state of the CYCLEMASTER and CYCLESOURCE bits in the 1394 LLC control register. This timer shall also be enabled or disabled using the CYCLE_TIMER_ENABLE bit in the 1394 LLC control registers. The Cycle Timer shall be used to support isochronous data transfers. The Cycle Timer shall be 32 bits wide. The low order 12 bits shall count as a modulo 3072 counter, which shall increment once every 24.576 MHz clock period, or (40.69ns). The next 13 high order bits shall be a count of 8khz (or 125usec), and the highest 7 bits shall count in seconds.

5.2.4.7 Cycle Monitor Logic

This function shall implement the logic for performing the cycle monitor function. The cycle monitor shall be used to support isochronous data transfers. It shall monitor the LLC activity and handle the scheduling of isochronous activity. When a cycle start packet is received or transmitted, the cycle monitor shall indicate the occurrence of these events by generating a cycle started or cycle received interrupt. The cycle monitor shall also detect missing cycle start packets and shall generate a cycle lost interrupt. When an isochronous cycle is completed, the cycle monitor shall assert a cycle done interrupt. The cycle monitor shall signal the transmitter to send a cycle start packet when the CYCLEMASTER enable bit is asserted in the 1394 LLC control register.

5.2.4.8 PHY-Link Interface Logic

This function shall implement the logic for interfacing the PCILynx to the physical layer chip. The design of this logic shall conform to the requirements of the LINK-PHY interface specification in annex J of the IEEE 1394-1995 standard. This function shall provide the PCILynx with access to the physical layer services. The following high level functions shall be performed.

- Use the packet speed code from the transmitter, to select the number of serial data streams to generate. If the speed code is set for 100mbps, the parallel data stream is converted into 2 serial data streams each running at 50mbps. For 200mbps, the parallel data stream is converted into 4 streams; at 400 Mbps, the parallel data stream is converted into 8 streams; each running at 50mbps.
- Use the PHY receive speed indication to convert the incoming serial data streams from the PHY into a parallel data stream for input into the receiver control logic. For any incoming packet, the phy will generate 2 serial data streams to the PCILynx if it is receiving the packet at 100 Mbps, 4 streams at 200 Mbps, or 8 streams at 400 Mbps. The serial data streams are each clocked at 50 MHz.
- Detect and receive serial status responses from the PHY and convert them into a parallel format . The status responses shall convey PHY interrupt indications and-or return data in response to a PHY register read access request.
- Detect and receive serial acknowledge packets and convert them into a parallel format
- Accept transmitter packet transmit requests or phy register read-write access requests and format them into a serial request stream for transmission to the PHY.
- Operate with an electrical isolation barrier between the PHY and PCILynx devices.

5.2.4.9 PHY-Link Interface Electrical Isolation

The PCILynx implements the electrical isolation logic for the electrical isolation mechanism specified in IEEE 1394-1995; however, the input receivers for the PHY signals do not meet the hysteresis requirements. Therefore, the link_isoz pin must be held at a high level.

6. Hardware Register Definitions

6.1 Memory and Configuration Address Space Register Map

Figure 6.1. Memory and Configuration Address Space Map



Figure 6.2. PCI Address Offset Assignments For PCILynx Registers

	PCI Interface and AUX Port Registers			
000	Device ID = 8000		Vendor ID = 0x104C = TI	
004	Status		Command	
008	Class Code = 0x0C0000			Revision ID
00C	BIST	Header Type	Latency Timer	Cache Line Size
010	Memory Base Address Register 0 - Internal PCI-Lynx Registers			
014	Memory Base Address Register 1 - External SRAM on Local Bus			
018	Memory Base Address Register 2 - AUX Port on Local Bus			

01C	Zero			
020	Zero			
024	Zero			
028	Zero			
02C	Subsystem ID		Subsystem Vendor ID	
030	PCI Expansion ROM Base Address Register			
034	Zero			
038	Zero			
03C	Max_Latency	Min_Grant	Int_Pin	Int_Line
040	Miscellaneous Control			
044	Serial EEPROM Control Register			
048	PCI Interrupt Status Register			
04C	PCI Interrupt Enable Register			
050	PCI Test Register			
054	Zero			
058	Zero			

0B0	Local Bus Control Register
0B4	Local Bus Address Register
0B8	PCI_GPIO[1:0] Control Register A
0BC	PCI_GPIO[3:2] Control Register B
0C0	PCI_GPIO_DATA_0000 Read-Only Port
0C4	PCI_GPIO_DATA_0001 Read-Write Port
0C8	PCI_GPIO_DATA_0010 Read-Write Port
0CC	PCI_GPIO_DATA_0011 Read-Write Port
0D0	PCI_GPIO_DATA_0100 Read-Write Port
0D4	PCI_GPIO_DATA_0101 Read-Write Port
0D8	PCI_GPIO_DATA_0110 Read-Write Port
0DC	PCI_GPIO_DATA_0111 Read-Write Port
0E0	PCI_GPIO_DATA_1000 Read-Write Port
0E4	PCI_GPIO_DATA_1001 Read-Write Port
0E8	PCI_GPIO_DATA_1010 Read-Write Port
0EC	PCI_GPIO_DATA_1011 Read-Write Port
0F0	PCI_GPIO_DATA_1100 Read-Write Port
0F4	PCI_GPIO_DATA_1101 Read-Write Port
0F8	PCI_GPIO_DATA_1110 Read-Write Port
0FC	PCI_GPIO_DATA_1111 Read-Write Port
	DMA Controller Registers
100	DMA Channel **0** Previous Packet Control List Address/Temp
104	DMA Channel **0** Current Packet Control List Address
108	DMA Channel **0** Current Data Buffer Address
10C	DMA Channel **0** Status
110	DMA Channel **0** Control
114	DMA Channel **0** Ready Register
118	DMA Channel **0** Current State
120	DMA Channel **1** Previous Packet Control List Address/Temp
124	DMA Channel **1** Current Packet Control List Address
128	DMA Channel **1** Current Data Buffer Address
12C	DMA Channel **1** Status
130	DMA Channel **1** Control

134	DMA Channel **1** Ready Register
138	DMA Channel **1** Current State
140	DMA Channel **2** Previous Packet Control List Address/Temp
144	DMA Channel **2** Current Packet Control List Address
148	DMA Channel **2** Current Data Buffer Address
14C	DMA Channel **2** Status
150	DMA Channel **2** Control
154	DMA Channel **2** Ready Register
158	DMA Channel **2** Current State
160	DMA Channel **3** Previous Packet Control List Address/Temp
164	DMA Channel **3** Current Packet Control List Address
168	DMA Channel **3** Current Data Buffer Address
16C	DMA Channel **3** Status
170	DMA Channel **3** Control
174	DMA Channel **3** Ready Register
178	DMA Channel **3** Current State
180	DMA Channel **4** Previous Packet Control List Address/Temp
184	DMA Channel **4** Current Packet Control List Address
188	DMA Channel **4** Current Data Buffer Address
18C	DMA Channel **4** Status
190	DMA Channel **4** Control
194	DMA Channel **4** Ready Register
198	DMA Channel **4** Current State
1A0 to 8E0	This range of address offsets shall be reserved for future use in implementing status and control registers for DMA channels 5 through 63
900	DMA Diagnostic Test Control Register
904	DMA Receive FIFO Packet Count Registers
908	DMA Global Register
	FIFO Registers
A00	FIFO Size Register
A04	PCI-Side FIFO Pointer Write-Read Port
A08	Link-Side FIFO Pointer Write-Read Port
A0C	FIFO Control Token Status Read-Port
A10	FIFO Control Token Enable and Test Mux Control Register
A14	ATF-ITF Transmit Data Ready Threshold Control Register
A20	General Receive FIFO Pop-Push Port0 FIFO bit32 set to 0 on write
A24	General Receive FIFO Pop-Push Port1 FIFO bit32 set to 1 on write
A28	Not Used
A2C	Not Used
A30	Asynchronous Transmit FIFO Pop-Push Port0 FIFO bit32 set to 0 on write
A34	Asynchronous Transmit FIFO Pop-Push Port1 FIFO bit 32 set to 1 on write
A38	Not Used
A3C	Not Used
A40	Isochronous Transmit FIFO Pop-Push Port0 FIFO bit32 set to 0 on write
A44	Isochronous Transmit FIFO Pop-Push Port1 FIFO bit 32 set to 1 on write

A48 to AFC	Reserved
	Link Layer Controller Registers
B00	DMA channel **0** Word 0 Receive Packet Comparator Value Register
B04	DMA channel **0** Word 0 Receive Packet Comparator Mask Register
B08	DMA channel **0** Word 1 Receive Packet Comparator Value Register
B0C	DMA channel **0** Word 1 Receive Packet Comparator Mask Register
B10	DMA channel **1** Word 0 Receive Packet Comparator Value Register
B14	DMA channel **1** Word 0 Receive Packet Comparator Mask Register
B18	DMA channel **1** Word 1 Receive Packet Comparator Value Register
B1C	DMA channel **1** Word 1 Receive Packet Comparator Mask Register
B20	DMA channel **2** Word 0 Receive Packet Comparator Value Register
B24	DMA channel **2** Word 0 Receive Packet Comparator Mask Register
B28	DMA channel **2** Word 1 Receive Packet Comparator Value Register
B2C	DMA channel **2** Word 1 Receive Packet Comparator Mask Register
B30	DMA channel **3** Word 0 Receive Packet Comparator Value Register
B34	DMA channel **3** Word 0 Receive Packet Comparator Mask Register
B38	DMA channel **3** Word 1 Receive Packet Comparator Value Register
B3C	DMA channel **3** Word 1 Receive Packet Comparator Mask Register
B40	DMA channel **4** Word 0 Receive Packet Comparator Value Register
B44	DMA channel **4** Word 0 Receive Packet Comparator Mask Register
B48	DMA channel **4** Word 1 Receive Packet Comparator Value Register
B4C	DMA channel **4** Word 1 Receive Packet Comparator Mask Register
B50 to EF0	This range of address offsets shall be reserved for future use in implementing comparator control registers for DMA channels 5 through 63
F00	1394 Bus Number - Node Number Register
F04	1394 Link Layer Control Register
F08	1394 Cycle Timer
F0C	1394 Physical Layer Access Control
F10	1394 Diagnostic Test Control Register
F14	1394 Link Layer Interrupt Status Register
F18	1394 Link Layer Interrupt Enable Register
F1C	1394 Busy Retry Count and retry interval register
F20	LLC State Machine Vector Monitor Port 1
F24	FIFO Overrun-Underrun Error Counters

6.2 PCI Configuration and Miscellaneous Register Definitions

6.2.1 Device-Vendor ID @000

This register provides application software access to the Vendor ID and Device ID numbers that are assigned to the PCILynx ASIC. This register is read-only.



Bit No.	Bit Name	Dir	Description
31 - 16	DEVICE_ID[15:0]	r	Identification number for PCI LYNX = 0x8000 (fixed) Read Only
15 - 00	VENDOR_ID[15:0]	r	Identification Number of Manufacturer = 0x104C = TI (fixed) Read Only

6.2.2 Command - Status @004

This register provides application software with an interface for controlling the PCILynx PCI operating behavior and monitoring the PCI slave and master operation status. This register shall be initialized to 0x02000000 on power-up reset. Status bits 31-16 are cleared by writing a "1" to the bit position to be cleared.



Bit No.	Bit Name	Dir	Description
31	PARERR	r/w	PCILynx detected a parity error. parity_detected = 1 no_error = 0
30	SYSERR	r/w	PCILynx asserted SERR# signal. asserted = 1 not_asserted = 0
29	MSTABT	r/w	PCILynx as master aborted PCI transaction. abort = 1
28	MST_TGTABT	r/w	PCILynx as master was aborted by the target. abort = 1
27	TGT_TGTABT	r/w	PCILynx asserted target abort as a target. abort = 1
26 - 25	DEVSEL[1:0]	r	Devsel# timing setting. 01=medium Read Only
24	MSTR_PAR	r/w	PCILynx as master detected a data parity error or received a PERR signal from the target. data parity error = 1 no data parity error = 0
23	FST0	r	target fast back-to-back capable. not capable = 0 Read Only
22 - 10	reserved	r	Returns 0 when read Read Only
09	FST	r	Enable fast back-to-back transaction. disabled = 0 Read Only
08	SEER_ENA	r/w	Enable system error driver. enable = 1 disable = 0
07	WAIT	r	Address/data stepping enable. disabled = 0 Read Only
06	PAR_ENA	r/w	Respond to parity error enable. enable = 1 (MSTR_PAR) disable = 0
05	VGA	r	VGA palette snooping enable. disabled = 0 Read Only
04	MWI_ENA	r/w	memory write-invalidate command enable. enable = 1 disable = 0
03	SPC	r	Special cycle operation enable. disabled = 0 Read Only
02	MSTR_ENA	r/w	PCILynx bus master mode enable. enable = 1 disable = 0
01	MEM_ENA	r/w	Memory address space enable. enable = 1 disable = 0
00	I_O_ENA	r	I/O address space access enable. disabled = 0 Read Only

6.2.3 Class Code - Revision ID @008

This register provides an interface for application software to obtain the class and revision code parameters assigned to the PCILynx.



Bit No.	Bit Name	Dir	Description	
31 - 08	CLASS_CD[23:0]	r	PCI class code = 0x0C0000 (serial bus / 1394) (fixed)	Read Only
07 - 00	REV_ID[7:0]	r	PCI revision code. (fixed)	Read Only

Revision ID: 0x00 = TSB12LV21PGF (production) [f643950],
0x01 = TSB12LV21APGF (prototype) [f643178],
0x02 = TSB12LV21APGF (production) [f643178A],
0x03 = Custom device

6.2.4 Header Type- Latency Timer- Cache Line Size @00C

This register provides an interface for application software to program the PCI cache line size, PCI latency timer, PCI header type, and PCI built-in-test parameters. This register shall be set to 0x00000000 on power-up reset.



Bit No.	Bit Name	Dir	Description	
31 -24	BIST[7:0]	r	PCI built-in-test(BIST) = 0x00 (no BIST)	Read Only
23 - 16	HDR_TYPE[7:0]	r	PCI header type parameter = 0x00 (fixed)	Read Only
15 - 08	LAT_TIMER[7:0]	r/w	PCI latency timer parameter	
07 - 00	CACHE_LINE_SZ[7:0]	r/w	PCI cache line size parameter	

6.2.5 Memory Access Base Address 0 - PCILynx Internal Registers @010

This register provides the interface for application software to set the memory access base address of the internal PCILynx register set. This register shall be set to 0x00000000 on power-up reset (or 0x00010000 on power-up reset if autoboot is enabled).



Bit No.	Bit Name	Dir	Description
Bit No.	Bit Name	Dir	Description
31 - 12	MEMBASE0[31:12]	r/w	Memory access base address register. MEMBASE0[31:12] = PCI LYNX

			internal register base address
11 - 00	MEMBASE0[11:0]	r	Memory access base address register. MEMBASE0[11:0] = 0x000

6.2.6 Memory Access Base Address 1 - External RAM Port @014

This register provides the interface for application software to set the memory access base address of the external RAM attached to the LYNX Local Bus. This register shall be set to 0x00000000 on power-up reset.



Bit No.	Bit Name	Dir	Description
31 - 16	MEMBASE1[31:16]	r/w	Memory access base address register. MEMBASE1[31:16] = External RAM base address
15 - 00	MEMBASE1[15:0]	r	Memory access base address register. MEMBASE1[15:0] = 0x0000

6.2.7 Memory Access Base Address 2 - AUX Port @018

This register provides the interface for application software to set the memory access base address of the AUX port on the LYNX local bus. This register shall be set to 0x00000000 on power-up reset. The ZV port occupies upper 4K (0xF000 - 0xFFFF) of the AUX port address space when CLK is set to a valid clock in Local Bus Control Register (@0B0).



Bit No.	Bit Name	Dir	Description
31 - 16	MEMBASE2[31:16]	r/w	Memory access base address register. MEMBASE1[31:16] = AUX port base address
15 - 00	MEMBASE2[15:0]	r	Memory access base address register. MEMBASE1[15:0] = 0x0000

6.2.8 Subsystem ID @02C

This register provides a method for the subsystem vendor to uniquely identify his device. The Subsystem Vendor ID is assigned by the PCI SIG to ensure uniqueness. This register is set to 0x00000000 on power-up reset and then these ID's are loaded from the Serial EEPROM. Also see APPENDIX F - SERIAL EEPROM DATA.



Bit No.	Bit Name	Dir	Description
31 - 16	Subsystem_ID[15:0]	r	unique subsystem ID (initialized from serial EEPROM)
15 - 00	Subsystem Vendor ID[15:0]	r	unique subsystem Vendor ID (initialized from serial EEPROM)

6.2.9 Expansion ROM Base Address @030

This register provides an interface for application software to set the memory access base address of the PCILynx external expansion ROM. To access this address space, both the base address should be set to an appropriate PCI address and the ROM enable bit (bit 0) set to "1". This register shall be set to 0x00000000 on power-up reset when AUTOBOOT is inactive and this register shall be set to 0x00000001 on power-up when AUTOBOOT is active.



Bit No.	Bit Name	Dir	Description
31 -16	ROMBASE[31:16]	r/w	PCILynx expansion ROM base address
15 - 01	reserved	r	return 0's for these bits on read
00	ROMEN	r/w	Enable expansion ROM access. enable = 1 disable = 0

6.2.10 Max_Latency - Min_Grant - Int_Pin - Int_Line Register @03C

This register shall be implemented to provide the an interface for application software to read values for the Max_Latency, Min_Grant, and interrupt pin parameters, and to write/read values for the interrupt line. The interrupt line register shall be set to 0x00 on power-up reset; and the interrupt pin register is read only and fixed at a value of 0x01. The minimum grant is set to 0x01, and maximum latency is set to 0x02 on power reset. After power reset, the MAX_LAT and MIN_GNT registers are loaded from serial EEPROM (if present). The PCI interface shall return retry status to any accesses while the serial EEPROM machine is active initializing these locations. Also see APPENDIX F - SERIAL EEPROM DATA.



Bit No.	Bit Name	Dir	Description
31 - 24	MAX_LAT[7:0]	r	Maximum latency (reset to 0x02, then initialized from serial EEPROM)
23 - 16	MIN_GNT[7:0]	r	Minimum grant time (reset to 0x01, then initialized from serial EEPROM)
15 - 08	INT_PIN[7:0]	r	Interrupt pin used. INTPIN = 0x01 = INTAz
07 - 00	INT_LINE[7:0]	r/w	Interrupt line - indicates which interrupt PCILynx is connected to (set by system software)

6.2.11 Miscellaneous Control @040

This register provides an interface for application software to perform miscellaneous control operations. This register shall also supply operational status information. This register shall be set to 0x00000000 on power-up reset.



Bit No.	Bit Name	Dir	Description
31 - 16	reserved	r	return 0x0000 on a read
15 - 12	MAXRTY_CNT[3:0]	r/w	maximum no. of retries that PCILynx master will attempt when a retry termination status occurs. (0 = infinite number of retries)
11	ENA_MST_RTY	r/w	enable PCILynx master cycle retry count. enable = 1 disable = 0
10 - 08	reserved	r	return 0's on read
07	ENA_POST_WR	r/w	Enable PCI slave posted writes. Operational software should set to 0 in PCILynx Rev A and above. enable = 1 disable = 0
06	ENA_SLV_BURST	r/w	Enable PCI slave burst. Operational software should set to 0 in PCILynx Rev A and above to ensure PCI Spec 2.1 compliance. enable = 1 disable = 0
05 - 04	reserved	r	return 0's on read
03	PAUSE_MSTR	r/w	Pause the PCI master on the next access pause = 1 no pause = 0
02	AUTOBOOT_IN	r	Read the value of the autoboot input pin.
01	SET_FORCE_INT	w	Set forced interrupt. set = 1. This bit always reads 0.
00	SWRST	w	Software reset. set to 1 to reset. This bit always reads 0.

6.2.12 Serial EEPROM Control @044

This register provides an interface for application software to control the read of the PCILynx external serial EEPROM. This register shall be set to 0x00000000 on power-up reset. Since this register cannot be read until after the internal Serial EEPROM state machine has completed initializing configuration register locations, the value read immediately after power up may not be 0.

The 5 usec timer may be used to time Serial EEPROM accesses. Start the timer by writing a 0 to the timer bit, then poll the register until the timer bit is 1, which will be approximately 5us after starting the timer. NOTE: Whenever the EEPROM is driving EEPDAT and the TIMER_5USEC pin is to be set, simply logical 'OR'ing the TIMER_5USEC bit is NOT appropriate since performing a read of this register when the EEPROM is just starting to drive EEPDAT may produce either a logic 0 or 1 depending on the speed of the EEPROM and CPU. It is better to write TIMER_5USEC 'OR'ed with values of EEPCLK and EEPDATA as determined to be current values if using the TIMER_5USEC inside Serial EEPROM programming protocol.

The 5 usec timer is derived from the phy_clk50 clock from the 1394 physical layer device since the PCI clock frequency is not guaranteed. This timer will not function if the 1394 physical layer device is not present or is not providing a clock output. Care should be used in writing software for this timer to avoid software hang conditions in the event of phy_clk50 not running. For example, the system clock could be used to escape from 5 usec timer polling after 1 second has expired on the system clock.



Bit No.	Bit Name	Dir	Description
31 - 10	reserved	r	return zeros on a read
09	EEPERR	r	Serial EEPROM format error
08	EEPCHKERR	r	Serial EEPROM checksum error
07	NOTPRS	r	Serial EEPROM is not present. present = 0 not_present = 1
06	EEPCLK	r/w	Write: Output serial EEPROM clock.(only if EEPRNA = 1) high=1 low=0 Read: read value of serial EEPROM clock signal
05	EEPENA	r/w	Select serial EEPROM interface controlling outputs. Serial EEPROM Control Register controls outputs = 1 PCILynx internal SEEPROM state machine controls outputs = 0
04	EEPDAT	r/w	Write: Output serial EEPROM data. (only if EEPRNA = 1) high=1 low=0 Read: read value of serial EEPROM data signal
03	reserved	r	return 0 on read
02	EEPSTARTRD	w	restarts Serial EEPROM read state machine
01	reserved	r	return 0 on read
00	TIMER_5USEC	r/w	5 usec Timer. Time expired = 1 Start timer = 0

6.2.13 PCI Interrupt Status @048

This register provides the interface for application software to determine the events which generate an INTA# interrupt. This register shall be set to 0x00000000 on power-up reset. Interrupt status is cleared by writing a "1" to the bit to be cleared; the interrupt status bit is cleared only if the interrupting condition no longer exists.



DMA Interrupts

Bit No.	Bit Name	Dir	Description
31	INT_PEND	r	Interrupt pending
30	FRC_INT	r/w	forced interrupt set from miscellaneous force interrupt bit
29	Reserved	r	Return 0 on a read.
28	SLV_ADR_PERR	r/w	Slave address parity error
27	SLV_DAT _PERR	r/w	Slave data parity error
26	MST_DAT_PERR	r/w	Master data parity error
25	MST_DEV_TO	r/w	Master Device Timeout
24	MST_RETRY_TO	r/w	Master Retry Timeout
23	INTERNAL_SLV_TO	r/w	Internal slave bus access Timeout
22-19	Reserved	r	Zero Returned on a read for these bits.
18	AUX_TO	r/w	LOCAL BUS Time out
17	AUX_INT	r/w	LOCAL BUS interrupt
16	P1394_INT	r/w	1394 interrupt from Link Layer
15 - 10	reserved	r	Returns 0 when read
09	DMA4_PCL	r/w	DMA channel 4 Packet Control List caused interrupt. Interrupt = 1. Writing a 1 to this bit clears this interrupt.
08	DMA4_HLT	r/w	DMA 4 channel was halted. Interrupt = 1. Writing a 1 to this bit clears this interrupt
07	DMA3_PCL	r/w	DMA channel 3 Packet Control List caused interrupt. Interrupt = 1. Writing a 1 to this bit clears this interrupt.
06	DMA3_HLT	r/w	DMA 3 channel was halted. Interrupt = 1. Writing a 1 to this bit clears this interrupt
05	DMA2_PCL	r/w	DMA channel 2 Packet Control List caused interrupt. Interrupt = 1. Writing a 1 to this bit clears this interrupt.
04	DMA2_HLT	r/w	DMA 2 channel was halted. Interrupt = 1. Writing a 1 to this bit clears this interrupt
03	DMA1_PCL	r/w	DMA channel 1 Packet Control List caused interrupt. Interrupt = 1. Writing a 1 to this bit clears this interrupt.
02	DMA1_HLT	r/w	DMA 1 channel was halted. Interrupt = 1. Writing a 1 to this bit clears this interrupt
01	DMA0_PCL	r/w	DMA channel 0 Packet Control List caused interrupt. Interrupt = 1. Writing a 1 to this bit clears this interrupt.
00	DMA0_HLT	r/w	DMA 0 channel was halted. Interrupt = 1. Writing a 1 to this bit clears this interrupt

6.2.14 PCI Interrupt Enable @04C

This register provides an interface for application software to selectively enable the events which can cause an interrupt to occur. This register shall be set to 0x00000000 on power-up reset.



Bit No.	Bit Name	Dir	Description
31	INT_PEND	r	Interrupt pending
30	FRC_INT_EN	r/w	Enable forced interrupt
29	reserved	r	Returns 0 when read.
28	SLV_ADR_PERR_EN	r/w	Enable Slave address parity error interrupt
27	SLV_DAT _PERR_EN	r/w	Enable Slave data parity error interrupt
26	MST_DAT_PERR_EN	r/w	Enable Master data parity error interrupt
25	MST_DEV_TO_EN	r/w	Enable Master Device Timeout interrupt
24	MST_RETRY_TO_EN	r/w	Enable Master Retry Timeout interrupt
23	INT_SLV_TO_EN	r/w	Enable Internal Slave Timeout interrupt
22-19	reserved	r	Enable Zero Returned on a read for these bits.
18	AUX_TO_EN	r/w	Enable LOCAL BUS Time out interrupt
17	AUX_INT_EN	r/w	Enable LOCAL BUS interrupt
16	P1394_INT_EN	r/w	Enable Link Layer interrupt. Input fed by LINK_INT in 1394 Interrupt Status Register, masked by LLC_INT_EN in 1394 Interrupt Enable Reg.
15-10	reserved	r	Returns 0 when read
09	DMA4_PCL_EN	r/w	DMA ch4 Packet Control List interrupt enable. enable = 1 disable = 0
08	DMA4_HLT_EN	r/w	DMA ch4 halted interrupt enable. enable = 1 disable = 0
07	DMA3_PCL_EN	r/w	DMA ch3 Packet Control List interrupt enable. enable = 1 disable = 0
06	DMA3_HLT_EN	r/w	DMA ch3 halted interrupt enable. enable = 1 disable = 0
05	DMA2_PCL_EN	r/w	DMA ch2 Packet Control List interrupt enable. enable = 1 disable = 0
04	DMA2_HLT_EN	r/w	DMA ch2 halted interrupt enable. enable = 1 disable = 0
03	DMA1_PCL_EN	r/w	DMA ch1 Packet Control List interrupt enable. enable = 1 disable = 0
02	DMA1_HLT_EN	r/w	DMA ch1 halted interrupt enable. enable = 1 disable = 0
01	DMA0_PCL_EN	r/w	DMA ch0 Packet Control List interrupt enable. enable = 1 disable = 0
00	DMA0_HLT_EN	r/w	DMA ch0 halted interrupt enable. enable = 1 disable = 0

6.2.15 PCI Test Register @050

This register provides the interface for application software to enable various test modes and functions in the LYNX. This register shall be set to 0x00000000 on power-up reset. Normal application software should not write this register. The TEST_ENABLE pin must be high and the TEST_REG_EN must be set before TEST_STATUS , TEST_SEEPROM, SET_OUTPUT_EN , SET_OUTPUT_FF, or DISABLE_DRIVERS are functional.



Bit No.	Bit Name	Dir	Description
31-14	reserved	r	Returns 0 when read
13	TEST_OUTPUT	r	Test output from test mux.
12-08	TEST_MUX_SEL	r/w	Test mux select.
07-06	reserved	r	Returns 0 when read
05	TEST_STATUS	r/w	Interrupt Status register test mode (R/W). Test mode = 1, normal = 0
04	TEST_SEEPROM	r/w	Serial EEPROM Test mode. Test mode = 1, normal = 0
03	SET_OUTPUT_EN	r/w	Set output enables. set = 1, normal = 0
02	SET_OUTPUT_FF	r/w	Set output flip-flops. set = 1, normal = 0
01	DISABLE_DRIVERS	r/w	Tri-states normally output-only drivers. Tri-stated = 1, normal = 0
00	TEST_REG_EN	r/w	Test register enable. enable = 1, normal = 0

TEST_MUX_SELECT [4:0]	Selected Signal
0x00	test_nand_chain output
0x01	dma_test_mux output
0x02	fifo_test_mux output
0x03	link_test_mux output
0x04	PCI module - mstr_act
0x05	PCI module - mstr_err
0x06	PCI module - mstr_req
0x07	PCI module - mstr_xfr
0x08	PCI module - mstr_ack
0x09	PCI module - mstr_internal_cyc
0x0A	PCI module - my_slv_cyc
0x0B	PCI module - slv_data
0x0C	PCI module - slv_rd
0x0D	PCI module - slv_wr
0x0E	PCI module - int_slv_xfr
0x0F	PCI module - int_pci_slv_act
0x10	PCI module - internal_mstr_act
0x11	PCI module - pci_mstr_st
0x12	PCI module - aux_pci_act
0x13	PCI module - m_addr
0x14	PCI module - m_data
0x15	PCI module - pci_mstr_xfrq
0x16	PCI module - mstr_byte_cnt_eq_0
0x17	PCI module - pci_xfr_cnt_eq_0

0x18	PCI module - in_buf_full
0x19	PCI module - wr_buf_full
0x1A	PCI module - wr_buf_empty
0x1B	PCI module - mstr_fifo_rdy
0x1C	PCI module - aux_busy
0x1D	PCI module - zv_busy
0x1E	PCI module - retry_slv
0x1F	PCI module - reserved

6.2.16 Local Bus Control Register @0B0 { ROM, RAM, AUX, and ZV registers }

This register provides an interface for application software to control the pacing of data transferred on the Local Bus to/from attached external devices. This register shall also specifies the data bus width required for each external device type and the polarity of incoming interrupts. This register shall be initialized to 0x000000E0 on PCI reset and then loaded from SEEPROM. Each byte controls a different area - ROM, RAM, AUX and ZV. In early devices (before PCILynx Rev A), GPIO Polarity control does not work as documented here. Also see APPENDIX F - SERIAL EEPROM DATA.



Bit No.	Bit Name	Dir	Description
31	GATE_PIXEL_CLK	r/w	ZV pixel clock gating enable. 0 = free running pixel clock; zv_data_valid signal must be used to determine when valid ZV data is present. 1 = gating enabled (gated mode); zv_pix_clk only toggles when valid ZV data is present.
30 - 28	HSYNC_CNT[2:0]	r/w	Horizontal sync count. Number of horizontal sync decodes (i.e. writes to zoom port at address 0xF004) required for each horizontal sync actually asserted on the ZOOM port HSYNC signal. Useful for formats having multiple packets per horizontal line. 0 0 0 hsync cnt = 0. A hsync will still be generated for every frame 0 0 1 hsync cnt = 1 0 1 0 hsync cnt = 2 0 1 1 hsync cnt = 4 1 0 0 hsync cnt = 6 1 0 1 hsync cnt = 8 1 1 0 hsync cnt = 10 1 1 1 hsync cnt = 12
27 - 25	ZV_CLK[2:0]	r/w	ZV pixel clock select, Note: **ONLY** those denoted with a "*" are valid selections for 8-bit mode, all others are 16-bit mode only. AUX address space F000 - FFFF is allocated to ZV (ZV is enabled) when one of the 6 available ZV pixel clock sources are selected. 0 0 X ZV port disabled 0 1 0 external clock 0 1 1 external clock / 2***** 1 0 0 sclk / 2 (25.0 MHz) 1 0 1 sclk / 4 (12.5 Mhz)***** 1 1 0 pci_clk 1 1 1 pci_clk / 2*****
24	ZV_16	r/w	Data Width, 1= ZV access is 16 bits wide, 0= ZV access is 8 bits wide
23 - 20	AUX_WS[3:0]	r/w	Number of waitstates to insert for External AUX access. A value of 0xF causes waitstates to be inserted until either the AUX_RDYz input pin is asserted or 0xF waitstates have occurred.
19	INVERT_ZV_CLK	w	1 = invert, 0= don't invert
18	AUX_INT_POL	r/w	AUX interrupt polarity, 1= invert, 0=don't invert
17	AUX_RST	r/w	AUX port reset output

16	AUX_16	r/w	Data Width, 1= AUX access is 16 bits wide, 0= AUX access is 8 bits wide
15 - 12	RAM_WS[3:0]	r/w	Number of waitstates to insert for External RAM access. A value of 0xF causes waitstates to be inserted until either the AUX_RDYz input pin is asserted or 0xF waitstates have occurred.
11 - 09	Reserved	r	Zeros returned on read
08	RAM_16	r/w	Data Width, 1= RAM access is 16 bits wide, 0= RAM access is 8 bits wide
07 - 04	ROM_WS[3:0]	r/w	Number of waitstates to insert for External ROM access. A value of 0xF causes waitstates to be inserted until either the AUX_RDYz input pin is asserted or 0xF waitstates have occurred.
03 - 02	Reserved	r	Zeros returned on read
01	ROM_WR_EN	r/w	ROM Write Enable (writable non-volatile memory)
00	ROM_16	r/w	Data Width, 1= ROM access is 16 bits wide, 0= ROM access is 8 bits wide

6.2.17 Local Bus Address Register @0B4

This port provides application software with an interface to specify the Local Bus address to be used for DMA transfers from the Local Bus to the PCI Bus. This address auto increments every time it is used. This address must be specifically written to reinitialize. This register shall be initialized to 0x00000000 on power up reset.



17	16	Local Bus Select
00		RAM_SEL
01		ROM_SEL
10		AUX_SEL
11		ZV_SEL

Bit No.	Bit Name	Dir	Description
31 - 18	Reserved	r	Zeros returned on read
17 - 16	ADDR_SELECT[1:0]	r/w	00=SRAM, 01=ROM, 10=AUX, 11=ZOOM
15 - 02	AUX_ADR[15:02]	r/w	AUX address to use during slave reads and writes. Address auto-increments every time it is used and the high byte enable (3) is valid. Must be re-written to reinitialize.
01 - 00	Reserved	r	Zeros returned on read

6.2.18 PCI_GPIO[1:0] Control Register A @0B8

This register provides application software with an interface for configuring the operating mode of GPIO[1:0] port pins. This register shall be initialized to 0x00000000 on power up reset. Each 16 bit register half is accessed separately (i.e. 8 or 16 bit write).



Bit No.	Bit Name	Dir	Description
31 - 29	reserved	r	Zeros returned on read
28 - 24	GPIO_SRC1[4:0]	r/w	Data bit mux select for output on GPIO[1]
23 - 19	reserved	r	Zeros returned on read
18	GPIO_POL1	r/w	GPIO[1] output polarity control (0 = non-inverted 1 = inverted)
17	reserved	r	Zero returned on read
16	GPIO_OUT_EN1	r/w	GPIO[1] output enable control (0 = tri-state; 1 = enabled)
15 - 13	reserved	r	Zeros returned on read
12 - 08	GPIO_SRC0[4:0]	r/w	Data bit mux select for output on GPIO[0]
07 - 03	reserved	r	Zeros returned on read
02	GPIO_POL0	r/w	GPIO[0] output polarity control (0 = non-inverted 1 = inverted)
01	reserved	r	Zero returned on read
00	GPIO_OUT_EN0	r/w	GPIO[0] output enable control (0 = tri-state; 1 = enabled)

6.2.19 PCI_GPIO[3:2] Control Register B @0BC

This register provides application software with an interface for configuring the operating mode of GPIO[3:2] port pins. This register shall be initialized to 0x00000000 on power up reset. Each 16 bit register half is accessed separately (i.e. 8 or 16 bit write).



Bit No.	Bit Name	Dir	Description
31 - 29	reserved	r	Zeros returned on read
28 - 24	GPIO_SRC3[4:0]	r/w	Data bit mux select for output on GPIO[3]
23 - 19	reserved	r	Zeros returned on read
18	GPIO_POL_OUT3	r/w	GPIO[3] output polarity control (0 = non-inverted 1 = inverted)
17	reserved	r	Zero returned on read
16	GPIO_OUT_EN3	r/w	GPIO[3] output enable control (0 = tri-state; 1 = enabled)
15 - 13	reserved	r	Zeros returned on read
12 - 08	GPIO_SRC2[4:0]	r/w	Data bit mux select for output on GPIO[2]
07 - 03	reserved	r	Zeros returned on read
02	GPIO_POL_OUT2	r/w	GPIO[2] output polarity control (0 = non-inverted 1 = inverted)
01	reserved	r	Zero returned on read
00	GPIO_OUT_EN2	r/w	GPIO[2] output enable control (0 = tri-state; 1 = enabled)

6.2.20 PCI GPIO DATA Read-Write Ports @0C0 through @0FC

This register provides application software with an interface for reading and writing the four General Purpose input/output ports, GPIO[3:0].



The PCI address offsets indicated in the following table, shall be used by the application software to perform PCI read or writes from or to various combinations of GPIO ports.

The PCI address offset written to, shall determine exactly the combination of GPIO ports that are actually written. PCI address bit 2 enables GPIO[0] writes, bit 3 enables GPIO[1] writes, bit 4 enables GPIO[2] writes, and address bit 5 enables GPIO[3] writes. This allows the programmer to set a 4 bit mask of the GPIO ports to be considered, shift this mask left 2, and use the result to add as an offset to 0xC0. For example, to write to only GPIO port 0, use offset 0xC0+ (0x01<<2) = 0xC4. To write to GPIO port 3 only, use offset 0xC0 + (0x08<<2) = 0xE0.

PCI slave writes to these address offsets must write 32 bits to write to any GPIO port.

The data bit value that is written to a GPIO port shall be selected from the 32 bit PCI slave write data value using a 32:1 data bit mux. There are four of these muxes, one for each GPIO port. The bit select control for each of the muxes, shall be set by the value of the GPIO_SRCx[4:0] mux select field. These fields are specified in the GPIO[1:0] and GPIO[3:2] control registers.

A read of the GPIO register always returns the value read from all four GPIO ports.

PCI Address Offset	GPIO Ports Written to	GPIO Ports Read
0C0	None - NOP	GPIO[3:0]
0C4	GPIO[0]	GPIO[3:0]
0C8	GPIO[1]	GPIO[3:0]
0CC	GPIO[1,0]	GPIO[3:0]
0D0	GPIO[2]	GPIO[3:0]
0D4	GPIO[2,0]	GPIO[3:0]
0D8	GPIO[2,1]	GPIO[3:0]
0DC	GPIO[2,1,0]	GPIO[3:0]
0E0	GPIO[3]	GPIO[3:0]
0E4	GPIO[3,0]	GPIO[3:0]
0E8	GPIO[3,1]	GPIO[3:0]
0EC	GPIO[3,1,0]	GPIO[3:0]
0F0	GPIO[3,2]	GPIO[3:0]
0F4	GPIO[3,2,0]	GPIO[3:0]
0F8	GPIO[3,2,1]	GPIO[3:0]
0FC	GPIO[3,2,1,0]	GPIO[3:0]

6.3 DMA Control and Status Register Definitions

6.3.1 DMA channel 0 through 4 - Previous packet Control List Address/Temp @100 120 140 160 180

This register contains the address of the previous packet control list which is being processed by the active DMA channel when programmed for asynchronous transmit operations. This register is also used during the execution of auxiliary commands to temporarily hold data during a load or store command. This register shall be initialized to 0x00000000 on power-up reset. The contents of this register remain unchanged when the DMA chains to another PCL.



Bit No.	Bit Name	Dir	Description
31 - 00	PPLADR[31:0]	r/w	Previous Packet control list address or temporary data during auxiliary store or load commands.

6.3.2 DMA channel 0 through 4 - Current packet Control List Address @104 124 144 164 184

This register shall specify the address of the current packet control list which is being processed by the active DMA channel. This register shall be initialized by application software to point to a PCL with a valid next address pointing to the start of the first packet control list which is the first in a queue of control lists to be processed. The active DMA channel shall update this register with start of a packet control list as it steps through the queue. This register shall be initialized to 0x00000001 on power-up reset in non-autoboot mode. This register shall be initialized to 0x00000000 on power-up reset in autoboot mode.



Bit No.	Bit Name	Dir	Description
31 - 04	CPLADR[31:4]	r/w	Packet control list address - High order address bits.
03 - 01	CPLADR[3:1]	r/w	Packet control list boundary - set = 000 to be on cache line boundary
00	CPLVALID	r/w	Packet control list address not valid. not_valid = 1 valid = 0

6.3.3 DMA channel 0 through 4 - Current Data Buffer Address @108 128 148 168 188

This register shall contain the start address of the host memory data buffer that is being processed by the active DMA channel. The active DMA channel loads this register with the data buffer start address that is obtained from the current packet control list. This register is used by the DMA to read in the next PCL address for validation. As a result it may change during a PCL link operation. This register shall be initialized to 0x00000000 on power-up reset. The contents of this register is lost when the DMA chains to another PCL as this register is used to evaluate the validity of the Next PCL pointer.



Bit No.	Bit Name	Dir	Description
31 - 00	CDBADR[31:0]	r/w	data buffer start address currently being processed by the active DMA channel.

6.3.4 DMA channel 0 through 4 - DMA channel status @10C 12C 14C 16C 18C

This register contains ongoing status and byte count logging during the execution of a PCL. The active DMA channel shall store status from this register back at packet control list offset 0xC. This register shall be initialized to 0x000000000 on power-up reset. This is roughly the same information as appears in the PCL's Status. The PCL should be consulted instead if DMA is still running since this register can be changing as the DMA processes multiple PCL's.



Status			
Bit No.	Bit Name	Description	
31	Self ID	Set when a self ID packet has been received by this channel. Refer to the definition of the Receive comparator registers for how a channel is enabled for Self ID reception.	
30	ISO MODE	The Received Packet was an ISO Packet.	
29	Mst Err	PCI Master Error. Set to a 1 by the DMA if it receives an error indication (parity error, timeout, etc.) from the PCI Master during execution of this PCL. In general this is a fatal condition which will cause the channel to stop, the LINK, BSY, and ENA bit are cleared in the DMA Command register (see register definitions) and an DMA_HLT interrupt (see Interrupt Status Register) will be generated if enabled. Cleared by writing a 1 by software. Also writable with the opposite of write data when DMATESTEN is 1.	
28	Pkt Err	Packet Error. Set to a 1 by the DMA for any transfer to or from the 1394 bus in which the transfer had an error. The error can be determined from the Ack_Type and Acks fields. Pkt Err may not be set if Mst Err is set since it may be impossible for the DMA to update the PCL.	
27	Pkt Cmp	Packet Complete. Written by the DMA upon completion of this packet.	
26-21	Receive Dma_Cha[5:0]	Received DMA Channel number. This is the Channel number received from the Link Controller via the receive FIFO control word. Valid only for channels programmed for receive operations. These bits shall return zeros for other commands.	
		Dma_Cha[5:0]	DMA Channel Number
		0 0 0 0 0 0	0
		0 0 0 0 0 1	1
		0 0 0 0 1 0	2
		0 0 0 0 1 1	3
		0 0 0 1 0 0	4
		Others	reserved
20 - 19	Rcv_Speed[1:0]	The speed at which the packet was received for Asynchronous or Isochronous Transfers. Valid only for channels programmed for receive operations. These bits shall return zeros for other commands. 00 = 100 Mbps 01 = 200 Mbps 10 = 400 Mbps	

18 - 15	Acks	Packet Acknowledge. Ack status returned from the Link Layer Controller for this packet. Written by the DMA upon completion of this packet. These bits are written with zeros after completion of Auxiliary commands. These bits are written with 0x0001 after completion of an isochronous transmit or PCI to/from local bus transfers. These bit also contain a special code for internally (non 1394) related errors when bit 14 (Ack_Type) is set. The encoding for these errors are as follows: 0000 = Link reported a Retry Overrun 0001 = Link reported an ACK_TIMEOUT 0010 = Link reported a FIFO underrun 0011 = Link reported a CRC error on a received 1394 ack packet 0100 = DMA received an end of packet token while expecting a start of packet token. Catastrophic internal error. 0101 = No expected End of receive Packet 0110 = Pipelined Async Transmit Command encountered a command other than another Async Transmit. 1110 = Link reported a corrupted header before the packet was transmitted.
14	Ack_Type	Acknowledge type returned by 1394 Transmitter logic Ack_Type = 0 indicates a normal 1394 ack code is returned in bits 18 - 15 Ack_Type = 1 indicates a special ack code is returned in bits 18 - 15
13	reserved	Written with unknown data by the DMA.
12-00	Transferred Count	For all RCV and isochronous XMT commands, the DMA will update these bits with the total number of bytes transferred (header + payload) for this packet. These bits are indeterminate for asynchronous transmits due to the potentially pipelined nature of asynchronous XMT commands. The count will also include any retried packets during async receives. These bits are written with zeros after completion of auxiliary commands.

6.3.5 DMA channel 0 through 4 - DMA channel control @110 130 150 170 190

This register shall provide the interface for application software to initiate the operation a DMA channel and to monitor its operational status. This register shall be initialized to 0x000000000 on power-up reset in non-autoboot mode or 0xa0000000 (CH ENA and LINK) in autoboot mode. This is roughly the same information as appears in the PCL's Control. The PCL should be consulted instead if the DMA is still running since this register can be changing as the DMA processes multiple PCL's.



Bit No.	Bit Name	Dir	Description
31	CH ENA	r/w	Write 1: Starts the DMA packet processing engine. Write 0: DMA packet processing engine will stop immediately.
30	BSY	r	1= DMA packet processing engine is currently processing a PCL queue. 0= DMA packet processing engine is idle waiting for a valid PCL to process.
29	LINK	r/w	1= DMA is to fetch or re-fetch the Next Address entry of the current PCL and perform a check on the valid bit. If the valid bit is set, the DMA will make the Next Address entry the Current PCL and continue execution. 0= The DMA clears this bit when it encounters an invalid Next Address or Next Stream Address entry in the Current PCL. The DMA will stop at this point and wait for a valid Current PCL address, LINK set to a 1, and a valid Next Address entry in the Current PCL.
28	reserved	r	These bit shall be ignored when read and written with 0.
27-24	CMD3-0	r	Command Select. These bits control what command the DMA channel will execute.

CMD[3:0]	Command
0000	NOP. (NOP parameter fetched but ignored)
0001	RCV. (1394 FIFO to memory)
0010	XMT. (Memory to 1394 FIFO)
0011	LOAD. (@DESTINATION => TEMP)
0100	STORE_QUAD (4 bytes TEMP => @SOURCE)
0101	STORE0. (00000000 => @DESTINATION)
0110	STORE1. (FFFFFFFF => @DESTINATION)
0111	Conditional BRANCH to DESTINATION if the conditions are met as specified in the condition field. Status is updated and an interrupt is generated, if enabled, prior to the branch.
1000	PCI_TO_LBUS.
1001	LBUS_TO_PCI.
1010	RCV_AND_UPDATE.
1011	STORE _DOUBLE. (2 bytes TEMP => @SOURCE)
1100	UNFORMATTED_XMT.
1101	ADD.
1110	COMPARE.
1111	SWAP & COMPARE (PCILynx Rev A and higher)

23	reserved	r	These bit shall be ignored when read and written with 0.

<table>
<tr><td>22-20</td><td>Condition Codes 2-0
(branch command)</td><td>r</td><td>Branch Command Condition codes. These bits select what conditions have to be met during the execution of the BRANCH command to cause the address contained in DESTINATION to be loaded into the NEXT PCL ADDRESS and linked.
<table><tr><th>Condition Code [2:0]</th><th>Branch Condition</th></tr><tr><td>000</td><td>Don’t Branch</td></tr><tr><td>001</td><td>Branch if DMA Ready Register = 1 (this chan)</td></tr><tr><td>010</td><td>Branch if DMA Ready Register = 0 (this chan)</td></tr><tr><td>011</td><td>Branch if External Ready pin RDY = 1 (this chan)</td></tr><tr><td>100</td><td>Branch if External Ready pin RDY = 0 (this chan)</td></tr><tr><td>101</td><td>Branch if GPIO port 2 is active (this chan)</td></tr><tr><td>110</td><td>Branch if GPIO port 3 is active (this chan)</td></tr><tr><td>111</td><td>Reserved</td></tr></table></td></tr>
<tr><td>22-20</td><td>Wait Sel 2-0
(all commands except branch)</td><td>r</td><td>Wait Select. These bits control what conditions have to be met before execution of the PCL will continue.
<table><tr><th>Wait Select [2:0]</th><th>Wait Condition</th></tr><tr><td>000</td><td>Don’t Wait, Continue execution.</td></tr><tr><td>001</td><td>Wait for DMA Ready Register = 1 (this chan)</td></tr><tr><td>010</td><td>Wait for DMA Ready Register = 0 (this chan)</td></tr><tr><td>011</td><td>Wait for External Ready pin RDY = 1 (this chan)</td></tr><tr><td>100</td><td>Wait for External Ready pin RDY = 0 (this chan)</td></tr><tr><td>101</td><td>Wait for GPIO port 2 to go active (this chan)</td></tr><tr><td>110</td><td>Wait for GPIO port 3 to go active (this chan)</td></tr><tr><td>111</td><td>Reserved</td></tr></table></td></tr>
<tr><td>19</td><td>INT</td><td>r</td><td>Generate interrupt to host upon completion of packet control list. An interrupt will be generated by the DMA regardless of the state of this bit in the case of an error resulting in Pkt Err or Mst Err status being set.
interrupt enabled = 1 disabled = 0</td></tr>
<tr><td>18</td><td>LAST BUF</td><td>r</td><td>Last Buffer indicator. Indicates the end of a packet.
Loaded by the DMA from the PCL.</td></tr>
<tr><td>17</td><td>WAIT FOR STATUS</td><td>r</td><td>Is used to ‘single thread’ asynchronous transmits. Normally, transmits of asynchronous transmits are pipelined to improve throughput. Setting this bit will cause the DMA to wait for transmit completion status before continuing.</td></tr>
<tr><td>16</td><td>BIG ENDIAN</td><td>r</td><td>Byte ordering. Controls the byte ordering of the data buffer as it is read or written.
NOTE: The Big Endian flag may only be changed on quadlet boundaries. I.E. between header and payload data.
0=Little Endian (3,2,1,0)
1=Big Endian (0,1,2,3)</td></tr>
<tr><td>15-14</td><td>xmt_spd_code[1:0]</td><td>r</td><td>1394 transmit speed code. Specifies the transmission speed of an asynchronous or isochronous transmit packet. xmt_spd_code[1:0] = 00 - 100mbps
xmt_spd_code[1:0] = 01 - 200mbps
xmt_spd_code[1:0] = 10 - 400mbps
The value of this field is only valid for DMA transmit commands.</td></tr>
</table>

13	Multi ISO Packet per Cycle Start	r	This bit is relevant for an isochronous DMA channel (ISO Mode = 1). 0=This isochronous packet should be sent with regard to cycle start boundaries. One isochronous packet per isochronous DMA channel per cycle start period. 1=This isochronous packet should be sent without regard to cycle start boundaries. This implies multiple isochronous packets for the same DMA channel may be transmitted during a cycle start period. The effect of setting this bit is global and can affect other ISO transmit channels so all ISO channels should set the Multi ISO bit set to the same value to prevent otherwise unpredictable behavior.
12	Transmit ISO Mode	r	0= This DMA channel is to be configured for transmit asynchronous transfers. 1=This DMA channel is to be configured for transmit isochronous transfers. Also must be written (1 or 0) whenever this channel's LINK bit is set. This is required to insure proper fairness of ISO XMT's if more than one DMA channel is to be used for ISO XMT's.
11 - 00	DBXXFRLEN[11:0]	r	Remaining count to be transferred of the current buffer. Loaded by the DMA from the PCL.

6.3.6 DMA channel 0 through 4 - DMA Ready Register @114 134 154 174 194

This register shall be implemented to provide a mechanism for pacing the DMA. The wait select bits in the PCL **data buf0 ctl/byte_cnt/cmd** can select the contents of this register to be used in a decision to halt this channel until the wait condition no longer exists. Writes to this register by software or by another channel's auxiliary store commands can modify the wait condition.
The auxiliary branch command can also use this register to conditionally branch. The condition select bits in the PCL **data buf0 ctl/byte_cnt/cmd** can select the contents of register to be used in a decision to branch to another PCL. This register is set to 0x000000000 on power-up reset.



Bit No.	Bit Name	Dir	Description
31-01	unused	r/w	return 0 when read, ignored when written
00	CONDITION	r/w	This bit is used for wait or branch conditional checks.

6.3.7 DMA channel 0 through 4 - Current DMA state @118 138 158 178 198

This register shall be implemented to provide an interface for application software to read the state_vector of a DMA channel. The active DMA channel shall us this register to store its state vector and other flag bits used during its active or idle period. This register is intended for debug purposes only.



Bit No.	Bit Name	Dir	Description
31 - 24	STATE_VEC[7:0]	r	State vector of the DMA channel. The current state of the main DMA control state machine.
23 - 21	unused	r	returns 0 when read
20	LOCK	r	The DMA state machine is executing a sequence of states which can not be interrupted by a higher priority channel.
19 - 16	LIST_OFFSET[4:0]	r/w	Current list offset. When written to in test mode (Test enable and channel n selected in the Test Register) the current list offset will increment.
15	STATE FLAG	r	Miscellaneous flag used by the state machine.
14 - 06	unused	r	returns 0 when read
05 - 00	CURRENT CONTEXT	r	Current channel context selected by the Priority Encoder and executing by the State Machine.

6.3.8 DMA Diagnostic Test Control @900

This register shall provide an interface for software to setup and perform diagnostic testing of the DMA control logic.



Bit No.	Bit Name	Dir	Description
31-24	MASTER BYTE COUNT	r	This is the computed number of bytes that the DMA will request during a PCI master cycle. The master byte count is equal to the lesser of the current HIGH WATER MARK-4, the current receive transfer count, and the DBXXFRLEN bits of the DMA channel control word. The selected channel is determined by the Channel Select bits of this register.
23-16	HIGH WATER MARK	r	This is the computed FIFO threshold which must be met before the DMA will request a PCI master cycle. It is equal to HIGH WATER MARK which is equal to the (lower bound field of the DMA Global Register * 8) + 4. (PCILynx Rev A and higher)
15	0	r	Return 0 when read.
14	ADDERTEST	r/w	Puts the DMA in a mode where the adder logic for the complete count bits of the Channel Status register, the list offset bits of the Current State register, and the remaining count bits of the Receive Packet Count register are in a test mode. The behavior of the registers are as follows: • Status register complete count bits: Any slave write to these bits while in the test mode will cause the current master byte count to be added to the contents of this register. • Current State list offset bits: Any slave write to these bits while in the test mode will cause these bits to increment. • Receive Packet Count register: Any slave write to these bits while in the test mode will cause the current master byte count to be subtracted from the contents of this register. The value of master byte count is the lesser of the high water mark -4, the receive transfer count register, and the DBXXFRLEN bits of the DMA channel control register.
13	DMA Test Mux Select Out	r	Read back of the signal selected by the above DMA test mux.

<table>
<tr><td>12-08</td><td>DMA Test Mux Sel [4:0]</td><td>r/w</td><td colspan="6">Select DMA signal for to drive input mux of PCI Test Register.<table>
<tr><th>Sel 4</th><th>Sel 3</th><th>Sel 2</th><th>Sel 1</th><th>Sel 0</th><th>DMA Signal</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>rcv_link_active</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>itf_link_active</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>atf_link_active</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>async_xmt_pkt_cnt_1</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>rcv_pkt_cnt_gt_0</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>async_xmt_ok</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>iso_xmt_ok</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>iso_xmt_in_progress</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>rcv_fifo_empty</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>iso_xmt_wait</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>xmt_p1394rty</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>rcv_req</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>active_selq</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>idle_selq</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>async_xmt_flush *</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>rcv_start *</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>rcv_end *</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>pending_active_context_switch *</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>pending context_switch *</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>xmt_ack_type *</td></tr>
<tr><td></td><td></td><td>:</td><td></td><td></td><td>rcv_link_active</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>rcv_link_active</td></tr>
</table></td></tr>
<tr><td>07</td><td>unused</td><td>r</td><td colspan="6">Returns 0 when read.</td></tr>
<tr><td>06 - 01</td><td>CHANNEL SELECT[5:0]</td><td>r/w</td><td colspan="6">Select the DMA Channel for test. These bits select which channel context is selected when bit 00 DMATESTEN is set. The priority selection logic forces the selected context. One may then write to the current state bits of the current state register and force state machine execution starting at the loaded state.<table>
<tr><th>CHANNEL SELECT[5:0]</th><th>DMA Channel Number</th></tr>
<tr><td>0 0 0 0 0 0</td><td>0</td></tr>
<tr><td>0 0 0 0 0 1</td><td>1</td></tr>
<tr><td>:</td><td>:</td></tr>
<tr><td>0 0 0 1 0 0</td><td>4</td></tr>
<tr><td>others</td><td>reserved</td></tr>
</table></td></tr>
<tr><td>00</td><td>DMATESTEN</td><td>r/w</td><td colspan="6">Enable DMA diagnostic test mode. enable = 1 disable = 0. When enabled, all DMA channel registers are readable and writable from the PCI bus.</td></tr>
</table>

* PCILynx Rev A and higher

6.3.9 Receive Packet Remaining Count Register @904

This register contains the current received packet count. The DMA loads this register with the receive packet count passed in the receive FIFO token words. This count is then decremented as the data is transferred to the PCI bus.



Bit No.	Bit Name	Dir	Description
31-13	unused	r	Return 0 when read.
12-00	REMAINING PACKET COUNT	r	The current remaining packet count.

6.3.10 Global Register @908

This register contains the transfer threshold, some flags and misc. information the DMA uses during an asynchronous transmit operation.



Bit No.	Bit Name	Dir	Description
31- 29	unused	r	Return 0 when read.
28-24	LOWER BOUND	r/w	This is the threshold (from the DMA's PCI point of view) which must be reached before a transfer will be requested of the PCI bus. For receives it is the amount of data which must be in the GRF (if less than a full packet) before a PCI write will be requested of the PCI bus. For transmits it is the amount of room available in the ITF or ATF before a read is requested of the PCI bus. The value represented here is the number of double quadlets (8 bytes) plus 4. For example: 00 = 4 byte threshold 01 = 12 byte threshold 02 = 20 byte threshold : 1F = 252 byte threshold These bits will be set to 0x2 upon reset. Once the threshold has been reached, a request equal to the lesser of the cache line size register or the lower bound register - 4 is made of the PCI bus.
23 - 03	unused	r	Return 0 when read.
02	FIFO FLUSH	r	Request the link to flush the async transmit FIFO.
01	PREVIOUS VALID	r	A PCL is currently pipelined and awaiting a status update.
00	RETRY	r	An ASYNC transmit retry is in progress.

6.4 FIFO Control and Status Register Definitions

6.4.1 FIFO Size @A00

This register shall be implemented to provide the application software with an interface for programming the size of each of the Logical FIFOs described in section 5.2.3, page 49 of this specification. Each FIFO shall be programmable in size from 0 to 255 quadlets. For any given combination, the sum of all 3 FIFO sizes shall be less than or equal to 256 quadlets. This register shall be initialized to 0x00000000 on power-up reset. The minimum usable FIFO size is equal to the Cache Line Size register times two. The sizing of the FIFO depends on the application and PCI latencies.



Bit No.	Bit Name	Dir	Description
31 - 24	Not used	r	All zeros returned on a read
23 - 16	ITF_FIFOSZ[7:0]	r/w	Isochronous Transmit FIFO size (quadlets). 0x00 <= size <= 0xFF
15 - 08	ATF_FIFOSZ[7:0]	r/w	Asynchronous Transmit FIFO size (quadlets). 0x00 <= size <= 0xFF
07 - 00	GRF_FIFOSZ[7:0]	r/w	General receive FIFO size (quadlets). 0x00 <= size <= 0xFF

6.4.2 PCI-Side FIFO Pointer Write-Read Port @A04

This register shall be implemented to provide the application software with a PCI slave access port for writing to or reading from the FIFO pointers which are used in accessing the PCI-side of the FIFO..



Bit No.	Bit Name	Dir	Description
31 - 27	Not used	r	All zeros returned on a read
26	ITF_WAB_L	r/w	PCI-side ITF write pointer Wrap-around bit
25	ATF_WAB_L	r/w	PCI-side ATF write pointer Wrap-around bit
24	GRF_WAB_L	r/w	PCI-side GRF read pointer Wrap-around bit
23 - 16	PCI_ITF_WPTR[7:0]	r/w	PCI-side isochronous transmit FIFO write pointer value returned on read = itf pointer contents
15 - 08	PCI_ATF_WPTR[7:0]	r/w	PCI-side asynchronous transmit FIFO write pointer value returned on read = atf pointer contents + (ITF_size)
07 - 00	PCI_GRF_RPTR[7:0]	r/w	PCI-side general receive FIFO read pointer. value returned on read = grf pointer contents + (ATF_ size + ITF_size)

6.4.3 Link-Side FIFO Pointer Write-Read port @A08

This register shall be implemented to provide the application software with a PCI slave access port for writing to or reading from the FIFO pointers which are used in accessing the Link-side of the FIFO.



Bit No.	Bit Name	Dir	Description
31 - 27	Not used	r	All zeros returned on a read
26	ITF_WAB_L	r/w	Link-side ITF read pointer Wrap-around bit
25	ATF_WAB_L	r/w	Link-side ATF read pointer Wrap-around bit
24	GRF_WAB_L	r/w	Link-side GRF write pointer Wrap-around bit
23 - 16	LINK_ITF_RPTR[7:0]	r/w	LINK-side isochronous transmit FIFO read pointer value returned on read = ITF pointer contents
15 - 08	LINK_ATF_RPTR[7:0]	r/w	LINK-side asynchronous transmit FIFO read pointer value returned on read = ATF pointer contents + (ITF_size)
07 - 00	LINK_GRF_WPTR[7:0]	r/w	LINK-side general receive FIFO write pointer value returned on read = GRF pointer contents + (ATF_ size + ITF_size)

6.4.4 FIFO Control Token Status Read-Port @A0C

This port shall be implemented to provide an interface for application software to obtain the value of bit 32(MSB) of the 33 bit data value from the last FIFO that was popped.



Bit No.	Bit Name	Function
31-02	Not Used	All zero's returned on a read
01	GRF_FCT32	bit 32 data value of last pop operation from the GRF
00	TF_FCT32	bit 32 data value of last pop operation from the ITF or ATF

6.4.5 FIFO Control and test Register @A10

This register shall be implemented to provide the application software with an interface for test control and flushing of a selected FIFO. This register shall be initialized to 0x00000000 on power-up reset.



Bit No.	Bit Name	Dir	Description
31 - 10	not used	r	return 0 for these bits on a read
11 - 08	TEST_MUX[3:0]	r/w	Selects 1 of 16 test points in the FIFO logic to appear at external TEST_OUT. TEST_MUX[3:0] Internal Test Point Selected ---------- ---------- 0x00 rcv_ram_data[32] 0x01 atf_data_out[32] 0x02 itf_data_out[32] 0x03 atf_first_fct_rdy 0x04 itf_first_fct_rdy 0x05 grf_fct_rdy 0x06 force_itf_empty 0x07 grf_empty 0x08 grf_full 0x09 atf_empty 0x0a atf_thresh 0x0b itf_empty 0x0c itf_thresh 0x0d grf_6avail 0x0e grf_2avail 0x0f flush_apc
07 - 05	not used	r	0 returned on a read for these bits
04	GRF_FLUSH	r/w	GRF flush. When set to a 1, this bit will flush the contents of the GRF by setting the GRF read and write pointers to 0. This bit shall be self-clearing

03	ITF_FLUSH	r/w	ITF flush. When set to a 1, this bit will flush the contents of the ITF by setting the ITF read and write pointers to 0. This bit shall be self-clearing
02	ATF_FLUSH	r/w	ATF flush. When set to a 1, this bit will flush the contents of the ATF by setting the ATF read and write pointers to 0. This bit shall be self-clearing
01	FORCE_BIG_ENDIAN	r/w	When set to a Logic 1, Slave data written to the ATF or ITF will be stored in big endian byte order (bytes are not swapped). When set to a 0, data will be stored in little endian order (bytes are swapped).
00	FCT33_WR	r/w	The 32 bit PCI slave write data that will be pushed onto a selected FIFO will be pushed to FIFO bit positions (31 - 00). The current value of FCT33_WR will be pushed into bit position 32. When FCT33_WR = 1, the data pushed to bits (31- 00) will be interpreted as a FIFO control token. FCT33_WR = 0 indicates that data pushed to bits (31 - 00) are normal data.

6.4.6 Asynchronous and Isochronous Transmit FIFO Threshold Control @A14

This register shall be implemented to provide the application software with an interface for setting the transmit threshold of the ATF or ITF. When the number of data quadlets written into the ATF or ITF is greater than or equal to the number of quadlets specified by the corresponding threshold register, the 1394 link transmitter shall begin transmitting the packet from the FIFO whose threshold was triggered. This register shall be initialized to 0x0000FFFF on power-up reset. Since this value is larger than any possible FIFO size, no transfers will result. This register must therefore be set lower before normal transfers will occur. If set too low then FIFO underruns or overruns will occur because the transmitter is triggered before sufficient data is in the FIFO. In general, the threshold register should be set to FIFO SIZE - CACHE LINE SIZE - 1.



Bit No.	Bit Name	Dir	Description
31 - 16	Reserved	r	0's returned in these bit positions on a read
15 - 08	ATF_TRSHLD[7:0]	r/w	ATF Transmit ready threshold in quadlets. Valid range = 0x00 to 0xFF
07 - 00	ITF_TRSHLD[7:0]	r/w	ITF Transmit ready threshold in quadlets. Valid range = 0x00 to 0xFF

6.4.7 General Receive FIFO Data and Control Token Push-Pop @A20 A24

This port shall be implemented to provide an interface for diagnostic software to write or read 33 bit data quadlets to or from the 33 bit wide General Receive FIFO, via a PCI slave access.



A write (PUSH) to address offset 0xA20 shall cause the 32 bit data quadlet to be written (pushed) to the 33 bit wide FIFO memory with MSB bit 32 set to a 0 and the 32 bit data quadlet written to bits 31 to 00. A write (PUSH) to address offset 0xA24 shall cause the 32 bit data quadlet to be written (pushed) to the 33 bit wide FIFO memory with MSB bit 32 set to a 1 and the 32 bit data quadlet written to bits 31 to 00.

A read (POP) from either offset 0xA20 or 0xA24 will return the data quadlet popped from bits 31-00 of the FIFO. The read shall also cause MSB bit 32 of the FIFO to be stored in the FIFO control token status register at offset 0xA0C bit 1 . Software can then read the control token status register to determine the value that was last read (popped) from bit 32 of the FIFO memory.

FIFO Bit 32 can also be observed on the TEST_OUT pin by programming the FIFO and PCI test muxes to select this bit. When the read (POP) is performed, the value of bit 32 will appear at the test mux output of the PCILynx chip during the active portion of the slave read cycle.

6.4.8 Asynchronous Transmit FIFO Data and Control Token Push-Pop Ports @A30 A34

This port shall be implemented to provide an interface for diagnostic software to write or read 32 bit data quadlets to or from the 33 bit wide Asynchronous Transmit FIFO, via a PCI slave access.



A write (PUSH) to address offset 0xA30 shall cause the 32 bit data quadlet to be written (pushed) to the 33 bit wide FIFO memory with MSB bit 32 set to a 0 and the 32 bit data quadlet written to bits 31 to 00. A write(PUSH) to address offset 0xA34 shall cause the 32 bit data quadlet to be written to the 33 bit wide FIFO memory with MSB bit 32 set to a 1 and the 32 bit data quadlet written to bits 31 to 00.

A read (POP) from either address offset will return the data quadlet stored in bits 31-00 of FIFO. The read shall also cause MSB bit 32 of the FIFO to be stored in the FIFO control token status register at offset 0xA0C bit 0. Software can then read the control token status register to determine the value that was last read (popped) from bit 32 of the FIFO memory.

FIFO Bit 32 can also be observed on the TEST_OUT pin by programming the FIFO and PCI test muxes to select this bit. When the read (POP) is performed, the value of bit 32 will appear at the test mux output of the PCILynx chip during the active portion of the slave read cycle.

6.4.9 Isochronous Transmit FIFO Data and Control Token Push-Pop Ports @A40 A44

This port shall be implemented to provide an interface for diagnostic software to write or read 32 bit data quadlets to or from the 33 bit wide Isochronous Transmit FIFO, via a PCI slave access.



A write (PUSH) to address offset 0xA40 shall cause the 32 bit data quadlet to be written (pushed) to the 33 bit wide FIFO memory with MSB bit 32 set to a 0 and the 32 bit data quadlet written to bits 31 to 00. A write (PUSH) to address offset 0xA44 shall cause the 32 bit data quadlet to be written to the 33 bit wide FIFO memory with MSB bit 32 set to a 1 and the 32 bit data quadlet written to bits 31 to 00.

A read (POP) from either address offset will return the data quadlet stored in bits 31-00 of the FIFO. The read shall also cause MSB bit 32 of the FIFO to be stored in the FIFO control token status register at offset 0xA0C bit 0. Software can then read the control token status register to determine the previous value that was read from bit 32 of the FIFO memory location.

FIFO Bit 32 can also be observed on the TEST_OUT pin by programming the FIFO and PCI test muxes to select this bit. When the read (POP) is performed, the value of bit 32 will appear at the test mux output of the PCILynx chip during the active portion of the slave read cycle

6.5 1394 Link Layer Control and Status Register Definitions

6.5.1 DMA Channel 0 - 4 Word 0 Receive Packet Compare Value Register @B00 B10 B20 B30 B40

This register shall be implemented to provide the interface for application software to program the compare-to-value which shall used by the channel address comparator logic to match against the first word in the received packet. Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31 - 16	CMP0_FIELD1[15:0]	r/w	Specifies a 16 bit value to match against the high order 16 bits of the first quadlet of a received packet. For an Async packet, this corresponds to the destination ID field; for an ISO packet this corresponds to the data length field. This field is ignored if any bits of DEST_ID_SEL[4:0] are set.
15 - 08	CMP0_FIELD2[7:0]	r/w	Specifies an 8 bit value to match against the transaction label and retry fields on an incoming ASYNC packet or the TAG/CHANNEL number field of an incoming ISO packet.
07 - 04	CMP0_FIELD3[3:0]	r/w	Specifies an 4 bit value to match against the tcode field on an incoming ASYNC or ISO packet.
03 - 00	CMP0_FIELD4[3:0]	r/w	Specifies a 4 bit value to match against the PRIORITY field of an incoming ASYNC packet or the SYSTEM field of an incoming ISO packet

6.5.2 DMA Channel 0 - 4 Word 0 Receive Packet Compare Enable Register @B04 B14 B24 B34 B44

This register shall be implemented to provide the interface for software to program the address comparator field enable register. This value shall be use to select the bit fields that will be checked by the comparator logic when matching the value of the word 0 compare value registers to the first word of the incoming packet. Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31 - 16	CMP0_FIELD1_ ENABLE[15:0]	r/w	Specifies a 16 bit enable value for selecting the bit positions in the high order 16 bits of the first quadlet of a received packet to be compared to the value contained in the CMP0_FIELD1 register for a match. For an Async packet, the field compared is the destination ID field; for an Iso packet, the field compared is the data length field. A value of 1 in any bit position of the enable register, enables comparison for that bit position. A value of 0 disables comparison. This field is ignored if any bits of DEST_ID_SEL[4:0] are set. EXAMPLES:

			0xFFXX of destination ID is selected to be compared against 0xFFXX in compare value register. --- 1st Quadlet of incoming packet **FF**50_0040 destination ID field = 0x**FF**50 CMP0_FIELD1 compare value register **FF**20 CMP0_FIELD1_ENABLE **FF**00 comparison is MATCH 0xXX50 of destination ID is selected to be compared against 0xXX20 of compare value register --- 1st Quadlet of incoming packet FF**50**_0040 destination ID field = 0xFF**50** CMP0_FIELD1 compare value register FE**20** CMP0_FIELD1_ENABLE register 00**FF** comparison is NOT MATCH
15 - 08	CMP0_FIELD2 _ENABLE[7:0]	r/w	Specifies an 8 bit enable register for selecting the bit positions in the transaction label/retry field of an incoming ASYNC packet that will be compared against the corresponding bit positions of the CMP0_FIELD2 compare value register. If the incoming packet is ISO then the TAG/CHANNEL number field in 1st quadlet of the packet will be examined. A value of 1 in any bit position of the enable register, enables comparison for that bit position. A value of 0 disables comparison. EXAMPLES: 0x12 of on transaction/retry field is selected to be compared against 0x12 in compare value register --- 1st Quadlet of incoming packet FFC0_**12**40 transaction/retry field = 0x**12** CMP0_FIELD2 compare value register **12** CMP0_FIELD2_ENABLE **FF** comparison is MATCH 0x1X of transaction/retry field is selected to be compared against 0x1X of compare value register --- 1st Quadlet of incoming packet FFC1_**1**240 transaction/retry field = 0x**1**2 CMP0_FIELD2 compare value register **1**2 CMP0_FIELD2_ENABLE register **F**0 comparison is MATCH
07 - 04	CMP0_FIELD3 _ENABLE[3:0]	r/w	Specifies a 4 bit code for programming the tcode compare function mode which shall select the GRF for receiving the incoming packet. 0000 - Reserved. Tcode compare is always true. 0001 - Reserved. Tcode compare is always true.* 0010 - Reserved. Tcode compare is always true.* 0011 - Compare tcode of incoming packet for equality to CMP0_FIELD3[3:0]. 0100 - Compare tcode of incoming packet for NOT equal to CMP0_FIELD3[3:0]. 0101 - Reserved. Tcode compare is always true.* 0110 - Compare tcode of incoming packet for equality to CMP0_FIELD3[3:0] or that it is a 1394 async encoding except a cycle start tcode.* 0111 - Reserved. Tcode compare match always true.* 1000 - Compare tcode of incoming packet for not equal to CMP0_FIELD3[3:0] or that it is a 1394 async encoding except a cycle start tcode.* 1001 - Compare tcode of incoming packet for equal to 1394 ISO encoding. 1010 - Compare tcode of incoming packet for equal to any 1394 Async tcode encoding expect a cycle start tcode. 1011 - 1111 Reserved. Tcode compare match always true.

03 - 00	CMP0_FIELD4 _ENABLE[3:0]	r/w	Specifies a 4 bit enable register for selecting the bit positions in the priority field of an incoming ASYNC packet that will be compared against the corresponding bit positions of the CMP0_FIELD4 compare value register. A value of 1 in any bit position of the enable register, enables comparison for that bit position. A value of 0 disables comparison. EXAMPLES: 0x1 of priority field is selected to be compared against 0x2 in compare value register ---------- 1st Quadlet of incoming packet FFC0_124**1** priority field = 0x**1** CMP0_FIELD4 compare value register 2 CMP0_FIELD4_ENABLE F comparison is NOT MATCH 0x2 of priority field is selected to be compared against 0x2 of compare value register ---------- 1st Quadlet of incoming packet FFC1_124**2** priority field = 0x**2** CMP0_FIELD4 compare value register 2 CMP0_FIELD4_ENABLE register F comparison is MATCH

* definition different for PCILynx before Rev A

6.5.3 DMA Channel 0 - 4 Word 1 Receive Packet Compare Value Register @B08 B18 B28 B38 B48

This register shall be implemented to provide the interface for application software to program a compare-to-value which shall used by the channel address comparator logic to match against the second word in an incoming packet. This register shall be initialized to 0x00000000 on power-up reset. Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31 - 16	CMP1_FIELD1[15:0]	r/w	Specifies a 16 bit value to match against the source ID field of an incoming ASYNC packet
15 - 00	Reserved	r	Return 0's on read

6.5.4 DMA Channel 0 - 4 Word 1 Receive Packet Compare Enable Register @ B0C B1C B2C B3C B4C

This register shall be implemented to provide the interface for software to program the address comparator field select mask. This value shall be used to specify the bit fields that will be checked by the comparator logic when matching the value of the word 1 comparator register to the second word of the incoming packet. EN_CH_COMPARE and WRITE_REQ_ACK_SEL bits shall be initialized to 0 on power-up reset. Bit position 31 is the MSB



Bit No.	Bit Name	Dir	Description
31 - 16	CMP1_FIELD1_MASK[15:0]	r/w	Specifies a 16 bit mask value to select the CMP1_FIELD1[15:0] bits for

			matching against the source ID field of an incoming ASYNC packet. This Provides a first filter which all packets must get through if all bits of DEST_ID_SEL[4:0] are zero. If any bit in DEST_ID_SEL[4:0] is set this value is ignored.
15 - 11	DEST_ID_SEL[4:0]	r/w	Specifies the operating mode of the destination ID comparator logic. packet_wdo[31:0] is the first quadlet of the incoming packet. xxxx1 match packet_wd0[31:22] to Bus_Number register and packet_wd0[21:16] to Node_Number register xxx1x match packet_wd0[31:22] to 3FF and packet_wd0[21:16] to Node_Number register xx1xx match packet_wd0[31:22] to Bus_Number register and packet_wd0[21:16] to 3F x1xxx match packet_wd0[31:22] to 3FF packet_wd0[21:16] to 3F 1xxxx match packet_wd0[31:22] to not equal to Bus_Number register and packet_wd0[31:22] to not equal to 0x03FF
10	RCV_SELF_ID_EN	r/w	Enable reception of self-ID packets. Enable = 1 Disable = 0. When enabled, a packet will match a comparator if it is a self-ID or it matches any other programmed value.
09	EN_DIRECT_ADR	r/w	If this bit is set, then bits 15-0 of second quadlet received (quadlet 1) in a packet must be all zeros in order for the packet to match. Normally, this bit is set when the destination offset specified in quadlet 2 will be used by the DMA controller as the starting address in PCI memory space for the data transfer operation specified by the incoming async packet. See **APPENDIX E - Program Control** List (PCL) Examples. enable = 1. disable = 0
08	EN_CH_COMPARE	r/w	Channel comparator master enable. Enable = 1 channel comparator is enabled for normal operation. Disable = 0 channel comparator always returns a no-match indication on incoming packet.
07	WRITE_REQ_ACK_SEL	r/w	Write Request Acknowledge select. When set to 1 an incoming non-broadcast write request packet will be ack'ed with an ack complete (0x0001). When set to 0 ack pending will be used (0x0010).
06 - 00	Reserved	r/w	Return 0's on a read

6.5.5 Bus Number and Node Number @F00

This register shall be implemented to provide the interface for application software to program the 1394 bus and node identification numbers that are assigned to the PCILynx by the 1394 bus management layer. This register shall initialize to 0x00000000 on power-up reset. Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31 - 22	BUS_ID[9:0]	r/w	1394 bus identification number
21 - 16	NODE_ID[5:0]	r/w	1394 Node identification number
15 - 00	Reserved	r	return 0's for this bits on a read

6.5.6 1394 Link layer Control @F04

This register shall be implemented to provide the interface for application software to program the operation of the 1394 link layer control logic for controlling the transmission and reception of 1394 data packets. This register shall initialize to 0x00000000 on power-up reset. Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31 - 30	reserved	r	return 0's on a read
29	BUSY_CNTRL	r/w	Controls what busy status the LLC will return on incoming packets that cannot be received. **0 =** Use single phase busy protocol to busy incoming packets addressed to this node only when the GRF is unavailable. **1 =** Use single phase busy protocol to unconditionally busy all incoming packets addressed to this node until software sets this bit to 0.
28 - 27	Reserved	r	Return 0's on a read
26	TX_ISO_EN	r/w	Enable transmitter to send 1394 ISO packets. enable = 1 disable = 0
25	RX_ISO_EN	r/w	Enable receiver to receive 1394 ISO packets. enable = 1 disable = 0
24	TX_ASYNC_EN	r/w	Enable transmitter to send 1394 ASYNC packets. enable = 1 disable = 0 This bit is set 0 when a bus reset event is detected by the link layer.
23	RX_ASYNC_EN	r/w	Enable receiver to receive 1394 ASYNC packets. enable = 1 disable = 0 This bit is set to 0 when a bus reset event is detected by the link layer.
22	Reserved	r	Return 0's on a read
21	RSTTX	r/w	Reset 1394 transmitter. Reset = 1 causes synchronous reset of transmitter logic. This bit shall be self-clearing.
20	RSTRX	r/w	Reset 1394 receiver. Reset = 1 causes synchronous reset of receiver logic. This bit shall be self-clearing.
19 - 12	Reserved	r	Return 0's on a read
11	CYCMASTER	r/w	Enable PCILynx to be the cycle master. When set to 1 the LLC 1394 transmit logic shall send a cycle start packet each time the cycle count field of the cycle timer register enable increments. Application software must not turn this bit on if the PCILynx is not attached to the ROOT PHY. This bit will automatically clear after a 1394 bus reset if the attached PHY is no longer ROOT.*
10	CYCSOURCE	r/w	Enable cycle source. When set to 1, the cycle count field of the cycle timer register will increment and the cycle offset field will reset for each rising edge of transition applied to the CYCLIN pin of the PCILynx ASIC. When set to 0. the cycle_count field will increment when the cycle_offset field rolls over.
09	CYCTIMEREN	r/w	Enable cycle timer to increment. enable = 1 disable = 0. This bit must be set to 1 in order for packet transmissions to occur.
08	Not used	r/w	0 returned on read
07	RCV_COMP_VALID	r/w	RCV_COMP_VALID = 1. Bus number-node number register and rcv comparator registers have been programmed with valid data. This bit must set to 1 in order for packet reception to occur.
06	SNOOP_ENABLE	r/w	When set to 1 the link receiver is placed in the SNOOP operating mode. In

			this mode, the address comparator logic is disabled. All 1394 packets (ASYNC ISO and ack's) that are being transmitted on the bus by other nodes will be received and mapped to DMA channel 0. See APPENDIX D - FIFO CONTROL WORD AND TRANSMIT ACK FORMATS on page 118.*
05-00	not used	r	Return 0's on a read

* PCILynx Rev A and higher

6.5.7 1394 Cycle Timer @F08

This register shall be implemented to provide the interface for application software to program 1394 cycle timer counters with an initial value or read the current state of the counters. This register shall initialize to 0x00000000 on power-up reset. Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31 - 25	CYCLE_SECONDS[6:0]	r/w	Seconds portion of ISO cycle number
24 - 12	CYCLE_ COUNT[12:0]	r/w	Cycle count portion of ISO cycle number. Increments every 125 usec.
11 - 00	CYCLE_OFFSET[11:0]	r/w	24.576 MHz cycle timer counter - cycle offset rolls over every 125 usec.

6.5.8 1394 Physical layer Access F0C

This register shall be implemented to provide the interface for application software to access the control and status registers located in the Physical layer chip. This register shall be initialized to 0x000000000 on power-up reset. Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31	RDPHY	r/w	Read PHY register request. When set to 1 the LLC logic shall send a read request to the PHY to return the value of the PHY register whose address is specified by bits [27:24] of this register. This bit shall be self-clearing.
30	WRPHY	r/w	Write PHY register request. When set to a 1, the LLC logic shall send a write request to the PHY layer to write the 8 bit data specified in bits [23:16] of this register to the PHY address specified in bits [27:24]. This bit shall be self-clearing.
29 - 28	not used	r	return 0 for these bits on a read
27 - 24	PHY_REG_ADR[3:0]	r/w	Address of the PHY register to be written to or read
23 - 16	PHY_REG_DAT[7:0]	r/w	Data to be written to the PHY register address specified in bits [27:24] of this register.
15 - 12	not used	r	Return 0 for these bits on a read
11 - 08	PHY_REGRD_ADR[3:0]	r/w	Address of PHY register which was read. This address is returned by the PHY in the status message in sends in response to a PHY register read request.

07 - 00	PHY_REGRD_DAT[7:0]	r/w	Data read from a selected PHY register. This data is returned by the PHY in the status message it sends in response to a PHY register read request. This data was read from the address reported in bits [11:8] of this register. When reading a PHY register, software must verify that the returned address is the desired PHY register address before using this PHY read data.

6.5.9 1394 Diagnostic Test Control @F10

This register shall be implemented to provide the interface for application software to perform diagnostic testing of the 1394 LLC functionality. This register shall initialize to 0x00000000 on power-up reset.



Bit No.	Bit Name	Dir	Description
31 - 15	Reserved	r	Return 0's on read
14	CH_MATCH	r	This test point shall be the channel match indication generated by the link core address comparator logic
13 - 08	DMA_CH_NO[5:0]	r	This test point shall be the 6 bit DMA channel number generated by the link core address comparator logic
07	GRF_OFLOW_TST_STB	r/w	GRF overflow counter test increment. When a 1 is written to the Bit, a one clock wide pulse shall be generated to the GRF overflow counter. This pulse shall cause the counter to increment by 1. This bit shall be self-clearing
06	ATF_UFLOW_TST_STB	r/w	ATF underflow counter test increment. When a 1 is written to the Bit, a one clock wide pulse shall be generated to the ATF underflow counter. This pulse shall cause the counter to increment by 1. This bit shall be self-clearing
05	ITF_UFLOW_TST_STB	r/w	ITF underflow counter test increment. When a 1 is written to the Bit, a one clock wide pulse shall be generated to the ITF underflow counter. This pulse shall cause the counter to increment by 1. This bit shall be self-clearing
04 - 01	TESTMUXSEL[3:0]	r/w	Select internal test point for observation at the external TEST_OUT pin TESTMUXSEL[3:0] Link core signal selected --- 0x0000 rxDataRdy 0x0001 rxDataErr 0x0010 rxDataEnd 0x0011 busReqIso 0x0100 busReqPri 0x0101 busReqFair 0x0110 busGrant 0x0111 busBusy 0x1000 txdDataEn 0x1000 txMore 0x1010 sendAck 0x1011 ackSent 0x1100 readyAck 0x1101 ch_match 0x1110 arb_gap 0x1111 sub_action_gap
00	DIAG1394EN	r/w	Enable 1394 diagnostic test mode. When set to 1, the 1394 diagnostic test mode is enabled. Set to 0 to enable normal operating mode. The setting of this bit to 1 shall enable the specific diagnostic test modes defined in this register definition

6.5.10 1394 Link Layer Interrupt Status Register @F14

This register shall be implemented to provide the interface for application software to determine the interrupt that is caused by a 1394 link event. This register shall be set to 0x00000000 on power up reset. An interrupt bit shall be asserted when it is set to a logic 1. The interrupt Status bits defined in the following tabled shall be cleared by writing a "1" to a selected interrupt bit. The bits defined in this register will not set if the corresponding interrupt enable bit is set to 0. Bit position 31 is the MSB



Bit No.	Bit Name	Dir	Description
31	LINK_INT	r/w	Link logic interrupt. This signal is the "OR" of all link interrupt sources.
30	PHY_TIME_OUT	r/w	The Phy has stayed in a particular state for too long.
29	PHY_REG_RCVD	r/w	The contents of a Phy register has been received from the Phy.
28	PHY_BUSRESET	r/w	The Phy has entered the bus reset state.
27	Reserved	r	Return 0's on a read
26	TX_RDY	r/w	The transmitter has completed sending a packet.
25	RX_DATA_RDY	r/w	The receiver has received a packet.
24 - 21	Reserved	r	Return 0's on a read
20	IT_STUCK	r/w	Transmitter stuck on ISO transfer from ITF.
19	AT_STUCK	r/w	Transmitter stuck on ASYNC transfer from ATF.
18	Reserved	r	Return 0's on a read
17	SNTRJ	r/w	The receiver was forced to send a busy acknowledge to a packet addressed to this node because the GRF overflowed.
16	HDR_ERR	r/w	The receiver detected a header CRC error on an incoming packet that may have been addressed to this node.
15	TC_ERR	r/w	the Transmitter detected an invalid transaction code in the packet that it was attempting to transmit.
14 - 12	Reserved	r	Return 0's on a read
11	CYC_SEC	r/w	Cycle timer in seconds has incremented.
10	CYC_STRT	r/w	Cycle start packet was sent or received.
09	CYC_DONE	r/w	A sub-action gap has been detected on the bus after the transmission or reception of a cycle start packet. This indicates that the ISO cycle is over.
08	CYC_PEND	r/w	Cycle pending is asserted when cycle timer offset is set to zero (rolled over or reset) and stays asserted until the ISO cycle has ended.
07	CYC_LOST	r/w	Cycle timer has rolled over twice without receiving a cycle start packet.
06	CYC_ARB_FAILED	r/w	The arbitration to send the cycle start packet has failed.
05	GRF_OVER_FLOW	r/w	The GRF_OVER_FLOW counter at offset 0xF24 reached 0xFF. Counter is incremented with each GRF overflow detected during packet reception. Writing a 1 to this bit also clears the GRF_OVER_FLOW counter at offset 0xF24 bits 7-0
04	ITF_UNDER_FLOW	r/w	The ITF_UNDER_FLOW counter at offset 0xF24 reached 0xFF. Counter is incremented with each ITF under flow detected during ISO packet transmission. Writing a 1 to this bit also clears the ITF_UNDER_FLOW counter at offset 0xF24 bits 23-16.
03	ATF_UNDER_FLOW	r/w	The ITF_UNDER_FLOW counter at offset 0xF24 reached 0xFF. Counter is incremented with each ATF underflow detected during ASYNC packet transmission. Writing a 1 to this bit also clears the ITF_UNDER_FLOW

			counter at offset 0xF24 bits 23-16.
02 - 01	Reserved	r/w	Return 0’s on a read
00	IARB_FAILED	r/w	Arbitration to send an ISO packet has failed.

6.5.11 1394 Link Layer Interrupt Enable Register @F18

This register shall be implemented to provide the interface for application software to enable the interrupt specified in the 1394 link layer interrupt status register. This register shall be set to 0x00000000 on power up reset. Bit position 31 is the MSB. Setting an enable bit to a logic 1 enables the interrupt. Setting the enable bit to logic 0 disables the interrupt.



Bit No.	Bit Name	Dir	Description
31	Reserved	r	Return 0 on a read
30	PHY_TIME_OUT_EN	r/w	Enable Phy time out interrupt.
29	PHY_REG_RCVD_EN	r/w	Enable Phy register data received interrupt.
28	PHY_BUSRESET_EN	r/w	Enable Phy bus reset interrupt.
27	Reserved	r	Return 0's on a read
26	TX_RDY_EN	r/w	Enable Transmitter sent packet interrupt.
25	RX_DATA_RDY_EN	r/w	Enable Receiver received packet interrupt.
24 - 21	Reserved	r	Return 0's on a read
20	IT_STUCK_EN	r/w	Enable Transmitter stuck on ISO interrupt.
19	AT_STUCK_EN	r/w	Enable Transmitter stuck on ISO interrupt.
18	Reserved	r	Return 0's on a read
17	SNTRJ_EN	r/w	Enable receiver sent busy ack interrupt.
16	HDR_ERR_EN	r/w	Enable receiver header error interrupt.
15	TC_ERR_EN	r/w	Enable transmitter invalid Tcode interrupt.
14 - 12	Reserved	r	Return 0's on a read
11	CYC_SEC_EN	r/w	Enable cycle timer seconds interrupt.
10	CYC_STRT_EN	r/w	Enable cycle start interrupt.
09	CYC_DONE_EN	r/w	Enable cycle done interrupt.
08	CYC_PEND_EN	r/w	Enable cycle pending interrupt.
07	CYC_LOST_EN	r/w	Enable cycle lost interrupt.
06	CYC_ARB_FAILED_EN	r/w	Enable cycle start arbitration failed interrupt.
05	GRF_OVER_FLOW_EN	r/w	Enable GRF over flow interrupt
04	ITF_UNDER_FLOW_EN	r/w	Enable ITF under flow interrupt
03	ATF_UNDER_FLOW_EN	r/w	Enable ATF under flow interrupt
02 - 01	Reserved	r	Return 0's on a read
00	IARB_FAILED_EN	r/w	Enable ISO arb failed interrupt.

6.5.12 1394 Busy Retry Control Register @F1C

This register shall be implemented to provide the interface for application software to set the number of times that the 1394 transmitter is to retry an asynchronous packet that was ack'ed with a busy or error condition. This register also provides the means to program the time interval to delay between successive retries. Bit position 31 is the MSB. This register shall be cleared to all zeros on power-up reset. Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31-16	Reserved	r	Returns all zero's on read.
15-08	BUSY_RETRY_DLY[7:0]	r/w	A number between 0 and 255 that shall specify the time that the 1394 transmitter must delay between successive retries. This time shall be equal to BUSY_RETRY_DLY[7:0] times ISO_INTERVAL(125usec). Any nonzero value in this register requires that CYCTIMEREN be set otherwise a retried cycle will hang.
07-00	BUSY_RETRY_CNT[7:0]	r/w	A number between 0 and 255 that shall specify the maximum number of times to re-transmit a packet, when the destination node continues to return busy acknowledge status. The 1394 transmitter shall notify the active DMA channel when the maximum number of transmit retries have been attempted without a successful transmission occurring.

6.5.13 Link Layer Controller State Machine Vector Monitor Port @F20

This register shall be implemented to provide application software with an I/O port to read the value of the state vector for each state machine in the Link Layer Control logic. This register is read only.



Bit No.	Bit Name	Dir	Description
31 - 30	Not Used	r	Zero's are returned on a read.
29 - 26	TRANSMIT_IFC_STATE[3:0]	r	TransmitIfc state machine vector
25 - 24	RXSTATUS_IFC_STATE[1:0]	r	RxdStatIfc state machine vector
23 - 21	RXDDATA_IFC_STATE[2:0]	r	RxdDataIfc state machine vector
20 - 18	RCV_ACK_STATE[2:0]	r	RcvAck state machine vector
17 - 14	LREQ_STATE[3:0]	r	Request state machine vector
13 - 09	RECEIVE_STATE[3:0]	r	Receive state machine vector
08 - 03	TRANSMIT_STATE[5:0]	r	Transmit state machine vector
02 - 00	CM_STATE[2:0]	r	CycleMonitor state machine vector

6.5.14 Link Layer FIFO Under Flow - Over Flow Counters @F24

These counters shall be implemented to provide application software with an I/O port to monitor the number of ATF and ITF underflows that have occurred during packet transmissions and the number of over flows that have occurred during packet reception. These counters are cleared to logic 0's on power-up reset, and are also cleared by writing a 1 to the appropriate bit GRF_OVER_FLOW, ITF_UNDER_FLOW or ATF_UNDER_FLOW bit in the Link Layer Interrupt Status Register . Bit position 31 is the MSB.



Bit No.	Bit Name	Dir	Description
31 - 24	Not used	r	0's returned on read
23 - 16	ITF_UNDER_FLOW[7:0]	r/w	Increments by 1 on each ITF underflow detected by the 1394 transmitter or when a 1 is written to the ITF_UFLOW_TST_STB bit in the 1394 Diagnostic Test Control @F10. When 0xFF is reached, the ITF_UNDER_FLOW interrupt bit of the 1394 Link Layer Interrupt Status Register @F14 is set and counting stops and holds at 0xFF. Subsequent underflows will not increment the counter. The counter is enabled when software loads it with any value that is less than 0xFF. Counting will proceed from that value until 0xFF is reached. This counter is cleared when the ITF_UNDER_FLOW interrupt bit is cleared.
15 - 08	ATF_UNDER_FLOW[7:0]	r/w	Increments by 1 on each ATF underflow detected by the 1394 transmitter or when a 1 is written to the ATF_UFLOW_TST_STB bit in the 1394 Diagnostic Test Control @F10. When 0xFF is reached, the ATF_UNDER_FLOW interrupt bit of the 1394 Link Layer Interrupt Status Register @F14 is set and counting stops and holds at 0xFF. Subsequent underflows will not increment the counter. The counter is enabled when software loads it with any value that is less than 0xFF. Counting will proceed from that value until 0xFF is reached. This counter is cleared when the ATF_UNDER_FLOW interrupt bit is cleared.
07 - 00	GRF_OVER_FLOW[7:0]	r/w	Increments by 1 on each GRF overflow detected by the 1394 receiver or when a 1 is written to the GRF_OFLOW_TST_STB bit in the 1394 Diagnostic Test Control @F10. When 0xFF is reached, the GRF_OVER_FLOW interrupt bit of the 1394 Link Layer Interrupt Status Register @F14 is set and counting stops and holds at 0xFF. Subsequent overflows will not increment the counter. The counter is enabled when software loads it with any value that is less than 0xFF. Counting will proceed from that value until 0xFF is reached. This counter is cleared when the GRF_OVER_FLOW interrupt bit is cleared.

7. APPENDIX A - SIGNAL TO PACKAGE PIN ASSIGNMENTS

GROUND PINS = 22; 3.3 VOLT VCC PINS = 21; 5.0 VOLT REFERENCE PINS = 8; SIGNAL PINS = 121
NOT CONNECTED = 4; TOTAL PINS = 176

Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #
3.3V VCC	1	GND	45	GND	89	seeprom_clk	133
N/C (spare)	2	N/C (reserved)	46	aux_data5	90	seeprom_data	134
pci_ad25	3	pci_ad8	47	aux_data4	91	5.0V VCC	135
pci_ad24	4	pci_cbez0	48	aux_data3	92	link_isoz	136
pci_cbez3	5	3.3V VCC	49	3.3V VCC	93	link_cyclein	137
GND	6	pci_ad7	50	aux_data2	94	3.3V VCC	138
pci_idsel	7	GND	51	GND	95	link_cycleout	139
3.3V VCC	8	pci_ad6	52	aux_data1	96	test_out	140
pci_ad23	9	pci_ad5	53	aux_data0	97	GND	141
pci_ad22	10	pci_ad4	54	aux_adr15	98	phy_ctl0	142
pci_ad21	11	pci_ad3	55	aux_adr14	99	phy_ctl1	143
5.0V VCC	12	3.3V VCC	56	3.3V VCC	100	phy_lreq	144
pci_ad20	13	pci_ad2	57	aux_adr13	101	3.3V VCC	145
GND	14	pci_ad1	58	GND	102	phy_data0	146
pci_ad19	15	pci_ad0	59	aux_adr12	103	phy_data1	147
pci_ad18	16	5.0V VCC	60	aux_adr11	104	phy_data2	148
pci_ad17	17	aux_intz	61	aux_adr10	105	phy_data3	149
pci_ad16	18	aux_rdyz	62	aux_adr9	106	GND	150
3.3 VCC	19	5.0V VCC	63	3.3 VCC	107	phy_data4	151
pci_cbez2	20	aux_clk	64	aux_adr8	108	phy_data5	152
GND	21	GND	65	5.0V VCC	109	phy_data6	153
pci_framez	22	aux_rstz	66	aux_adr7	110	phy_data7	154
pci_irdyz	23	ram_csz	67	aux_adr6	111	GND	155
pci_trdyz	24	rom_csz	68	aux_adr5	112	phy_clk50	156
pci_devselz	25	aux_csz	69	aux_adr4	113	3.3V VCC	157
3.3V VCC	26	3.3 VCC	70	GND	114	test_enable	158
pci_stopz	27	aux_wez1	71	aux_adr3	115	auto_boot	159
GND	28	GND	72	3.3V VCC	116	GND	160
N/C (reserved)	29	aux_wez0	73	aux_adr2	117	pci_clk	161
pci_perrz	30	aux_oez	74	aux_adr1	118	5.0V VCC	162
pci_serrz	31	3.3V VCC	75	aux_adr0	119	pci_resetz	163
pci_par	32	aux_data15	76	N/C (spare)	120	pci_gntz	164
3.3V VCC	33	aux_data14	77	GND	121	3.3V VCC	165
pci_cbez1	34	aux_data13	78	gpio_data3	122	pci_intaz	166
GND	35	GND	79	gpio_data2	123	pci_reqz	167
pci_ad15	36	aux_data12	80	gpio_data1	124	GND	168
pci_ad14	37	aux_data11	81	gpio_data0	125	pci_ad31	169
pci_ad13	38	aux_data10	82	zv_pix_clk	126	pci_ad30	170
pci_ad12	39	aux_data9	83	zv_vsync	127	pci_ad29	171
5.0V VCC	40	5.0V VCC	84	3.3V VCC	128	3.3V VCC	172
pci_ad11	41	aux_data8	85	zv_ext_clk	129	pci_ad28	173
3.3V VCC	42	3.3V VCC	86	GND	130	pci_ad27	174
pci_ad10	43	aux_data7	87	zv_hsync	131	GND	175
pci_ad9	44	aux_data6	88	zv_data_valid	132	pci_ad26	176

PCILynx I/O SIGNAL FUNCTION TABLE

Signal Name	Dir	Note	Output drive (mA)	Functional Description
GND	I	1		Ground
3.3V VCC	I	1		3.3 Volt Power
5.0V VCC	I	1		5 Volt Tolerance Input
pci_clk	I	1		PCI- System clock. 0-33 MHz
pci_ad[31:0]	I/O	1		PCI- Multiplexed address/data bus signals
pci_cbez[3:0]	I/O	1		PCI- Multiplexed command/byte enable signals
pci_par	I/O	1		PCI- Parity signal. Parity is even across pci_ad [31:0] and pci_cbez[3:0] signals
pci_framez	I/O	1		PCI- frame signal
pci_irdyz	I/O	1		PCI- Initiator ready signal
pci_trdyz	I/O	1		PCI- Target ready signal
pci_devselz	I/O	1		PCI- Device select
pci_stopz	I/O	1		PCI- Stop
pci_idsel	I	1		PCI- Initialization device select
pci_perrz	I/O	1		PCI- Data parity error
pci_serrz	OD	1		PCI- System error. This is an open drain signal.
pci_reqz	O	1		PCI- Master bus request to PCI bus arbiter
pci_gntz	I	1		PCI- Bus grant from PCI bus arbiter
pci_resetz	I	1		PCI- System reset
pci_intaz	OD	11		PCI- System interrupt A. This is an open drain signal
seeprom_data	I/O	2, 3	4	External Serial EEPROM read-write data line
seeprom_clk	I/O	2, 4	4	External Serial EEPROM data clock
aux_clk	O	5	8	Auxiliary port clock out (output at frequency of PCI Clock)
aux_rstz	O	5	4	Auxiliary port reset out
aux_intz	I	6		Auxiliary port interrupt in
gpio_data[3:0]	I/O	3	4	Auxiliary port general purpose programmable i/o signals
aux_adr[15:0]	O	5	4	Auxiliary port address lines out to external logic
aux_data[15:0]	I/O	3	4	Auxiliary port bi-directional data bus to external logic
aux_oez	O	5	4	Auxiliary port output enable to enable external logic data on to the aux_data bus
aux_wez[1:0]	O	5	4	Auxiliary port write strobes to external logic
aux_rdyz	I	6		Auxiliary port ready indication from external logic
aux_csz	O	5	4	Auxiliary port chip select to external logic
rom_csz	O	5	4	external ROM chip select
ram_csz	O	5	4	external RAM chip select
phy_ctl[0:1]	I/O	7	12	Phy-link bi-directional control lines
phy_data[0:7]	I/O	3	12	Phy-link bi-directional data lines
phy_clk50	I	1		50 Mhz System clock from PHY chip.
phy_lreq	O	1	12	Phy-link request signal generated by the PCILynx chip
link_isoz	I	8		Phy-link isolation barrier mode
link_cyclein	I	10		Optional external 8Khz clock for use as the cycle clock.
link_cycleout	O	5	4	Cycle timer 8Khz cycle clock out
zv_ext_clk	I	6		Zoom port external clock input
zv_vsync	O	3	4	Zoom port vertical sync output
zv_hsync	O	3	4	Zoom port horizontal sync output
zv_data_valid	O	3, 9	4	Zoom port data valid signal
test_out	O	5	4	Test mux out. Internal test point selected by the test multiplexer for observation.
test_enable	I	10		Test enable. Enables factory test features.
autoboot	I	10		Autoboot. Selects autoboot mode.
zv_pix_clk	O	3	4	Zoom port pixel clock.

Note 1: Required connection

Note 2: Bi-directional with open-drain style output. Connect through resistor to same VCC as SEEPROM uses.

Note 3: Connect to 3.3 V Vcc or GND through resistor if this pin not used in system.

Note 4: Connect to GND through resistor for SEEPROM not present detection (see SEEPROM control register @044).

Note 5: May be left unconnected if not used in system.

Note 6: Connect to 3.3 V VCC or GND directly or through a resistor if not used in system.
Note 7: phy_ctl pins should be connected to physical layer device and have a resistor to GND.
Note 8: Isolation buffers are not implemented. This pin must be connected to 3.3 V VCC. Shown as 3.3 V VCC on datasheet.
Note 9: If Zoom port is used without zv_data_valid pin, must use gated clock mode.
Note 10: Connect to GND directly or through a resistor if not used in system.
Note 11: From a hardware standpoint PCILynx is capable of sharing an interrupt line, however this may lead to reduced performance due to multiple interrupt service routines being called for each interrupt.

I/O characteristics

All signal pins (except for test_out) contain an input buffer for test purposes even if the signal is functionally an output. The guidelines given above for tying off unused connections must be followed to prevent high through-current in the input buffer.

PCILynx incorporates 5-V tolerant inputs on all signal pins. Due to the unique characteristics of these buffers a small amount of current may flow from 3.3-V VCC through the input pin under certain conditions. When an I/O is terminated through a resistor to GND, the resistance should be 1.8 K-ohms or less. Therefore the recommended value for all resistors to GND is 1.8 K-ohms. Resistors to 3.3-V VCC have no such restriction. Resistors to the 5-V VCC are not recommended except for the SEEPROM pins.

The 5-V tolerant inputs are tolerant to voltages over 3.6V only when the 3.3V VCC is on. This has important implications for power supply sequencing. Please see Appendix G for more details.

8. APPENDIX B - ASIC Package Outline Dimension Drawing

Figure 8.1. 176 pin Plastic Quad Flat Pack (S-PQFP-G176)

NOTE: All dimensions are in millimeters



9. APPENDIX C - FIFO PACKET ORGANIZATION FORMATS

ASYNCHRONOUS TRANSMIT FIFO SINGLE DATA QUADLET PACKET FORMAT

32	31					0
1	START_OF_PACKET_CONTROL_WORD					
0	DESTINATION_ID	TLABEL	RT	TCODE	PRIORITY	
0	SOURCE_ID	DESTINATION OFFSET HI				
0	DESTINATION OFFSET LOW					
0	QUADLET DATA (for write request and read response)					
1	END_OF_PACKET_CONTROL_WORD					

Field Name	Bit Positions	Description
START_OF_PACKET CONTROL_WORD	31 - 0	FIFO start control word. Marks the start of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D on page 118
DESTINATION_ID	31 - 16	This is the concatenation of the 10-bit bus number and the 6-bit node number which forms the destination address of the node which this packet is being sent to.
TLABEL	15 - 10	This field is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to pair up a response packet with a corresponding request packet.
RT	9 - 8	Retry code field
TCODE	7 - 4	The transaction code for this packet. (See table 6-9 of IEEE 1394-1995 Standard)
PRIORITY	3 - 0	The priority level for this packet. For cable implementation the value of the bits must be zero.
SOURCE_ID	31 - 16	This is the concatenation of the 10-bit bus number and the 6-bit node number which forms the destination address of this packet
DESTINATION OFFSET HI DESTINATION OFFSET LOW	15 - 0 31 - 0	The concatenation, of these two fields addresses a quadlet in the destination node address space. This address must be quadlet-aligned(modulo-4)
QUADLET DATA	31 - 0	For write requests and read responses, this field holds the data to be transferred. For write responses and read requests, this field is not used and should not be written into the FIFO.
END_OF_PACKET CONTROL_WORD	31 - 0	FIFO end control word. Marks the end of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D on page 118

ASYNCHRONOUS TRANSMIT FIFO MULTIPLE DATA QUADLET FORMAT

32	31				0
1	START_OF_PACKET_CONTROL_WORD				
0	DESTINATION_ID	TLABEL	RES	TCODE	PRIORITY
0	SOURCE_ID	DESTINATION OFFSET HI			
0	DESTINATION OFFSET LOW				
0	DATA LENGTH	EXTENDED_TCODE			
0	BLOCK DATA (for write request and read response)				
1	END_OF_PACKET_CONTROL_WORD				

Field Name	Bit Positions	Description
START_OF_PACKET CONTROL_WORD	31 - 0	FIFO start control word. Marks the start of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D on page 118
DESTINATION_ID	31 - 16	This is the concatenation of the 10-bit bus number and the 6-bit node number which forms the destination address of the node which this packet is being sent to.
TLABEL	15 - 10	This field is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to pair up a response packet with a corresponding request packet.
RES	9 - 8	Reserved
TCODE	7 - 4	The transaction code for this packet. (See table 6-9 of IEEE 1394-1995 Standard)
PRIORITY	3 - 0	The priority level for this packet. For cable implementation the value of the bits must be zero.
DESTINATION ID	31 - 16	This is the concatenation of the 10-bit bus number and the 6-bit node number which forms the destination address of this packet
DESTINATION OFFSET HI DESTINATION OFFSET LOW	15 - 0 31 - 0	The concatenation, of these two fields addresses a quadlet in the destination node address space. This address must be quadlet-aligned(modulo-4)
DATA LENGTH	31 - 16	The number of bytes of data to be transmitted in the packet.
EXTENDED TCODE	15 - 0	The block extended tcode to be performed on the data in this packet. See table 6-11 of the IEEE 1394-1995
BLOCK DATA	31 - 0	The data to be sent. If data length is 0, no data should be written into the FIFO for this field. Regardless of the destination or source alignment of the data, the first byte of the block must appear in byte 0 of the first quadlet.
END_OF_PACKET CONTROL_WORD	31 - 0	FIFO end control word. Marks the end of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D on page 118

ASYNCHRONOUS RECEIVE FIFO SINGLE DATA QUADLET FORMAT

32	31					0
1	START_OF_PACKET_CONTROL_WORD					
0	DESTINATION_ID	TLABEL	RT	TCODE	PRIORITY	
0	SOURCE_ID	DESTINATION OFFSET HI				
0	DESTINATION OFFSET LOW					
0	QUADLET DATA (for write request and read response)					
1	END_OF_PACKET_CONTROL_WORD					

Field Name	Bit Positions	Description
START_OF_PACKET CONTROL_WORD	31 - 0	FIFO start control word. Marks the start of a packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D on page 119
DESTINATION_ID	31 - 16	This is the concatenation of the 10-bit bus number and the 6-bit node number which forms the destination address of the node which this packet is being sent to.
TLABEL	15 - 10	This field is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to pair up a response packet with a corresponding request packet.
RT	9 - 8	The retry code for this packet. 00 = new, 10 = retryA, 11 = retryB
TCODE	7 - 4	The transaction code for this packet. (See table 6-9 of IEEE 1394-1995 Standard)
PRIORITY	3 - 0	The priority level for this packet. For cable implementation the value of the bits must be zero.
SOURCE_ID	31 - 16	This is the concatenation of the 10-bit bus number and the 6-bit node number which forms the destination address of this packet
DESTINATION OFFSET HI DESTINATION OFFSET LOW	15 - 0 31 - 0	The concatenation, of these two fields addresses a quadlet in the destination node address space. This address must be quadlet-aligned(modulo-4)
QUADLET DATA	31 - 0	For write requests and read responses, this field holds the data to be transferred. For write responses and read requests, this field is not used and should not be written into the FIFO.
END_OF_PACKET CONTROL_WORD	31 - 0	FIFO end control word. Marks the end of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D on page 119

ASYNCHRONOUS RECEIVE FIFO MULTIPLE DATA QUADLET FORMAT

32	31				0
1	START_OF_PACKET_CONTROL_WORD				
0	DESTINATION_ID	TLABEL	RT	TCODE	PRIORITY
0	SOURCE_ID	DESTINATION OFFSET HI			
0	DESTINATION OFFSET LOW				
0	DATA_LENGTH	EXTENDED_TCODE			
0	BLOCK DATA (for write request and read response)				
1	END_OF_PACKET_CONTROL_WORD				

Field Name	Bit Positions	Description
START_OF_PACKET CONTROL_WORD	31 - 0	FIFO start control word. Marks the start of a packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D on page 119
DESTINATION ID	31 - 16	This is the concatenation of the 10-bit bus number and the 6-bit node number which forms the destination address of the node which this packet is being sent to.
TLABEL	15 - 10	This field is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to pair up a response packet with a corresponding request packet.
RT	9 - 8	The retry code for this packet. 00 = new, 10 = retryA, 11 = retryB
TCODE	7 - 4	The transaction code for this packet. (See table 6-9 of IEEE 1394-1995 Standard)
PRIORITY	3 - 0	The priority level for this packet. For cable implementation the value of the bits must be zero.
SOURCE ID	31 - 16	This is the node ID of the sender of this packet.
DESTINATION OFFSET HI DESTINATION OFFSET LOW	15 - 0 31 - 0	The concatenation, of these two fields addresses a quadlet in the destination node address space. This address must be quadlet-aligned(modulo-4). The upper 4 bits of the destination offset high field are used as the response code for lock response packets.
DATA_LENGTH	31 - 16	For write requests, read responses, and locks, this field indicates the number of bytes being transferred. For read requests, this field indicates the number of bytes of data to be read. A write response packet does not use this field.
EXTENDED TCODE	15 - 0	The block extended tcode to be performed on the data in this packet. See table 6-11 of the IEEE 1394-1995 serial bus specification.
BLOCK DATA	31 - 0	This field contains any data being transferred for this packet. Regardless of the destination address or memory alignment, the first byte of the data appears in byte 0 of the first quadlet of this field. the last quadlet of this field is padded with zeros out to 4 bytes, if necessary.
END_OF_PACKET CONTROL_WORD	31 - 0	FIFO end control word. Marks the end of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D on page 119

General Receive FIFO Snoop Mode Packet Format*

* PCILynx Rev A and higher



Field Name	Bit Positions	Description
START_OF_PACKET CONTROL_WORD	31 - 0	FIFO start control word. Marks the start of a snooped packet in the FIFO. Contains control information that will be used by DMA channel 0 for controlling the transfer of the snooped packets from the FIFO to PCI host memory. The details of this control word are specified in APPENDIX D - FIFO CONTROL WORD AND TRANSMIT ACK FORMATS on page 118
SNOOPED_PACKET	31 - 0	N number of quadlets that comprise the packet that was snooped. The SNOOPED_PACKET will include any 1394 header CRC or payload CRC quadlets. These CRC quadlets are not received in a normal receive operation.
SNOOPED_ACK	3-0	The 4 bit ack status that was snooped. If the Link receiver does not detect a ack for the snooped packet, the SNOOPED_ACK value will be set to 0000.
END_OF_PACKET CONTROL_WORD	31 - 0	FIFO end control word. Marks the end of the packet in the FIFO. Contains control information that is used by DMA channel 0 for transferring the snooped packet from the FIFO to host memory. The bit field definitions for this control word are specified in APPENDIX D - FIFO CONTROL WORD AND TRANSMIT ACK FORMATS on page 118

ISOCHRONOUS TRANSMIT FIFO PACKET FORMAT



Field Name	Bit Positions	Description
START_OF_PACKET CONTROL_WORD	31 - 0	FIFO start control word. Marks the start of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D - FIFO CONTROL WORD AND TRANSMIT ACK FORMATS on page 118
DATA LENGTH	31 - 16	Indicates the number of bytes in the ISO packet.
TAG	15 - 14	Tag field
CHANNEL_NO	13 - 8	The channel number that this packet is being transmitted to.
TCODE	7 - 4	Transaction code = 1010
SY	3 - 0	Transaction layer specific synchronization bits
ISOCHRONOUS DATA	31 - 0	The data to be transmitted in this packet. The first byte of data must appear in byte 0 of the first quadlet of this field. If the last quadlet does not contain four bytes of data, the unused bytes should be padded with zeroes.
END_OF_PACKET CONTROL_WORD	31 - 0	FIFO end control word. Marks the end of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D - FIFO CONTROL WORD AND TRANSMIT ACK FORMATS on page 118

ISOCHRONOUS RECEIVE FIFO PACKET FORMAT

32	31					0
1	START_OF_PACKET_CONTROL_WORD					
0	DATA LENGTH	TAG	CHANNEL_NO	TCODE	SY	
0	ISOCHRONOUS DATA					
1	END_OF_PACKET_CONTROL_WORD					

Field Name	Bit Positions	Description
START_OF_PACKET CONTROL_WORD	31 - 0	FIFO start control word. Marks the start of a packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D - FIFO CONTROL WORD AND TRANSMIT ACK FORMATS on page 118
DATA LENGTH	31 - 16	Indicates the number of bytes in the ISO packet.
TAG	15 - 14	Tag field
CHANNEL_NO	13 - 8	The channel number that this packet is being transmitted to.
TCODE	7 - 4	Transaction code = 1010
SY	3 - 0	Transaction layer specific synchronization bits
ISOCHRONOUS DATA		The data to be transmitted in this packet. The first byte of data must appear in byte 0 of the first quadlet of this field. If the last quadlet does not contain four bytes of data, the unused bytes should be padded with zeroes.
END_OF_PACKET CONTROL_WORD	31 - 0	FIFO end control word. Marks the end of the packet in the FIFO. Contains control information that is set up by the DMA channel for use by the 1394 transmitter logic. The bit field definitions for this control word are specified in APPENDIX D - FIFO CONTROL WORD AND TRANSMIT ACK FORMATS on page 118

10. APPENDIX D - FIFO CONTROL WORD AND TRANSMIT ACK FORMATS

General Receive FIFO Isochronous Packet Control Token Format Definition

32	31	30 27	26	25 24	23 18	17	16	15 13	12 0
FCT	PKTBD	RCV_STAT	RES	RCV_SPD	DMA_CH	ISO	SELF_ID	RES	PACKET_SIZE

Bit Field	Function Description
FCT	FIFO Control Token. FCT = 1 indicates that FIFO data bits 31 - 0 of the quadlet are to be interpreted as a FIFO Control Token. The bit fields defined below for this control token shall only be valid when FCT = 1.
PKTBD	Packet delimiter. PKTBD = 0 indicates start of packet PKTBD = 1 indicates end of packet
RCV_STAT	Packet receive status. This field is valid when PKTBD = 1 0001 - Packet was successfully received. If the packet was a request subaction, the destination node has successfully completed the transaction and no response subaction shall follow. 1101 - The receiver could not accept the packet because a CRC error occurred or the length of the data block payload did not match the length contained in the data length field of the packet header
RCV_SPEED	The speed at which the packet was received. 00 = 100 Mbps, 01 = 200 Mbps, 10 = 400 Mbps. This field valid when PKTBD= 0 and 1
DMA_CH	The DMA channel number assigned to the packet. The value of this number shall be from 000000 to 111111. When the PCILynx 1394 receiver is running in SNOOP MODE, the DMA channel number will be set to 000000 . This field is valid when PKTBD = 0 and 1
ISO	ISO = 1 Isochronous Packet Type
SELF_ID	SELF_ID = 1 indicates that this packet is a self_id packet
PACKET_SIZE	The total size of the packet in bytes (header + data payload). This field valid when PKTBD = 0 and 1

General Receive FIFO Asynchronous Packet Control Token Format Definition

32	31	30 27	26	25 24	23 18	17	16	15 13	12 0
FCT	PKTBD	ACK_SENT	RES	RCV_SPD	DMA_CH	ISO	SELF_ID	RES	PACKET_SIZE

Bit Field	Function Description
FCT	FIFO Control Token. FCT = 1 indicates that bits 31 - 0 of the quadlet are to be interpreted as a FIFO control token. The bit fields defined below for this control token shall only be valid when FCT = 1.
PKTBD	Packet delimiter. PKTBD = 0 indicates start of packet PKTBD = 1 indicates end of packet
ACK_SENT	Packet receive status. This field is only valid when PKTBD = 1. 0001 - Packet was successfully received. If the packet was a request subaction, the destination node has successfully completed the transaction and no response subaction shall follow. 0010 - Ack Pending. Packet was successfully received. If the Packet was a request subaction, a subaction response will follow at a later time. 0100 - The packet could not be accepted. The destination transaction layer may accept the packet on a retry X of the subaction. 0101 - The packet could not be accepted. The destination transaction layer will accept the packet when the node is not busy during the next occurrence of retry phase A. 0110 - The packet could not be accepted. The destination transaction layer will accept the packet when the node is not busy during the next occurrence of retry phase B. 1101 - The receiver could not accept the packet because a CRC error occurred or the length of the data block payload did not match the length contained in the data length field of the packet header. 1110 - A field in the request packet header was set to an unsupported or incorrect value, or an invalid transaction was attempted.
RCV_SPD	The speed at which the packet is received at. 00 = 100 Mbps 01 = 200 Mbps. This field valid for PKTBD = 0 and 1
DMA_CHANNEL	The DMA channel number assigned to the packet. The value of this number shall be from 000000 to 111111. When the PCILynx 1394 receiver is running in SNOOP MODE, the DMA channel number will be set to 000000 . This field is valid when PKTBD = 0 and 1This field is valid when PKTBD = 0 and 1
ISO	ISO = 0 Asynchronous Packet Type
SELF_ID	SELF_ID = 1 This packet is a self id packet type
PACKET_SIZE	The total size of the packet in bytes (header + data payload). This field valid for PKTBD = 0 and 1

Isochronous Transmit FIFO Control Word Format

32	31 30	29 28	27	26	25	24 - 0
FCT	PKTBNDRY	SPD_CODE	MSTR_ERR	RESERVED	UNFORMATTED XMT	RESERVED

Bit Field	Function Description
FCT	FIFO Control Token. FCT = 1 indicates that bits 31 - 0 of the quadlet are to be interpreted as a FIFO control token. The bit fields defined below for this control token shall only be valid when FCT = 1.
PKTBNDRY	Packet delimiter. PKTBNDRY = 00 indicates start of packet PKTBNDRY = 10 indicates end of packet PKTBNDRY = 11 indicates end of packet and the last packet to be transmitted for the current isochronous interval.
SPD_CODE	Transmit speed code. SPD_CODE = 00 - 100mbps SPD_CODE = 01 - 200mbps This field is valid for PKTBNDRY = 00
MSTR_ERR	Master Error. Indicates if an error occurred during the transfer of the packet from host memory to the Asynchronous transmit FIFO. Error occurred if set to 1. No error occurred if set to 0
UNFORMATTED XMT	When set to logic 1, the transmitter shall transmit the data quadlets between the packet start and end control tokens without performing the normal packet formatting checks and header-data CRC insertions.

Asynchronous Transmit FIFO Control Word Format

32	31 30	29 28	27	26	25	24 - 0
FCT	PKTBNDRY	SPD_CODE	MSTR_ERR	RT	UNFORMATTED XMT	RESERVED

Bit Field	Function Description
FCT	FIFO Control Token. FCT = 1 indicates that bits 31 - 0 of the quadlet are to be interpreted as a FIFO control token. The bit fields defined below for this control token shall only be valid when FCT = 1.
PKTBNDRY	Packet delimiter. PKTBNDRY = 00 indicates start of packet PKTBNDRY = 10 indicates end of packet
SPD_CODE	Transmit speed code. SPD_CODE = 00 - 100mbps SPD_CODE = 01 - 200mbps This field is valid for PKTBNDRY = 00
RT	Transmit Packet Retry
MSTR_ERR	Master Error. Indicates if an error occurred during the transfer of the packet from host memory to the Asynchronous transmit FIFO. Error occurred if set to 1. No error occurred if set to 0
UNFORMATTED XMT	When set to logic 1, the transmitter shall transmit the data quadlets between the packet start and end control tokens without performing the normal packet formatting checks and header-data CRC insertions.

Asynchronous Transmit Acknowledge Codes Returned to DMA channel After an Asynchronous packet Transmission completes.

Acknowledge codes Returned To Active Transmit DMA channel					Functional Description
ack3	ack2	ack1	ack0	ack_type	
0	0	0	1	0	**Ack_Complete**- packet was successfully transmitted
0	0	1	0	0	**Ack_Pending**- packet successfully transmitted but a response transaction will follow at a later time
0	1	0	0	0	**Ack_busy_X Received**- The receiving node could not accept the packet. Retry the packet transmission using BUSY_X retry code.
0	1	0	1	0	**Ack_busy_A Received**- The receiving node could not accept the packet. Retry the packet transmission using BUSY_X retry code.
0	1	1	0	0	**Ack busy_B Received**- The receiving node could not accept the packet. Retry the packet transmission using BUSY_X retry code.
1	1	0	1	0	**Ack Data Error Received**- The receiving node could not accept the block packet because the data field CRC check failed, the number of data bytes received did not match the data byte count of the packet.
1	1	1	0	0	**Ack Type Error Received**- The receiving node detected a field in the request packet header was set to an unsupported or incorrect value, or an invalid transaction was attempted (e.g., a write to a read-only address).
0	0	0	0	1	**Retry time out**- The current ASYNC packet transmission retry count has timed out without a successful transmission occurring.
0	0	0	1	1	**No Ack Received**- An ack was expected but not received within the 1394 gap time allowed.
0	0	1	0	1	**Transmit FIFO Underrun-** The entire packet was not transmitted because the PCI bus was not able to keep up with the 1394 bus.
0	0	1	1	1	**Acknowledge Packet Error-** An a parity error or a truncation occurred during the reception of the 8 bit transmit acknowledge packet.
1	1	1	0	1	**Improper Packet Format-** Packet was not transmitted because of a malformed header.

11. APPENDIX E - Program Control List (PCL) Examples

11.1 APPENDIX E.1 - TRANSFER "AT ADDRESS" PROGRAM

The PCILynx PCLs can be coded such that the payload data is transferred to the host address contained in the 1394 packet header address field. This is accomplished by simply transferring the header quadlet containing the address into its own PCL such to modify the data buffer address for the payload data.

For example: For a Write Request Data Block:

Allocate a DMA channel for this purpose (i.e. dedicated to processing write request data block transactions only), and setup the receive comparators to allow only accesses from a trusted node(s), only Write Request Data Block Tcodes, and only requests with the destination address high equal to 0. Set PCILynx to return ACK_COMPLETE for accesses to this DMA channel.

Example PCL:



11.2 APPENDIX E.2 - PHY Configuration Packets

A PHY Configuration (PHY CFG) packet (or any other PHY packet or any other packet) may be transmitted by the PCILynx by using the UNFXMT command. The 2 quadlets described in the 1394 Standard can be transmitted as the 8 byte payload of an ASYNC packet. This will always result in an ACK_TIMEOUT completion status since PHY packets are not "ACK'ed" on the 1394 bus, and the Async Transmitter used to transmit this format is expecting a returned ACK. (If there were an ACK returned, it would be returned in the completion status with no error).

Table 11.1 PHY_CFG packet (BIG Endian format)

PCI Address	PCL Description	Value	Comment
0001FC30 00	NEXT_PCL	0001B461	NOT_VALID=1
0001FC34 04	ERROR_PCL	0001B461	
0001FC38 08	SOFTWARE	00000000	
0001FC3C 0C	STATUS	00000000	CH=0 SPD=0 ACK=0=ACK_RSVD_0 XFR=000
0001FC40 10	RCV_COUNT	00000000	RCV_AND_UPDATE command only
0001FC44 14	NXT_BUF_ADR	00000000	RCV_AND_UPDATE command only
0001FC48 18	PAIR 0 CTRL	0C070008	CMD=C=UNFXMT, LASTBUF, Wait for Status, Big Endian, 8 Bytes
0001FC4C 1C	PAIR 0 ADDR	@0001FC50	

@0001FC50 20	QUADLET DATA 0	01F00000	R=1, T=1, GAPCNT=30 (big endian format)
0001FC54 24	QUADLET DATA 1	FE0FFFFF	inverted QUAD0 (big endian format)

Table 11.2 PHY_CFG PACKET (LITTLE ENDIAN FORMAT)

PCI Address	PCL Description	Value	Comment
0001FC30 00	NEXT_PCL	0001B461	NOT_VALID=1
0001FC34 04	ERROR_PCL	0001B461	
0001FC38 08	SOFTWARE	00000000	
0001FC3C 0C	STATUS	00000000	CH=0 SPD=0 ACK=0=ACK_RSVD_0 XFR=000
0001FC40 10	RCV_COUNT	00000000	RCV_AND_UPDATE command only
0001FC44 14	NXT_BUF_ADR	00000000	RCV_AND_UPDATE command only
0001FC48 18	PAIR 0 CTRL	0C060008	CMD=C=UNFXMT, LASTBUF, Wait for Status, 8 Bytes
0001FC4C 1C	PAIR 0 ADDR	@0001FC50	

@0001FC50 20	QUADLET DATA 0	0000F001	R=1, T=1, GAPCNT=30 (little endian format)
0001FC54 24	QUADLET DATA 1	FFFF0FFE	inverted QUAD0 (little endian format)

12. APPENDIX F - SERIAL EEPROM DATA

The PCILynx loads certain internal configuration registers from serial EEPROM immediately after power reset. During the time the registers are being loaded, any PCI slave access to the PCILynx will be terminate with a retry disconnect. This ensures that the system software will always read the values loaded from Serial EEPROM whenever the PCILynx is first accessed.

If the serial EEPROM data is not loaded, the default values shown will persist after PCI reset. A checksum error will only set the EEPCHKERR bit of the serial EEPROM control register @044; it will not prevent the serial EEPROM data from loading.

The first 8 bytes of the Serial EEPROM address space are reserved for use by the PCILynx after power reset. These bytes are loaded into internal registers by the PCILynx are described in the following table. The second 8 bytes are reserved for future use by the hardware. All remaining bytes in the Serial EEPROM are available for software to read and write via the Serial EEPROM Control Register. These bytes might be used for information such as 1394 unique ID, assembly part number, manufacture, assembly revision information, manufacturing data, etc. The size of the Serial EEPROM address space depends on which serial EEPROM device is selected to be used with the PCILynx.

Some may desire to eliminate the serial EEPROM to reduce system cost. While this is possible from a hardware standpoint, careful consideration must be given to applicable system specifications. Some of the register locations can only be loaded from the serial EEPROM and therefore could not be changed from their default value if the serial EEPROM is eliminated. Also consider the requirements of any software to be used with PCILynx.

Table 3 - Serial EEPROM Address Map

Byte Adr	Default	Byte Description
00	x02	PCI max_lat (Configuration Reg 3F)
01	x01	PCI min_gnt (Configuration Reg 3E)
02	xE0	Local Bus Control Register - ROM Control (Configuration Reg B0)
03	x00	PCI Subsystem Vendor ID (lsbyte) (Configuration Reg 2C)
04	x00	PCI Subsystem Vendor ID (msbyte) (Configuration Reg 2D)
05	x00	PCI Subsystem ID (lsbyte) (Configuration Reg 2E)
06	x00	PCI Subsystem ID (ms byte) (Configuration Reg 2F)
07		Checksum (bytes 0-6)
08		Reserved for future hardware use
...		.
0F		Reserved for future hardware use
10		User Defined
...		.
FF		User Defined

The algorithm that should be used to generate the CRC code placed in the serial EEPROM is included here.



CRC SEED = 10101010 (hex 0xAA)

It will be assumed that data in the serial EEPROM will be shifted LSB to MSB consistent with other serial communication streams.

Below is a c routine to calculates the serial EEPROM crc over the first 7 bytes of the EEPROM. The return value is written to the 8th byte of the EEPROM. The 'msb' arg passed is a copy of the bytes read from the EEPROM and stored in an array.

```
unsigned char

xor_crc(unsigned char *msb, int bytes)

{

    unsigned char crc=0xaa; // seed

    int i;

    for(i=0; i<bytes; i++)

        crc^=msb[i];

    return(crc);
```

```
}
```

13. APPENDIX G - Power supply sequencing

Turning power supplies on and off within a mixed 5-V/3.3-V system is an important consideration. Observe a few basic rules to avoid damaging PCI-Lynx devices. Please check with the manufacturers of all components used in the 3.3-V to 5-V interface to ensure that no unique device characteristics exist that would lead to rules more restrictive.

If the 3.3-V supply is turned on before turning on the 5-V supply, PCI-Lynx output buffers in a logic 1 state can supply large amounts of current through their clamp diodes to the 5-V supply pin. This can lead to excessive power dissipation and a violation of current density limits. However, if the 5-V supply is turned on before the 3.3-V supply, the maximum drain-to-gate voltage of the n-channel transistors in the 5-V-tolerant buffers exceeds the recommended value, and the effects of channel hot carriers can be accelerated.

When turning on the power supply, all 3.3-V and 5-V supplies should start ramping from 0V and reach 95 percent of their end-point values within a 25-mS time window. All bus contention between the PCI-Lynx and external devices is eliminated by the end of the 25-mS time window. The preferred order of supply ramping is to ramp the 3.3-V supply followed by the 5-V supply. This order is not mandatory, but it allows a larger cumulative number of power supply events than the reverse order.

When turning off the power supply, all 3.3-V and 5-V supplies should start ramping from steady state values and reach 5 percent of these values within a 25-mS time window. All bus contention between the PCI-Lynx and external devices is eliminated by the end of the 25-mS time window. The preferred order of supply ramping is to ramp down the 5-V supply followed by the 3.3-V supply. This order is not mandatory, but it allows a larger cumulative number of power supply off events than the reverse order.

A cumulative total of 250 seconds of power supply turn-on or turn-off events is allowed during the operating lifetime of the PCI-Lynx under worst-case conditions (where the 5-V supply is ramped up before the 3.3-V supply, and the 3.3-V supply is ramped down before the 5-V supply). If the maximum time window of 25 mS is used, a total of 10000 power supply on/off events can occur as long as the 25-mS time window is observed.

An additional precaution must be observed when the PCI-Lynx is attached to a 5-V IEEE 1394 physical layer device which is powered from the 1394 cable. In that case, it is possible for the physical layer device to have power while the PCI-Lynx does not. It is essential that the physical layer device must not supply a high on any pin which connects to the PCI-Lynx while the PCI-Lynx power is off. This is normally achieved through the use of the link power status pin on the physical layer device.

If these precautions and guidelines are not followed, the PCI-Lynx device may experience possible failures related to overheating, accumulation of channel hot carriers, and/or metal migration due to excessive current density.

14. Appendix H - Rev A device changes

DMA Swap & Compare command added
The Rev A PCILynx has an added DMA auxiliary command called "Swap & Compare" which acts like the normal compare but firsts swaps the 16 bit halves of the Temp register. See Figure 5.5: AUXILIARY Command Packet Control List Format on page 32 and 5.2.2 DMA Logic on page 23.

Interrupt bit definition changed
The "Int" (Interrupt) bit definition in the PCL control and byte count quadlet changed slightly in that it is used in the first transfer scatter pair of a PCL. Subsequent scatter entries' Int bit are ignored. See the Int bit description on page30.

Lower Bound Register redefined
The Lower Bound Register was redefined. See section 6.3.10 Global Register @908 on page 87.

DMA performance enhancements
DMA performance was enhanced by increasing the number of context switching opportunities in the DMA state machine. Also burst lengths are adjusted based on FIFO space or data available.

PCI revision ID changed
Revision ID changed to 0x02. See section 6.2.3 Class Code - Revision ID @008 on page 65.

ZOOM port ZV_PIX_CLK
Polarity control for the ZOOM Port ZV_PIX_CLK was added to the Local Bus Control Register. See section 6.2.16 Local Bus Control Register @0B0 { ROM, RAM, AUX, and ZV registers } on page 74. Bit 19 is the "invert ZV clock" bit. Also, when autoboot is active, PCI reset enables and selects ZV_PIX_CLK as PHY_CLK50/2 (25 MHz). This should allow a standalone application to use the ZV_PIX_CLK for a PCI clock.

ZOOM port Vertical sync output
The prior PCILynx vertical sync output was not properly recognized by some video controllers and GPIO_DATA3 was used instead for the vertical sync. The Zoom port vertical sync pulse has been extended to work with more video controllers.

Testability enhancements
Additional test bits were added to the test registers. This does not affect normal operation.

Header compare logic modified to allow reception of cycle start packets
The PCILynx Header Compare logic behavior has changed in Rev A. Previously, "always true" comparator values would not receive cycle start packets; however, with Rev A, cycle starts can be received into the GRF. The comparator definition that changed is the Tcode compare enable field (Word 0 Receive Packet Compare Enable Register CMP0_FIELD3_ENABLE [3:0]). See section 6.5.2 for the new definition of this field. Any CMP0_FIELD3_ENABLE that is "always true" will receive cycle starts. Selecting only ISO or ASYNC encoding will not receive cycle starts.

A DMA channel programmed with a CMP0_FIELD3_MASK == 'b0000, which in the original part received everything except cycle start packets now also receives cycle start packets. This adds a lots of traffic for what may have been intended to be a low traffic channel. The solution is to program the comparator differently.

If one only wants ASYNC packets (but not cycle start packets), not caught by some other higher priority channel, set:
CMP0_FIELD3_ENABLE == 0xA. "normal ASYNC encoding" -> GRF

If one only wants ALL packets (ASYNC and ISO, but not cycle start packets) not caught by some other higher priority channel, set:
CMP0_FIELD3_ENABLE == 0x4 Tcode DOES NOT match cmp0_field3 -> GRF
and

CMP0_FIELD3 == 0x8 Tcode == CYCLE_START

SNOOP_ENABLE bit added

A "SNOOP_ENABLE" bit was added to the Link Layer Control Register. See section 6.5.6 1394 Link layer Control @F04 on page 98.

CYCMASTER bit automatically clears

The CYCMASTER bit of the 1394 Link layer Control @F04 has been modified. This bit will now automatically clear after a 1394 bus reset if the attached PHY is no longer ROOT. The previous version required software to clear this bit after a bust reset.

Local Bus waitstates redefined

The definition of "Waitstates" in the Local Bus Control Register has changed. Setting Waitstates == 0 results in a 1 clock access cycle on the Local bus, a value of 1, results in a 2 clock access, and so on. See section 6.2.16 Local Bus Control Register @0B0 { ROM, RAM, AUX, and ZV registers } on page 74.

Local Bus AUX_DATA bus

The local bus AUX_DATA bus is set to high-impedance state by PCI reset (unless autoboot is active). This will allow designs that only have Zoom port (no AUX/ROM/RAM) to multiplex between various ZOOM sources without having to add external 3-state buffers. This also requires pull-up/down resistors on the bus if it is not used since the bus is bi-directional.

GPIO polarity control

The definition of the GPIO polarity control bits changed. See section 5.2.1.5.6 GPIO Interface on page 19. Also see section 6.2.18 PCI_GPIO[1:0] Control Register A @0B8 on page 75 and section 6.2.19 PCI_GPIO[3:2] Control Register B @0BC on page 76.

Serial EEPROM bit ordering has been corrected

The bit ordering on the autonomous Serial EEPROM load was reversed. Rev A and later loads the MS bit of each byte first, and the LS bit last.

Link transmitter modified

The link layer transmitter was modified to only allow an ISO transmit request to be issued to the PHY near the start of a subaction gap. This prevents late-arriving ISO transmit requests from extending into the ASYNC period.

Errata items from previous version corrected

In general, the errata items from the original 12LV21 device were corrected. The exceptions follow:

- Electrical isolation as described in Annex J.6 of IEEE 1394-1995 is not supported by PCILynx.
- PCI performance has been enhanced, however it remains possible to program the PCILynx so that the latencies exceed the PCI 2.1 specification. In particular, the use of local bus waitstates and the aux_rdy signal can cause PCI bus latencies which exceed those specified by PCI 2.1. In some cases a PCI transaction can be held waiting for a local bus transaction to complete. See section 5.2.1.1 PCI Specification 2.1 Compliance on page 12 for more information.
- Separately, a bug in the Rev A PCILynx makes it necessary to set the ENA_POST_WR bit in the MISCELLANEOUS CONTROL Register to 0. Note that Errata for the original PCILynx required that both ENA_POST_WR and ENA_SLV_BURST be set to 1.

15. Appendix I - Using snoop mode

Set bit 6 SNOOP_ENABLE in the Link Control Register @F04. This forces all received data to DMA channel 0 and ACKs are inhibited.

Only DMA channel 0 should be programmed.

Setup the largest possible receive FIFO.

An extra quadlet is appended on the end of received packets. This quadlet contains the received ACK (ls bits) or 0 for ISO or cycle_start packets.

16. Appendix J – using the ZV port

ZV_DATA_VALID is an active high signal that indicates when valid data is present on the ZV data bus. It remains high until the "back to back" writes are finished. For example, a typical transaction would be to put a quadlet out to the ZV port. If the ZV port is enabled in 16-bit mode it will require 2 clocks to transfer the two doublets to complete the quadlet. ZV_DATA_VALID will remain high for the entire duration of the 2 clocks required to complete the transfer of the quadlet. ZV_PIX_CLK should be used to latch the data. If the interface does not use ZV_DATA_VALID then the ZV port pixel clock should be put into "gated" mode (local bus control register bit 31 at offset 0B0h). When placed in gated mode ZV_PIX_CLK is only allowed to toggle when data is valid on the ZV data bus. When the ZV port is disabled, the ZV_DATA_VALID signal is tristated.

ZV_HSYNC is the video port horizonal sync pulse. Its mode of operation is set using bits 28, 29, and 30 of the Local Bus Control Register @0B0h. When these bits are set to 0 it is a special mode where it is assumed the device receiving the data is generating its own HSyncs. An HSync will still be generated once every frame in this mode. When these bits are set to a non-zero value, it is the number of packets between Hsyncs (the number of packets that make up one line of video).

PCILynx pin	comment
ZV_PIX_CLK -	video port pixel clock (can be inverted via control reg bit) 8 bit mode uses both edges and MUST select divide-by-2 clock (i.e. ext_clk/2, sclk/4, or pci_clk/2)
ZV_VSYNC	video port vertical sync
ZV_HSYNC	video port horizonal sync
ZV_DATA_VALID	video port data valid not used on all chips if not used, must use gated clock mode
AUX_DATA[7:0]	data output for all bytes for 8 bit mode video data for "UV" data in 16 bit mode
AUX_DATA[15:8]	video data for "Y" data in 16 bit mode

This interface was designed to allow the 1394 Digital Camera to send packet data to a "ZOOM" video interface. For the data sequence and the vertical sync detect logic in the PCILynx to work, the packets (both in the header and the packet payload data) must be received with the "big_endian" flag set to 0 (which preserves byte addressing).

The pixel clock choices are restricted in 8-bit mode because the data is clocked on every edge (both rising and falling). To keep the controlling state machines synchronized the clock needs to be divided by 2.