


READ/WRITE IC (For Floppy Disk Drive)

TA8512AF is a bipolar monolithic developed for R/W IC for 3~8 inch floppy disk drive.

The read circuit and write circuit and various control circuits for the floppy disk drive are integrated on one chip to realize small size and low power dissipation.

- . To decrease the power dissipation when it is not operated the system has a power save function (The state where read, write, and erase are not performed), and the power dissipation under power save state is 9mW(Typ.)(at 5V single power supply use).
- . The system operates by dual power supplies of  $V_{CC}=12V\pm 10\%$  and  $V_{DD}=5V\pm 10\%$  or single power supply of  $V_{CC}=V_{DD}=5V\pm 10\%$ .
- . As a read/write change-over diode switch is built in, the read amplifier differential voltage gain can be set either 100 times or 200 times by the gain select terminals.
- . The write current can be optionally set by an external resistance 60 25mADC.
- . As the write current change-over circuit is built in, the current value can be changed-over either internal or external circumference of the disk.
- . The read circuit, write circuit, and erase circuit are incorporated in a chip and control can be make in independent timing by  $\overline{WG}$  and  $\overline{EG}$ .
- . The power supply monitoring circuit is incorporated to inhibit abnormal writing at the rise of power supply and occurrence of abnormal power.
- . A capacitor for time domain filter's time constant is incorporated and the time constant can be set by an external resistance.
- . As the time domain filter's time c-nstant changed-over circuit is built in, the period (t1) of the first one shot can be change-over either internal or circumference of the disk.
- . As the differentiator component change-over circuit is incorporated, the frequency characteristic of the differentiator can be changed-over.

Unit in mm




Weight: 1.2g

© The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or others.


© The products described in this document are strategic products subject to COCOM regulations.

PIN CONNECTIONS/BLOCK DIAGRAM



Please note that pins 9, 11, 12, 13, 15 are not durable enough against ESD.  
( ~ ±100V)

TYPICAL APPLICATION



PIN DESCRIPTION TABLE

PIN No.	NAME	DESCRIPTION
1	DIFF DAMPING CONTROL INPUT	Active Differentiator Components Select: When logical voltage "L" is input, component between 3 and 4 terminal and at logical voltage "H", between 2 and 4 terminal is selected.
2	DIFF CONSTANT C	Active Differentiator Components:
3	DIFF CONSTANT B	Active differentiator components are connected between 4 and
4	DIFF CONSTANT A	2 terminal or between 4 and 3.
5	DIFF IN A	Active Differentiator Inputs:
6	DIFF IN B	From the two preamplifier output terminals, the read signal is differentially input through the filter circuit.
7	PRE OUT B	Preamplifier Outputs:
8	PRE OUT A	From the tow terminals, the read signal is differentially input to the differentiator input terminals through the filter circuit.
9	GAIN SEL	Preamplifier Gain Selects:
10	GAIN SEL B	By AC coupling short between terminal 9 and 11, preamplifier gain of 200 times, and by AC coupling short between terminals
11	GAIN SEL A	10 and 11, preamplifier gain of 100 times can be selected.
12	HEAD 0 A	Head 0 Connects:
13	HEAD 0 B	A magnetic head for record/regeneration having a center tap and a head damping resistance at the read mode is connected.
14	HEAD 1 A	Head 1 Connects:
15	HEAD 1 B	These are another input/output terminals of one more magnetic head the similar as above.
16	12V/5V SELECT	V <sub>CC</sub> Power Supply Select: When logical "L" is input, the mode of V <sub>CC</sub> =5V use is selected.
17	A·GND	Analog Ground
18	WRITE DUMP A	Write Damping Resistance Connects:
19	WRITE DUMP B	Between these terminals a head damping resistance is connected at the write mode.

PIN DESCRIPTION TABLE

PIN No.	NAME	DESCRIPTION
20	COMMON 1	Center Tap 1: This terminal is connected to the center tap of the magnetic head 1 and sets the read/write voltage of the head 1.
21	VCC	+12V or +5V Power Supply
22	COMMON 0	Center Tap 0: This terminal is connected to the center tap of the magnetic head 0 and sets the read/write voltage of the head 0.
23	E·GND	Erase Ground
24	ERASE OUTPUT	Erase Current Output: This is the open collector terminal for performing sink of erasing current.
25	W/C COMP	R <sub>W</sub> COMP Connect: Between this terminal and 26 terminal, the R <sub>W</sub> COMP is connected and sets the increasing write current value.  (Formula) $I_{WC} = \frac{1.3 - V_{WC}}{R_{W \text{ COMP}} (\Omega)} \times 10(\text{ADC})$
26	W/C SET	R <sub>W</sub> Connect: Between this terminal and 35 terminal, the R <sub>W</sub> is connected and sets the write current value.  (Formula) $I_W = \frac{1.3}{R_W (\Omega)} \times 10(\text{ADC})$
27	<u>WRITE CURRENT</u>	<u>WRITE CURRENT</u> Input: At the time of the logical voltage "L" inputs, the write current is determined by the sum of I <sub>W</sub> and I <sub>WC</sub> , and at logical voltage "H", the write current is I <sub>W</sub> only.
28	<u>WRITE DATA</u>	<u>WRITE DATA</u> Input: This is the <u>WRITE DATA</u> input terminal, and triggered at digital input H→L.
29	<u>WRITE GATE</u>	<u>WRITE GATE</u> Input: This is a pull up terminal which becomes the write system active by the input of the logical voltage "L".

PIN DESCRIPTION TABLE

PIN No.	NAME	DESCRIPTION
30	$\overline{\text{ERASE GATE}}$	$\overline{\text{ERASE GATE}}$ Input: This is a pull up terminal which becomes the erase system active by the input of the logical voltage "L".
31	$\overline{\text{SIDE 1}}$	$\overline{\text{SIDE 1}}$ Input: This is a pull up terminal, and at the input of the logical voltage "L" the Head 1 system becomes active, and at the input of the logical voltage "H", the Head 0 system becomes active.
32	POWER ON	Power On Output: This is the open collector terminal which outputs "L" when at least either one of power supply VDD and VCC is less than the specified value.
33	READ DATA	Read Data Output: From this terminal digital signal (Read Data) outputs.
34	$\overline{\text{MMVA CONTROL}}$	$\overline{\text{MMVA CONTROL}}$ Input: When logical voltage "L" inputs, the period (t1) of the one-shot time becomes narrow.
35	VDD	+5V Power Supply
36	MMVB	R <sub>MMVB</sub> Connect: This terminal is connected with the period (t2) of the one-shot time setting resistance R <sub>MMVB</sub> . The period of the second one-shot time is determined by $t_2 = 27 \times (R_{\text{MMVB}} (\Omega) + 100) \times 10^{-12}$ (ns)
37	MMVA	R <sub>MMVA</sub> Connect: This terminal is connected with the period (t1) of the one-shot time setting resistance R <sub>MMVA</sub> . The period of the first one-shot time is determined by $t_1 = 53.5 \times (R_{\text{MMVA}} (\Omega) + 100) \times 10^{-12}$ (ns) Note: Setting of R <sub>A</sub> =R <sub>MMVA</sub> when logical voltage "H" inputs to MMVA CONTROL. When logical voltage "L" inputs to MMVA CONTROL, R <sub>A</sub> =R <sub>MMVA</sub> // R <sub>MMVA COMP</sub> and the period t1 becomes narrow.

PIN DESCRIPTION TABLE

PIN No.	NAME	DESCRIPTION
38	D·GND	Digital Ground
39	$\overline{\text{POWER SAVE}}$	<p><math>\overline{\text{POWER SAVE}}</math> Input: When logical voltage "L" inputs to <math>\overline{\text{POWER SAVE}}</math>, reduces the power dissipation of R/W IC (at the power save mode). During the power save mode, read, write, and erase are not carried out. (Power supply monitor circuit is operating.)</p>
40	MMVA COMP	<p>R<sub>MMVA COMP</sub> Connect: This is an open collector terminal for connecting the corrected period (t1) of one-shot time setting resistance R<sub>MMVA COMP</sub> to the terminal 37.</p>
41 42	COMP IN B COMP IN A	<p>Comparator Inputs: From active differentiator output terminals, the read signals are differentially input to these terminals through AC coupling capacitor.</p>
43 44	DIFF OUT A DIFF OUT B	<p>Active Differentiator Output: From these terminal, the read signals are differentially input to the comparator input terminals thorough the AC coupling capacitor.</p>

ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage (Pin 21)	V <sub>CC</sub>	17	V
Power Supply Voltage (Pin 35)	V <sub>DD</sub>	7	V
Digital Input Voltage (Note 1)	-	-0.5~5.5	V
Power On Detector Applied Voltage (Note 2)	-	17	V
Erase Output Applied Voltage (Note 3)	-	17	V
Head 0/1 Applied Voltage (Note 4)	-	17	V
Common Output Source Current	I <sub>COM</sub>	75	mA
Erase Sink Current	I <sub>E</sub>	50	mA
Write Current	I <sub>W</sub>	25	mADC
Power On Sink Current (Note 2)	-	7	mA
Operating Ambient Temperature Range	T <sub>a</sub>	-20~75	°C
Operating Junction Temperature	T <sub>j</sub>	150	°C
Storage Temperature	T <sub>stg</sub>	-65~150	°C
Power Dissipation (Ta=25°C) (Note 5)	P <sub>D</sub>	0.96	W

(Note 1) These ratings apply to WRITE CURRENT, WRITE DATA, WRITE DATE, ERASE GATE SIDE 1, MMVA CONTROL, POWER SAVE, DDC1, 12V/5V SELECT.

(Note 2) This rating applies to POWER ON (pin 32).

(Note 3) This rating applies to ERASE OUTPUT (pin 24).

(Note 4) These rating apply to (Pin 12)(Pin 13)(Pin 14)(Pin 15).

(Note 5) In the actual operation refer to Fig.1.



ELECTRICAL CHARACTERISTICS

(1) SUPPLY CURRENT I (Ta=25°C, VCC=12V, VDD=5V)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Read Mode	VDD Supply Current	I <sub>DDR</sub>	-		-	17.6	27.5	mA
	VCC Supply Current	I <sub>CCR</sub>	-		-	7.2	8.6	mA
Write Mode	VDD Supply Current	I <sub>DDW</sub>	-	I <sub>W</sub> =0	-	8.8	12.6	mA
	VCC Supply Current	I <sub>CCW</sub>	-		-	3.4	5.1	mA
Erase Mode	VDD Supply Current	I <sub>DDE</sub>	-		-	8.8	12.4	mA
	VCC Supply Current	I <sub>CCE</sub>	-		-	3.6	5.6	mA
Write + Erase Mode	VDD Supply Current	I <sub>DDW+E</sub>	-	I <sub>W</sub> =0	-	11.5	21.7	mA
	VCC Supply Current	I <sub>CCW+E</sub>	-		-	3.3	5.3	mA
Power Save Mode	VCC Supply Current	I <sub>DDPS</sub>	-		-	1.3	2.7	mA
	VCC Supply Current	I <sub>CCPS</sub>	-		-	0.35	0.5	mA
	Total Power Dissipation	P <sub>DPS</sub>	-		-	10.7	19.5	mW

SUPPLY CURRENT II (Ta=25°C, VCC=5V, VDD=5V)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Read Mode	VDD Supply Current	I <sub>DDR</sub>	-		-	17.7	23.4	mA
	VCC Supply Current	I <sub>CCR</sub>	-		-	7.5	8.6	mA
Write Mode	VDD Supply Current	I <sub>DDW</sub>	-	I <sub>W</sub> =0	-	9.5	15.4	mA
	VCC Supply Current	I <sub>CCW</sub>	-		-	12.3	18.8	mA
Erase Mode	VDD Supply Current	I <sub>DDE</sub>	-		-	9.4	13.9	mA
	VCC Supply Current	I <sub>CCE</sub>	-		-	12.6	19.2	mA
Write + Erase Mode	VDD Supply Current	I <sub>DDW+E</sub>	-	I <sub>W</sub> =0	-	12.3	19.4	mA
	VCC Supply Current	I <sub>CCW+E</sub>	-		-	12.3	18.8	mA
Power Save Mode	VDD Supply Current	I <sub>DDPS</sub>	-		-	1.35	2.7	mA
	VCC Supply Current	I <sub>CCPS</sub>	-		-	0.27	0.4	mA
	Total Power Dissipation	P <sub>DPS</sub>	-		-	8.1	15.5	mW

ELECTRICAL CHARACTERISTICS

(2) POWER SUPPLY MONITOR ( $T_a=25^\circ\text{C}$ ,  $V_{CC}=0\sim 16\text{V}$ ,  $V_{DD}=0\sim 7\text{V}$ )

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
5V Power Supply ( $V_{DD}$ , $V_{CC}$ ) Threshold Voltage	Positive	$V_{T+}$	-		-	4.0	4.2	V
	Negative	$V_{T-}$	-		3.6	4.0	-	
12V Power Supply ( $V_{CC}$ ) Threshold Voltage	Positive	$V_{T+}$	-	$V_{DD}=5\text{V}$	-	9.0	10.0	V
	Negative	$V_{T-}$	-		8.2	9.0	-	
5V Power Supply Hysteresis		$V_{T+}-V_{T-}$	-		-	150	-	mV
12V Power Supply Hysteresis		$V_{T+}-V_{T-}$	-		300	-	-	mV
Power On Output (Pin 32) Saturated Voltage			-	$V_{DD}=3.6\text{V}$ $I_{\text{SINK}}=5\text{mA}$	-	-	0.4	V
Power On Output (Pin 32) Leakage Current			-	$V_{DD}>4.5\text{V}$	-	-	10	$\mu\text{A}$

ELECTRICAL CHARACTERISTICS

(3) PRE AMPLIFIER·ACTIVE DIFFERENTIATOR·COMPARATOR (Ta=25°C, VCC=12V~5V, VDD=5V)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Head Matrix/Pre Amplifier	Differential Voltage Gain	Gv1	2	f=1MHz	170	200	230	V/V
		Gv2	2	f=1MHz	85	100	115	
	Bandwidth (-3dB)	BW	2		-	5	-	MHz
	Common Mode Rejection Ratio	CMRR	-	Input Sine Wave f=1MHz, 200mVrms	50	-	-	dB
	Power Supply Rejection Ratio	PSRR	-	Superposed Sine Wave f=10MHz, 1Vp-p	70	-	-	dB
	Differential Input Resistance	RIN	-	f=62.5~500kHz	-	10	-	k
Differential Input Capacitance	CIN	-	f=125kHz	-	-	-	pF	
Pre Amplifier	Differential Input Voltage Linear Operation	VIN	-	Gain × 100 times	0.8	-	15	mVp-p
	Differential Output Voltage Linear Operation	VOUT	2		2.0	3.0	-	Vp-p
	Differential Output Sink Current	IOUT	-		3.0	4.0	5.0	mA
	Differential Output Off Set	VOFS	-		-	-	0.5	V
	Noise Voltage Referred to Input	EN	2	Head Connected Terminals Short BW=400Hz~1MHz	-	4.0	6.0	μVrms
Active Differentiator	Band Width (-3dB)	FCD	-		10	15	-	MHz
	Differential Output Voltage Linear Operation	VOUT D	-		-	2	-	Vp-p
	Differential Output Off Set	VOF D	-		-	20	-	mV
	Differential Input Resistance	RIN D	-		12	-	-	kΩ
	Differential Output Resistance	ROUT D	-		-	200	-	Ω
	Sink Current (Pin 2,3,4)	ISINK D	-		1.4	2.0	-	mA
Comparator	Differential Input Voltage Linear Operation	VIN C	-		-	2	-	Vp-p
	Differential Input Resistance	RIN C	-		12	-	-	kΩ

TA8512AF-11

1989-11-28

TOSHIBA CORPORATION

ELECTRICAL CHARACTERISTICS

(4) TIME DOMAIN FILTER · DIGITAL OUTPUT (Ta=25°C, VCC=12V~5V, VDD=5V)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Timing Range of First One-shot		t1	3		200	-	3000	ns
Timing Range of Second One-shot		t2	3		100	-	1200	ns
RMMVA Comp Connect (Pin 40) Saturated Voltage		V <sub>MMC</sub>	-	I <sub>SINK</sub> =10μA	-	-	50	mV
Timing Accuracy of First One-shot		ETM1	3		-18	-	+18	%
Timing Accuracy of Second One-shot		ETM2	3		-20	-	+20	%
Corrected Timing Accuracy of First One-shot		ETM1C	3		-15	-	+15	%
Peak Shift		PS	3	Comparator Input Wave f=250kHz, Differential Input Level 200mVp-p	-	-	1	%
Digital Output (Pin 33)	Output Voltage Low Level	V <sub>L</sub> OUT	-	I <sub>OL</sub> =2mA	-	-	0.5	V
	Output Voltage High Level	V <sub>H</sub> OUT	-	I <sub>OH</sub> =-10μA	3.5	-	-	V
				I <sub>OH</sub> =-0.4mA	2.8	-	-	
	Sink Current	I <sub>SIRD</sub>	-	V <sub>OUT</sub> =0.8V	2	4	-	mA
	Soure Current	I <sub>SORD</sub>	-	V <sub>OUT</sub> =2.8V	0.4	1	-	mA
	Output Rise Time	t <sub>r</sub>	3	From 0.5~2.2V at 20pF Capacitance Load	-	-	25	ns
Output Fall Time	t <sub>f</sub>	-			-	25		

ELECTRICAL CHARACTERISTICS

(5) WRITE DRIVER · ERASE DRIVER (Ta=25°C, VCC=12V~5V, VDD=5V)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Common Driver	Output Voltage High Level at Write Mode 1	V <sub>WCMH12</sub>	-	V <sub>CC</sub> =12V, I <sub>W</sub> =25mADC	10.8	-	-	V
	Output Voltage High Level at Write Mode 2	V <sub>WCMH5</sub>	-	V <sub>CC</sub> =5V, I <sub>W</sub> =25mADC	4.4	-	-	V
	Output Voltage Low Level at Write Mode	V <sub>WCML</sub>	-		-	-	0.2	V
	Output Voltage High Level at Read Mode	V <sub>RCMH</sub>	-		2.3	2.6	2.9	V
	Output Voltage Low Level at Read Mode	V <sub>RCML</sub>	-		-	-	0.2	V
	Output Current Range	I <sub>COM</sub>	-		-	-	75	mA
Erase Driver	Erase Current Output (Pin 24) Saturated Voltage	V <sub>ER</sub>	-	I <sub>E</sub> =50mA	-	0.2	0.5	V
	Erase Current Output (Pin 24) Leakage Current	I <sub>LKER</sub>	-		-	-	15	μA
	Erase Current Range	I <sub>E</sub>	-		-	-	50	mA
Write Driver	Write Current Range (Single)	I <sub>W</sub>	-		-	-	20	mADC
	Corrected Write Current Range (Single)	I <sub>WC</sub>	-		-	-	5	mADC
	Write Current Setting Accuracy	E <sub>W</sub>	-		-8	-	+8	%
		E <sub>WC</sub>	-		-10	-	+10	
	Write Current Unbalance	D <sub>W</sub>	-		-	-	1	%
R <sub>W</sub> Comp Connect (Pin 25) Saturated Voltage	V <sub>WC</sub>	-		I <sub>SOURCE</sub> =0.5mA	-	50	300	mV
Head Connect (Pin12, Pin13, Pin14, Pin15)	Leakage Current	I <sub>LKW</sub>	-		-	-	10	μA
	Saturated Voltage	V <sub>SAT</sub>	-		-	2	-	V
	Differential Output Capacitance	C <sub>OUT</sub>	-		-	23	-	pF
	Differential Output Resistance	R <sub>OUT</sub>	-	f=1MHz	-	280	-	kΩ

TA8512AF-13

1989-11-28


TOSHIBA CORPORATION

ELECTRICAL CHARACTERISTICS

(6) CONTROL LOGIC (Ta=25°C, VCC=12V, VDD=5V)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT	
Digital Input Level	Input Voltage Low Level	V <sub>LIN</sub>	-		-	-	0.8	V	
	Input Voltage High Level	V <sub>HIN</sub>	-		2.0	-	-	V	
	Input Current Low Level	Power SAVE Input (Pin 39)	I <sub>LIN</sub>	-	V <sub>IN</sub> =0.4V	-	-	50	μA
		Other Pins		-	V <sub>IN</sub> =0.4V	-	-	250	
	Input Current High Level (Pin 28,29,30,31)		I <sub>HIN1</sub>	-	V <sub>IN</sub> =2.4V	-	-	10	μA
	Input Current High Level (Pin 27)		I <sub>HIN2</sub>	-	V <sub>IN</sub> =2.4V	-	-	130	μA
	Input Current High Level (Pin 34)		I <sub>HIN3</sub>	-	V <sub>IN</sub> =2.4V	-	-	80	μA
Write Data Input (Pin28)	Negative Threshold Voltage	V <sub>LINS</sub>	-		0.8	1.0	-	V	
	Positive Threshold Voltage	V <sub>HINS</sub>	-		-	1.6	2.0	V	
	Hysteresis	V <sub>HINS</sub> -V <sub>LINS</sub>	-		0.3	0.6	-	V	

(7) AC SWITCHING CHARACTERISTICS (Ta=25°C, VCC=12V~5V, VDD=5V)


CHARACTERISTIC	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Dealy from PS Going High Through 2V to Read Mode	$\overline{PS}$ OFF→DIFF Output 90~110%	-	1	2	ms
Head Selecting Time		-	-	4	μs
Delay from WG Going High Through 2V to Read Mode	$\overline{WG}$ OFF→Select V <sub>COM</sub> Voltage 90%	-	-	1	μs
WD-I <sub>W</sub> Delay		-	-	0.3	μs
Write Current Rise Time 1	Lh=0mH	-	-	0.1	μs
Write Current Rise Time 2	Lh=1mH, R <sub>D</sub> =8.2kΩ, h=30pF	-	0.2	-	μs
Delay from EG Going High Through 2V to Read Mode	$\overline{EG}$ OFF→DIFF Output 90~110%	-	-	20	μs
Read Recovery Time	$\overline{WG}$ , $\overline{EG}$ OFF→DIFF Output 90%	-	30	40	μs
Power On Output Sink Current Rise or Fall Time (Pin 32)	Load (Pin 32) 	-	-	100	ms

TA8512AF-14

1989-11-28


TOSHIBA CORPORATION

Fig. 1 Power Dissipation (Pd)-Operating Ambient Temperature (Ta)




The maximum of operating ambient temperature (Ta) of TA8512AF is 75°C, but the power dissipation (Pd) differs according to the ambient temperature, so that in the actual operation refer to the above graph.

TIMING CHART




TEST CIRCUIT

1.  $I_{CC}$ ,  $I_{DD}$



2.  $G_V$ ,  $F_C$ ,  $V_{OUT}$ ,  $E_N$





Note 1 : In the measurement of  $G_V$ ,  $F_C$  and  $V_{OUT}$ , the input signal is applied to either selected one terminal of HEAD 0.1A or HEAD 0, 1B.

Note 2 : In measuring  $E_N$  only, SW1 is closed.



3.  $t_1$ ,  $T_2$ , EMT1, EMT2, EMTIC, PS,  $t_r$ ,  $t_f$



Fir.3-1  $t_1$ ,  $t_2$

(1) Timing accuracy of first and second one-shot.

$R_{MMVA}$  and  $R_{MMVB}$  which set the period ( $t_1$ ) of first one-shot to  $1\mu s$ , the period ( $t_2$ ) of second to  $0.5\mu s$  connect and measure the digital output as above.

EMT1, EMT2 are defined as follows:

$$EMT1 = (1 - t_1/1) \times 100 \quad (\%) \quad (t_1[\mu s], t_2[\mu s])$$

$$EMT2 = (0.5 - t_2/0.5) \times 100 \quad (\%)$$

(2) Corrected timing accuracy of first one-shot

$R_{MMVA}$  and  $R_{MMVA}$  comp which set difference  $t_1 - t_1'$  to  $1\mu s$  connect.

( $t_1$  is the period of first one-shot when applies 2V to MMVA CONTROL,  $t_1'$  is that one when applies 0.8V to MMVA CONTROL.)

EMTIC is difined as follow:

$$EMTIC = [1 - (t_1 - t_1')] \times 100 \quad (\%)$$

(3) PEAK SHIFT






Fig. 3-2 P.S.

$$PS = \frac{1}{2} \times \frac{t_1 - t_2}{t_1 + t_2} \times 100 \quad (\%)$$


(4) Digital Output (Read Data) Rise Time, Fall Time




PREAMPLIFIER




ACTIVE DIFFERENTIATOR




COMPARATOR




TIME DOMAIN FILTER




W/C CONTROL




COMMON DRIVER OUTPUT




WRITE GATE, ERASE GATE, SIDE 1 INTERFACE




WRITE DATA INTERFACE




POWER SUPPLY VOLTAGE



ERASE OUTPUT




DIGITAL OUTPUT



TA8512AF-23
1989-11-28
<b>TOSHIBA CORPORATION</b>

POWER SAVE INTERFACE



INPUT VOLTAGE	POWER SAVE MODE
H	In Active
L	Active
OPEN	Active