

**MAINTENANCE MANUAL**

**VOLUME II**

**LINC-8**

DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS

**LINC-8**  
**MAINTENANCE MANUAL**

**VOLUME II**

November 1967

Copyright 1967 by Digital Equipment Corporation

VOLUME II  
LINC-8 ENGINEERING DRAWINGS

This volume of the LINC-8 Maintenance Manual contains instruction timing-flow diagrams, engineering drawings, and module schematics not found in other related documents. These drawings cover the basic LINC-8 system described in Volume I and are listed below.

Instruction Timing-Flow Diagrams						Engineering Drawings (cont)					
	Page		Page		Page	Page	Drawing Number	Title	Revision	Page	
ADA i β	4	LAM i β	9	SAM i α	14	SXL i N	19	D-BS-LINC8-0-L14	Control Register and Instruction Decoders		29
ADD x	4	LDA i β	10	SET i α	15	UMB N	19	D-BS-LINC8-0-L15	Time Pulse Distributor	A	30
ADM i β	5	LDH i β	10	SCR i N	15	XSK i α	20	D-BS-LINC8-0-L16	LINC Interface Control		31
BCL i β	5	LMB N	11	SHD i β	16	8 Execute Class	20	D-BS-LINC8-0-L17	IOT Decoders	A	32
BCO i β	6	MSC N	11	SKP i N	16	MTP		D-BS-LINC8-0-L18	Control Function	A	33
BSE i β	6	MUL i β	12	SRO i β	17	OPR		D-BS-LINC8-0-L19	Skip Nets		34
DSC i β	7	ROL i N	13	STA i β	17	EXC		D-BS-LINC8-0-L20	Control Pulse Gates	A	35
DIS i α	8	ROR i N	13	STC x	18			D-BS-LINC8-0-L21	S, P, Z, T, N and Dis. Cont. Pulses		36
JMP x	9	SAE i β	14	STH i β	18			D-BS-LINC8-0-L22	A and B Register Control Pulses	A	37
								D-BS-LINC8-0-L26	Memory Extension	A	38
								D-BS-LINC8-0-L28	LINC Switches and Indicators		39
								D-MU-LINC8-0-M3	LINC-8 UML, MA-MD	C	40
								D-MU-LINC8-0-M4	LINC-8 UML, ME-MJ	D	41
								D-BS-LINC8-0-M8	PDP-8 ADDR Input Gates		42
								D-BS-LINC8-0-M9	Mag Tape Reader/Writer		43
								D-BS-LINC8-0-M10	Mag Tape Motion Control	A	44
								D-BS-LINC8-0-M11	Mag Tape Timing Generator	A	45
								D-BS-LINC8-0-M12	Mag Tape Mode Control	A	46
								D-BS-LINC8-0-M13	Mag Tape Mark Window	B	47
								D-BS-LINC8-0-M111	Teleprinter	C	48

Engineering Drawings			
Drawing Number	Title	Revision	Page
D-BS-LINC8-0-L2	B-Register		21
D-BS-LINC8-0-L3	S and P Registers		22
D-BS-LINC8-0-L4	Link, Left Half A-Register		23
D-BS-LINC8-0-L5	Right Half A-Register		24
D-BS-LINC8-0-L6	R and Z Registers	A	25
D-BS-LINC8-0-L7	PDP-8 AC Input Gates	A	26
D-MU-LINC8-0-L10	LINC8, UML, LE-LJ	F	27
D-MU-LINC8-0-L11	LINC8 UML, LA-LD	B	28

Engineering Drawings (cont)

<u>Drawing Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>
D-BS-LINC8-0-M112	X-Axis Selection		49
D-BS-LINC8-0-M113	Y-Axis Selection		50
D-BS-LINC8-0-M115	Sense Amps, Inhibit Drivers, Mem. Cont.	B	51
D-BS-LINC8-0-M116	In Out Buffers		52
D-MU-LINC8-0-P3	LINC8 UML, PE-PJ	C	53
D-MU-LINC8-0-P4	LINC8 UML, PA-PD	C	54
D-BS-LINC8-0-P23	Data Bits, 00-11 Gates	A	55
D-BS-LINC8-0-P24	Analog System		56
D-BS-LINC8-0-P25	MB & Load Mods in PDP-8		57
D-BS-LINC8-0-P27	PDP-8 Switches and Indicators		58
D-BS-LINC8-0-P102	Accumulator	A	59
D-BS-LINC8-0-P103	AC Control		60
D-BS-LINC8-0-P104	PC and MA Registers		61
D-BS-LINC8-0-P105	MB Register and Control	A	62
D-BS-LINC8-0-P106	Major States and Instruction Register	A	63
D-BS-LINC8-0-P108	MA, PC Control	A	64
D-BS-LINC8-0-P109	Timing Keys, SWS and Run	B	65
D-BS-LINC8-0-P110	Input/Output Control	B	66
D-SD-LINC8-0-1	System Configuration		67
D-BS-LINC8-0-2	Data Terminal Panel Logic		68
D-MU-LINC8-0-3	Data Terminal Panel UML		69
D-IC-LINC8-0-4	Cables, LINC-8 (Sheet 1)	B	70
D-IC-LINC8-0-4	Cables, LINC-8 (Sheet 2)		71
D-IC-LINC8-0-5	I/O Listings		72
D-IC-LINC8-0-6	Cable List	B	73
D-FD-LINC8-0-9	Flow Diagram, Automatic Operations		74


Engineering Drawings (cont)

<u>Drawing Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>
D-FD-LINC8-0-9	Flow Diagram, Manual Operations		75
D-FD-LINC8-0-30	Flow Diagram, Load		76
D-AD-3004810-0-0	Console Scope Overall (Sheet 1)	A	77
D-AD-3004810-0-0	Console Scope Inten (MTG Mode) (Sheet 4)	A	78
D-BS-3004810-0-1	Display Amplifier Intensifier Circuit		79
D-BS-3004810-0-2	Console Scope Elec. Mod.		80
D-SC-3404601-0-0	Tape Head		81
E-AD-7005114-0-0	Control Panel (2 Sheets)		82, 83
D-AD-7005164-0-0	Power Input Panel Assy.	C	84
D-IA-7005186-0-0	Scope Cable		85
D-IA-7005187-0-0	LINC Tape Unit Cable		86
D-UA-7005260-0-0	Tape Transport	A	87
D-IA-7005423-0-0	LINCtape Extension Cable		88
D-AD-7404146-0-0	Tape Chassis (Sheet 1)	B	89
D-AD-7404146-0-0	Tape Chassis (Signal Wiring) Sheet 3	B	90
D-AD-7404146-0-0	Tape Chassis (Signal Wiring) Sheet 4	B	91
D-BS-7404146-0-1	Tape Chassis, Power and Control	A	92
D-AD-7404150-0-0	Tape Drive (LINC8)		93
D-BS-7404538-0-1	Scope Plug-In (Component MTG)		94
C-IA-7405611-0-0	Cable, Scope (Remote)	A	95
A-MDL-LINC8-0-0	Master Drawing List		96
A-CP-LINC8-0-7	External Component List (Sheet 1)	B	96
A-CP-LINC8-0-7	External Component List (Sheet 2)		97
A-ML-LINC8-0-L	Drawing List, LINC Section	J	97
A-ML-LINC8-0-M	Drawing List, Memory Section	J	98
A-ML-LINC8-0-P	Drawing List, Processor Section	H	98.

Module SchematicsModule Schematics (cont)


<u>Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>	<u>Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>
A130-0-1	Multiplex LINC-8	A	99	R203-0-1	Triple Flip-Flop	3	104
A202-0-1	Two Analog Preamplifiers	B	99	R204-0-1	Quadruple Flip-Flop	E	105
A401-0-1	Sample and Hold	A	99	R302-0-1	Delay	P	105
A502-0-1	Difference Amplifier	D	99	R303-0-1	Integrating One Shot	H	105
A601-0-1	3 Bit DAC	F	100	R401-0-1	Clock	M	105
A604-0-1	2 Bit DAC	D	100	R405-0-1	Crystal Clock	J	106
A704-0-1	-10V Precision Power Supply	H	100	R601-0-1	Pulse Amplifier	P	106
A706-0-1	Power Supply for A202	A	100	R602-0-1	Pulse Amplifier	N	106
B104-0-1	Inverter	C	101	R603	Pulse Amplifier	5	106
B115-0-1	Diode Gate	C	101	R613-0-1	Pulse Amplifier	B	107
B117-0-1	Diode Gate	B	101	R650-0-1	Bus Driver	P	107
B130-0-1	3 Bit Parity Circuit	A	101	W002-0-1	Clamp Loads	B	107
B171-0-1	Diode Gate	C	102	W005-0-1	Clamped Loads	B	107
B204-0-1	Four Flip-Flops	B	102	W026	Connector Board	1	108
B684	Two Bus Drivers	7	102	W035-0-1	Cable Connector		108
G882	Manchester Reader Writer	1	102	W050-0-1	Indicator Driver	D	108
G906-0-1	LINC8 Capacitor and Power Up		103	W072-0-1	LINC-8 Scope Cable Connector		108
R112-0-1	NOR Gate	A	103	W073-0-1	LINC-8 Tape Cable Connector		109
R141-0-1	Diode Gate	F	103	W500	High Impedance Follower	1	109
R151	Binary to Octal Decoder	3	103	W501	Schmitt Trigger	4	109
R181-0-1	DC Carry Chain	D	104	W607-0-1	Pulse Amplifier	F	109
R201-0-1	Flip-Flop	D	104	W640-0-1	Pulse Amplifier	J	110
R202-0-1	Dual Flip-Flop	F	104				

ADA  $i$   $\beta$




CONDITIONS							
$i$	$\beta$	$y^*$	$p^*$	T1	T2	T3	T10
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B $\rightarrow$ S
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B $\rightarrow$ S

ADD X




ADM  $i \beta$




CONDITIONS							
$i$	$\beta$	$Y^*$	$P^*$	T1	T2	T3	T10
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B $\rightarrow$ S
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B $\rightarrow$ S

BCL  $i \beta$




CONDITIONS							
$i$	$\beta$	$Y^*$	$P^*$	T1	T2	T3	T10
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B $\rightarrow$ S
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B $\rightarrow$ S






CONDITIONS							
$i$	$\beta$	$\gamma^*$	$p^*$	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		$\beta$ → S		B → S
1	0	P+1	P+2	10 → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		$\beta$ → S	INDEX B, INDEX MB	B → S



CONDITIONS							
$i$	$\beta$	$\gamma^*$	$p^*$	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		$\beta$ → S		B → S
1	0	P+1	P+2	10 → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		$\beta$ → S	INDEX B, INDEX MB	B → S

DSC  $i\beta$




CONDITIONS		$y^*$	$p^*$	T1	T2	T3	T4
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		$\beta$ → S		B → S
1	0	P+1	P+2	4 → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		$\beta$ → S	INDEX B, INDEX MB	B → S


N	Operation
0	10 → T, N-1 → N ①
17	10 → T, N-1 → N
16	10 → T ②
12	
11	10 → T ③
10	10 → T
3	
2	10 → T, N-1 → N
1	GNI

SET WR


- ① 0 → A 7-11, B+4 → B
- ② IF Z11 = 1, THEN ON INTENSITY, 0 → Z11  
IF Z11 = 0, THEN OFF INTENSITY, A+4 → A, N-1 → N AND ZSHR
- ③ IF Z11 = 1, THEN ON INTENSITY, 0 → Z11  
IF Z11 = 0, THEN 0 → A7-11, B+4 → B, N-1 → N, OFF INTENSITY, AND ZSHR

DIS  $i \alpha$






X	T1	T2
X ≠ 0		P → B B → P
X = 0	GNI 0 → P	T LAST GO



CONDITIONS		Y*	P*	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠ 0	Y	P+1		β → S		B → S
1	0	P+1	P+2	10 → T			P+1 → S, P+2 → P
1	≠ 0	Y+1	P+1		β → S	INDEX B, INDEX MB	B → S


LINK ADDED TO AC AND END CARRY FROM AC SETS LINK

LDA  $i \beta$




CONDITIONS		$y^*$	$p^*$	T1	T2	T3	T10
$i$	$\beta$						
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B $\rightarrow$ S
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B $\rightarrow$ S

LDH  $i \beta$




CONDITIONS		$y^*$	$p^*$	T1	T2	T3	T10
$i$	$\beta$						
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B $\rightarrow$ S
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	h INDEX B, h INDEX MB	B $\rightarrow$ S

h	T11	T LAST
0	BCOAL	$A_R \rightarrow A_L$
1	BCOAR	




THE JMP INSTRUCTION IS SHOWN BECAUSE COMPLETION OF AN LMB INSTRUCTION COMES DURING THE JMP INSTRUCTION. A JMP MUST OCCUR SOMETIME AFTER, BUT NEED NOT BE THE NEXT INSTRUCTION FOLLOWING AN LMB INSTRUCTION.



CHANGE LMB<sub>0-2</sub>      CHANGE LMB<sub>3-4</sub>



N	MNEM	T2	T3
0	HLT	$\phi \rightarrow$ RUN INT $\phi \rightarrow$ AUTO FF	
5	ZTA	Z $\rightarrow$ A	ASHRPLS
11	CLR	0 $\rightarrow$ A, 0 $\rightarrow$ L	0 $\rightarrow$ Z
14	ATR	0 $\rightarrow$ R	A $\rightarrow$ R
15	RTA	0 $\rightarrow$ A	R $\rightarrow$ A
16	NOP		
17	COM	$\bar{A} \rightarrow$ A	


MUL  $i\beta$








SAE $\beta$





CONDITIONS		$\gamma^*$	$P^*$	T1	T2	T3	T10
0	0	Y	P+2		P+1 → S, P+2 → P		B → S
0	≠0	Y	P+1		$\beta \rightarrow S$		B → S
1	0	P+1	P+2	10 → T			P+1 → S, P+2 → P
1	≠0	Y+1	P+1		$\beta \rightarrow S$	INDEX B, INDEX MB	B → S

T13
P+1 IF A=0

SAM $\alpha$




0	10 → T
17	N-1 → N, CONVERT PULSE
16	
15	
14	
⋮	
10	GNI, CONVERT PULSE




SHD  $\Delta \beta$

SKP  $\Delta N$



CONDITIONS							
$\Delta$	$\beta$	$\gamma^*$	$P^*$	T1	T2	T3	T10
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S
0	$\neq 0$	Y	P+1		$\beta \rightarrow S$		B $\rightarrow$ S
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow S$	$h$ INDEX B $h$ INDEX MB	B $\rightarrow$ S


$h$	T12	T13	T LAST
0	AR $\leftrightarrow$ AL	AL $\neq$ 0 P+1 $\rightarrow$ P	AR $\leftrightarrow$ AL
1		AR $\neq$ 0 P+1 $\rightarrow$ P	



0	P+1 $\rightarrow$ P IF CONDITION IS TRUE
1	P+1 $\rightarrow$ P IF CONDITION IS NOT TRUE


N	CONDITION	MNEM
0	SS 0 = (1)	
1	SS 1 = (1)	
2	SS 2 = (1)	
3	SS 3 = (1)	
4	SS 4 = (1)	
5	SS 5 = (1)	
6		
7		
10	A  = 0	AZE
11	A0 = (0)	AP0
12	LINK (0)	LZE
13	1B MARK	IBZ
14	FLO (1)	FLO
15	Z11 = (0)	ZZZ
16		
17		

SRO  $\beta$





CONDITIONS		$\gamma^*$	$p^*$	T1	T2	T3	T10	ROTATE B IF (B11 = 10) P + 1 $\rightarrow$ P
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S	
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B $\rightarrow$ S	
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P	
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B $\rightarrow$ S	

STA  $\beta$




CONDITIONS		$\gamma^*$	$p^*$	T1	T2	T3	T10
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S
0	$\neq 0$	Y	P+1		$\beta \rightarrow$ S		B $\rightarrow$ S
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow$ S	INDEX B, INDEX MB	B $\rightarrow$ S



CONDITIONS		$\gamma^*$	$p^*$	T1	T2	T3	
0	0	Y	P+2		P+1 $\rightarrow$ S, P+2 $\rightarrow$ P		B $\rightarrow$ S
0	$\neq 0$	Y	P+1		$\beta \rightarrow S$		B $\rightarrow$ S
1	0	P+1	P+2	10 $\rightarrow$ T			P+1 $\rightarrow$ S, P+2 $\rightarrow$ P
1	$\neq 0$	Y+1	P+1		$\beta \rightarrow S$	h INDEX B h INDEX MB	B $\rightarrow$ S

h	T10	T11	T12	T13
0	OFF MEMORY LEFT HALF	AR $\leftrightarrow$ AL	AL $\rightarrow$ BL	AR $\leftrightarrow$ AL
1	OFF MEMORY RIGHT HALF		AR $\rightarrow$ BR	


SXL  $\lambda$  N




N	CONDITION	MNEN
0	XL0	
1	XL1	
2	XL2	
3	XL3	
4	XL4	
5	XL5	
6	XL6	
7	XL7	
10	XL10	
11	XL11	
12	XL12	
13	XL13	
14		
15	KST (1)	KST
16		
17		

P+1  $\rightarrow$  P IF CONDITION MET AND  $\lambda=0$   
OR IF CONDITION NOT MET AND  $\lambda=1$

UMB N





XSKL a



8 EXECUTE CLASS


MTP  
OPR  
EXC






D-BS-LINC8-0-L2 B-Register






D-BS-LINC8-0-L3 S and P Registers





D-BS-LINC8-0-L4 Link, Left Half A-Register




DSC	L14	A CLEAR 8-86	L28
END CARRY	L84	A CLEAR 7-11	L22
9 TO A	L22	AB8 TO AB4	L84
R86 TO R11	L86	BB3 TO B11	L82
SAM	L14	BCLA 1-11	L22
Z TO A	L22	BCOAR	L22
Z86 TO Z11	L88	COMP A	L22
		COMPARATOR	P24
		CU 11(0)	L84
		CU 11(1)	L84
		CVTPLS	L22

D-BS-LINC8-0-L5 Right Half A-Register




A TO R	L20
A06 TO A11	L05
B TO Z	L21
B00 TO B11	L02
DR1-DR3	M09
DSCN	L21
ZSHR	L21
B TO R	L20
B TO Z	L21

D-BS-LINC8-0-L6 R and Z Registers




AUTO FF	L16	LMB 01 TO LMB 04	L28	STEP	L18
AUTO RESTART	L16	LS TO AC	L17	STEP EXAM	L16
B NO AC	L22, L20	LS 00 TO LS 00	L19	STOP	L16
CLEAR	L16	LS 09 TO LS 11	L18	TAPE INT	L18
DO TOG	L16	MARK	L18	UMBφφ TO UMBφ4	L26
E STOP	L16	MOTNφφ TO MCTNφ1	M12	8 EXEC INT	L16
EXAM	L16	MTP	L14	WINDOW→AC	L17
EXC	L14	OPR	L14	WIND 00-03	M13
F STOP	L16	RESTART INT	L16	WRITE	M12
FILL	L16	RESUME	L18	ZM	M13
FILL STEP	L16	RON INT	L18	EM	M13
IBI OR MATCH INT	L16	START RS	L16	BM	M13
INST BY INST	L16	START 20	L16		
LCONSL INT	L16	START 400	L16		
		B 00-B 11	L02		

D-BS-LINC8-0-L7 PDP-8 AC Input Gates




D-MU-LINC8-0-L10 LINC8 UML, LE-LJ




△ USED ONLY WITH 1K3 MEMORY EXTENSION  
 ▴ EITHER R OR S SERIES MODULES MAY BE USED

D-MU-LINC8-0-L11 LINC8 UML, LA-LD




D-BS-LINC8-0-L14 Control Register and Instruction Decoders






D-BS-LINC8-0-L15 Time Pulse Distributor




AC TO FF	L20	BAC 04	L17	HALT	L20
B MEM DONE	L15	BAC 05	L17	LOAD FF	M12
BAC 02	L17	BAC 06	L17	LOAD SYNC 2	M12
BAC 03	L17	BAC 07	L17	MATCH V IBI	L19
SELECT LINC	L17	BLOCK INT	M12	MSC.N EQ 0	L18
DESELECT LINC	L17	BTP 1	L15	MTP	L14
		CLR INTS	L15	OPR	L14
		DEL REST	L15	RTP	L15
		ENABLE B COUNT	L18	SET WR	L20
		END LOAD	L21	START L	L17
		EXC	L14	STARTL	L15
		GNI	L16	WDASM-1	M12
		GNI(A)	L20	B TO FF(A)	L20
		EXT BREAK REQ	P23		

D-BS-LINC8-0-L16 LINC Interface Control




IOT CODE	PDP-8 MB (BB)											ACTION AT TIMES			PDP ACTION ON IOT 141 AT AC TIME BL2
	3	4	5	6	7	8	9	10	11	BL1	BL2	BL3			
141	0	0	1	1	0	0	0	0	1				DO AC *	0 0 → MOTN	
143						0	0	1					B → AC	1 AC → MOTN	
145						0	1	1					LS → AC	2 SET SRCH	
147						0	1	1					INTS → AC	3 ON BLOCK	
151						1	0	0					CSWI → AC	4 OFF SRCH	
153						1	0	1					CSW2 → AC	5 ON WRITE	
155						1	1	1					MEMBK → AC	6 OFF WRITE	
157						1	1	1					WINDOW → AC	7 CLR INTS	
161						1	0	0	0				AC → B	10 SELECT L	
163						0	0	1					AC → B	11 DESELECT L	
165						0	1	0					AC → B	12 START L	
167						0	1	1					AC → B 0 → A	13 DEL RESTART	
171						1	0	0					A → B	14 0 → Z	
173						1	0	1					Z → A	15 B → Z	
175						1	1	0					0 → FF		
177						1	1	1					AC → FF		

D-BS-LINC8-0-L17 IOT Decoders




ADA	L14	C03	L14	L	L04	N EQ 10	L14	SRO	L14
ADD	L14	C04	L14	LRUN	L16	N EQ 11	L14	STA	L14
AL EQ 0	L14	C05	L14	LAM	L14	N EQ 17	L14	STC	L14
AR EQ 0	L19	C06	L14	LBA	L14	NO INST	L14	STH	L14
B00	L02	C07	L14	LBR	L14	S 00	L03	SXL	L14
B11	L02	C08	L14	LMB	L14	SAE	L14	T00	L15
C00	L14	C09	L14	MSC	L14	SAM	L14	T01	L15
C01	L14	C10	L14	MUL	L14	SCR	L14	T02	L15
C02	L14	C11	L14	N EQ 00	L14	SET	L14	T03	L15
		DIS	L14	N EQ 01	L14	SHD	L14	UMB	L14
		DSC	L14	N EQ 02	L14	SKP	L14	XSENSE	L19
		I SENSE	L19	N EQ 04	L14			XSK	L14
		JMP	L14	N EQ 05	L14			Z11	L06

D-BS-LINC8-0-L18 Control Function




D-BS-LINC8-0-L19 Skip Nets




ADA	L14	DTS	L14	LAM	L14	N EQ 14	L14	SET	L14	T85	L15
ADD	L14	DMIH	L18	LDA	L14	N EQ 15	L14	SET.1 EQ 1	L18	T86	L15
BCL	L14	DMIH.1 (EQ 1. B EQ 0)	L18	LDA.H EQ 1	L18	N EQ 17	L14	SHCLASS	L18	T87	L15
BCO	L14	DSC	L14	MSC.T82	L15	(ADD 888)	L18	SHOLD EQ #	L18	T10	L15
BL1	L17	DSC.DSCON	L18	MSC.T83	L15	(ADM LAM)	L18	SSSS	L18	T11	L15
BL2	L17	DSC.N EQ 0	L18	MUL	L14	(DIS XSK)	L18	STA	L14	T12	L15
BL3	L17	DSC.N EQ 1	L18	MULAD	L18	(DSC MUL)	L18	STC	L14	T13	L15
BL4	L17	DSCON	L18	MUL.B0(1)	L18	(DSC MUL).1 EQ 1.B EQ 0	L18	STH.H EQ #	L18	T15	L15
BL5	L17	GO 10 TO T	L18	MUL.N EQ 4.I(1)	L18	(18 HB).BETA EQ #	L18	STH.H EQ 1	L18	T17	L15
BL6	L17	GO 4 TO T	L18	MUL.N EQ 5.H EQ #	L18	(18 HB).BETA UNEQ #	L18	T81	L15	XSK	L14
BSE	L14	JMP X EQ 0	L18	N 88 88	L14	(LDA LDH)	L18	T82	L15	XSK	L14
CCNI	L18	JMP X UNEQ 0	L18	N EQ 89	L14	(SAE SHD)	L18	T83	L15	BL2	L17
		JMSS	L18	N EQ 11	L14	SAM	L14	T84	L14	888	L17

D-BS-LINC8-0-L20 Control Pulse Gates




D-BS-LINC8-0-L21 S, P, Z, T, N and Dis. Cont. Pulses



ACLEAR 0-6	L20	AR TO L	L20	DSC	L14	R TO A	L20	T18	L15
A TO B	L20	B TO P	L21	DSCINCB	L18	ROL	L14	T11	L15
A BB	L04	B TO S	L21	DSCZ	L21	RDR	L14	T12	L15
AR TO FM AL(A)	L20	B TO Z	L21	ENABLE B COUNT	L18	(ADD V ADA)	L18	T15	L15
		BCL	L14	GNI	L21	(LHD V SHD) . N EQ #	L18	WDASM-1	M12
		BCOA	L20	GO	L18	TRDR V SR	L18	WDASM-2	M12
		BETA TO S(A)	L20	MUCOMPA	L14	SET	L14	Z TO A(A)	L20
		BMB 07	L17	MUL	L14	SET WR	L20	11 BCOAL	L20
		BMB 08	L17	MUL.N EQ 5.H EQ #	L18	SHCLASS.N UNEQ #	L18	12 AL TO BL	L20
		BM.TT 02	L18	MUL.N UNEQ 4.N UNEQ 5	L18		M12	12 AR TO BR	L20
		BSE	L14	NQ 11	L14		L14	BL2	L17
		COMP A(A)	L20	OFF MEM	L20		L14	P TO S	L21
		COMP B(A)	L20	PWR CLR	L18		L15	φ → B(A)	L17, L20


D-BS-LINC8-0-L22 A and B Register Control Pulses






B01	LD2	DSC	L14
C08 (BUF)	L14	GM1	L21
C08-C11	L14	(18 V HB)	L18
ENABLE 8	L16	JMP	L14
ADDRESS	L16	LMB	L14
		LOAD FF	M12
		LOAD PLS	L18
		N EQ 80	L14
		PWR CLR	L16
		SET	L14
		S01-S02	L03
		T1-T11	L15
		UMB	L14


D-BS-LINC8-0-L26 Memory Extension



D-BS-LINC8-0-L28 LINC Switches and Indicators




D-MU-LINC8-0-M3 LINC-8 UML, MA-MD



\* USED ONLY WITH 183 MEMORY EXTENSION CONTROL  
 Δ USED ONLY WITH 188 MEMORY PARITY OPTION  
 □ USED ONLY WITH ADDITIONAL LINC TAPE TRANSPORTS  
 ◄ DENOTES EITHER R OR S SERIES MODULE MAY BE USED


D-MU-LINC8-0-M4 LINC-8 UML, ME-MJ





NOTES:  
 1. GROUND PINS C+V ON ALL W036'S.  
 2. MA00-11 COME FROM PDP-8 PROCESSOR (MEMORY ADDRESS REGISTER). GMA00-11 GO TO PDP-8 MEMORY SECTION (INPUT TO MEMORY ADDRESS SELECTION GATES AND BUFFERS FOR MEMORY EXTENSION) GMA00-11 GO TO ALL LOCATIONS CALLED OUT AS MA00-11 IN PDP-8 MEMORY SECTION.

GMA 00	L26
GMA 01	M22
LINC ADDRESS	L16
S02 11	511 L03
B ADDRESS	L16

D-BS-LINC8-0-M8 PDP-8 ADDR Input Gates



D-BS-LINC8-0-M9 Mag Tape Reader/Writer




MOTN 1	MOTN 2	STATE
0	0	STOP
0	1	BKWD
1	0	FWD
1	1	TURN AROUND

AC TO FF	L17
AC TO MOTN	M17
EM	M19
LOAD FF	M12
LOAD PLS	L18
SET SRCH	L17
0 TO FF	L17
0 TO MOTN	L17
TT2	M11


D-BS-LINC8-0-M10 Mag Tape Motion Control

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1




D-BS-LINC8-0-M11 Mag Tape Timing Generator






AC TO FF	L17	P TO S	L21
AC TO MOTN	L17	PWR CLR	L16
BMP TO MOTN	M13	SET SRCH	L17
CLOSE	M13	TO FF	L17
END LOAD	L21	TO MOTN	L17
LOAD	L28		
LOAD PLS	L16		
MARK	L16		
OFF SRCH	L17		
OFF WRITE	L17		
ON BLOCK	L17		
ON WRITE	L17		

D-BS-LINC8-0-M12 Mag Tape Mode Control




D-BS-LINC8-0-M13 Mag Tape Mark Window




TAKEN FROM D-BS-8M-0-II-REV D

D-BS-LINC8-0-M111 Teleprinter




D-BS-LINC8-0-M112 X-Axis Selection




NOTE:  
 1. MEMORY PLANS (MP) ARE LOCATED ON THE SIDE OF THE MEMORY STACK.  
 2. TAKEN FROM D-BS-8M-0-13-REV B

D-BS-LINC8-0-M113 Y-Axis Selection



D-BS-LINC8-0-M115 Sense Amps, Inhibit Drivers, Mem. Cont.




D-BS-LINC8-0-M116 In Out Buffers

		8				7				6				5				4				3				2				1																			
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44				
D	MEMORY CHASS CONN	W034	W011	W011	W031	R123	S107	S107	R650	W005	R121	A502	S203	R401	R302	S003	A704	S111	R123	R123	S111	W002	S107	S003	R002	S205	S111	S111	R002	S603	S107	S603	S203	S203	S111	S111	S111	W050	W050	W050	W050								
		MEMORY CHASS CONN	IN-OUT CONN	IN-OUT CONN	IN-OUT CONN	MB 0 SHIF	C SET S SET	SPEC B	RUN	+1 MB	ENABLE	AD	ENABLE	AD	CONV	SHIFT MB	REF SUPPLY	ACSL 0	IM 4	IM 8	IM 5	IM 9	NORMA-LIZED	SC=0	SC=0	ATGO	ATG1 CLR ENABLE	MUL SHIF	MUL SHIF	EAE HALF ADD	EAE CARRY EAE BRK	EAE	EAE	EAE	EAE	E	NORM RUN	IND AND	IND OPR	IND IF0	IND WC								
C	MEMORY CHASS CONN	W034	W011	W011	W031	S107	R002	R302	W501	S002	W640	A604	A604	A604	A604	A604	A604	R212	R212	R212	R212	R212	S002	S111	S205	S205	S205	S205	S603	S111	S602	S111	S111	R002	R405	W050	W050	W050	W050	W050	W050								
		MEMORY CHASS CONN	IN-OUT CONN	IN-OUT CONN	IN-OUT CONN	INT	RE-START	POWER	STATUS	ADDR	ARBPT	D A CONV 2 BITS	D A CONV 2 BITS	D A CONV 2 BITS	D A CONV 3 BITS	D A CONV 3 BITS	REF SUPPLY	MQ 0	MQ 2	MQ 4	MQ 6	MQ 8	MQ 10	MQ	SHIFT RIGHT	SC 0	ATG 2	SC 1	SC 3	MB	SC	EAE STOP	PAUSE	EAE STOP	EAE STOP	STOP	LINK	COMP	IND MA11	IND PC09	IND AC08	IND MB06							
B	CABLE TO	W034	W034	W031	W031	S107	W031	R121	W021	R107	S107	R121	R107					W640	W002	A704	W021	A130	A130	A001	A130	A130	A130	A130	A130	W021	W021																		
		CABLE TO	CABLE TO	CABLE TO	CABLE TO	KEY	INPUT	CABLE	INPUT	LOW ORDER	MB COUNT	MB00 COMP	INPUT					SPECIAL	TO	ANALOG	CABLE	MPX	MPX	SAMPLE	MPX	MPX	MPX	MPX	CABLE	CABLE																			
A	CABLE TO	W034	W034	W031	W031	S107	W031	R121	W021	R123	R123	R123	R123					W640	W002	A704	W021	A130	A130	A502	A706	A604	A604	A601	A601	A604	A604	A601	A601																
		CABLE TO	CABLE TO	CABLE TO	CABLE TO	BREAK	GATED ADDRESS	CABLE	CABLE	DATA	DATA	DATA	DATA					ON	INT	0	MPX	MPX	COMP-ARATOR	ANALOG	Y	Y	Y	Y	X	X	X	X																	


\* USED ONLY WITH #182 EAE  
 △ USED ONLY WITH #189 A-D CONVERTER  
 □ USED ONLY WITH #189 POWER INTERRUPT  
 ☆ USED ONLY WITH 681 DATA LINE INTERFACE  
 ▲ USED ONLY WITH OPTIONAL LINC A-D MULTIPLEX CHANNELS  
 ⊠ USED ONLY WITH 189 MEMORY EXTENSION CONTROL






\* USED ONLY WITH 681 DATA LINE  
 † USED ONLY WITH 182 EAE

D-MU-LINC8-0-P4 LINC8 UML, PA-PD




DEC FORM NO. DRD 102

D-BS-LINC8-0-P23 Data Bits, 00-11 Gates




D-BS-LINC8-0-P24 Analog System




END LOAD	L21
HB	L18
L RUN	L16
MB II COMP ENABLE	L18


D-BS-LINC8-0-P25 MB & Load Mods in PDP-8




D-BS-LINC8-0-P27 PDP-8 Switches and Indicators



D-B5-LINC8-0-P102 Accumulator




D-BS-LINC8-0-P103 AC Control




D-BS-LINC8-0-P104 PC and MA Registers







D-BS-LINC8-0-P105 MB Register and Control




D-BS-LINC8-0-P106 Major States and Instruction Register




D-BS-LINC8-0-P108 MA, PC Control




D-BS-LINC8-0-P109 Timing Keys, SWS and Run




D-BS-LINC8-0-P110 Input/Output Control



D-SD-LINC8-0-1 System Configuration




D-BS-LINC8-0-2 Data Terminal Panel Logic




D-MU-LINC8-0-3 Data Terminal Panel UML





D-IC-LINC8-0-4 Cables, LINC-8 (Sheet 1)



D-IC-LINC8-0-4 Cables, LINC-8 (Sheet 2)

D  
C  
B  
A

D  
C  
B  
A

SIGNAL	SYMBOL	INTERF CONN	DATA TERM PNL	MODULE TERMINAL	MODULE TYPE
<b>PROGRAMMED DATA TRANSFER INPUT SIGNALS</b>					
AC 0	PE2D	DA32D	PA7E	R210	
1	E	E	8E		
2	H	H	9E		
3	K	K	10E		
4	M	M	11E		
5	P	P	12E		
6	S	S	13E		
7	T	T	14E		
8	PE2V	DA32V	15E		
9	PP2D	DA31D	16E		
10	E	E	17E		
AC 11	H	H	18E	R210	
CLEAR AC	P	P	PA19J	S603	
INTERRUPT REQUEST	M	M	PD36K	S111	
SKI#	K	DA32K	PB21V	S603	
<b>PROGRAMMED DATA TRANSFER OUTPUT SIGNALS</b>					
BAC 0(1)	ME34D	DA36D	ME26J	R650	
1(1)	E	E	ME26T		
2(1)	H	H	ME27J		
3(1)	K	K	ME27T		
4(1)	M	M	ME28J		
5(1)	P	P	ME28T		
6(1)	S	S	MF26J		
7(1)	T	T	MF26T		
8(1)	ME34V	DA36V	MF27J		
9(1)	MF34D	DA35D	MF27T		
10(1)	E	E	MF28J		
BAC 11(1)	H	H	MF28T	R650	
IOP 1	K	K	MC31H	W640	
2	M	M	MC31N	W640	
IOP 4	ME34P	DA35P	MC31U	W640	
BMB 3(0)	ME35K	DA34K	MC27T	R650	
3(1)	E	E	MC28J		
M(0)	P	P	MC28T		
4(1)	S	S	MC29J		
5(0)	T	T	MC29T		
5(1)	ME35V	DA34V	MD25J		
6(0)	MF35D	DA33D	MD25T		
6(1)	MF35E	E	MD26J		
7(0)	H	H	MD26T		
7(1)	K	K	MD27J		
8(0)	M	M	MD27T		
8(1)	MF35P	DA33P	MD28J	R650	
<b>DATA BREAK TRANSFER INPUT SIGNALS</b>					
DATA ADDRESS 0(1)	PH04D	DA30D	PC7R	R211	
1(1)	E	E	8R		
2(1)	H	H	9R		
3(1)	K	K	10R		
4(1)	M	M	11R		
5(1)	P	P	12R		
6(1)	S	S	13R		
7(1)	T	T	14R		
8(1)	PH04V	DA30V	15R		
9(1)	PJ04D	DA29D	16R		
10(1)	E	E	17R		
DATA ADDRESS 11(1)	PJ04H	DA29H	PC18R	R211	
DATA BIT 0(1)	PH08D	DA28D	PH09E	S107	
1(1)	E	E	H		
DATA BIT 2(1)	PH08H	DA28H	PH09K	S107	

SIGNAL	SYMBOL	INTERF CONN	DATA TERM PNL	MODULE TERMINAL	MODULE TYPE
DATA BIT 3(1)	PH08K	DA28K	PH09M	S107	
4(1)	M	M	P		
5(1)	P	P	S		
6(1)	S	S	PH09W		
7(1)	T	DA28T	PH12E		
8(1)	V	DA28V	H		
9(1)	PJ08D	DA27D	K		
10(1)	E	27E	M		
11(1)	PJ08H	27H	PH12P		
BREAK REQUEST	PJ04K	29K	PJ05H		
TRANSFER DIRECTION	D4M	29M	PJ05K	S107	
INCREMENT MB	D4T	29T	PD31M	S107	
CYCLE SELECT	D8K	27K	PE7S	S107	
INCREMENT CA	PJ08M	DA27M	PE7OF	RT21	
<b>DATA BREAK TRANSFER OUTPUT SIGNALS</b>					
BMB 0(1)	ME35D	DA34D	MC26J	R650	
1(1)	E	E	26T		
2(1)	H	H	27J		
3(1)	M	M	28J		
4(1)	S	S	MC29J		
5(1)	ME35V	DA34V	MD25J		
6(1)	MF35E	DA33E	MD26J		
7(1)	K	K	27J		
8(1)	P	P	28J		
9(1)	S	S	28T		
10(1)	T	T	29J		
11(1)	MF35V	DA33V	MD29T		
B BREAK	PJ04P	DA29P	PE8T	R650	
ADDRESS ACCEPTED	PJ04S	DA29S	PF10U	W640	
WC OVERFLOW	PJ08P	DA27P	PF10N	W640	
<b>MISCELLANEOUS INPUT SIGNALS</b>					
ADDR EXTENSION 1	ME30D	ME8K, MC3K	S107, S151		
2	E	ME8H, MC3E	S107, S151		
ADDR EXTENSION 3	ME30H	ME8E, MC3J	S107, S151		
<b>MISCELLANEOUS OUTPUT SIGNALS</b>					
B RUN (1)	PF2S	DA31S	PE8J	R650	
DATA FIELD 0(1)	ME30K	F	ME7L	S107	
1(1)	M		ME7N		
DATA FIELD 2(1)	ME30P		ME7R	S107	
BT 1	MF34S	DA35S	MD30H	W640	
BT 2A	T	T	U		
B POWER CLEAR	MF34V	DA35V	MD30N	W640	

\*DIRECTION IS INTO PDP-8 WHEN SIGNAL IS -3v, OUT OF PDP-8 WHEN GROUND POTENTIAL.  
\*THE INCREMENT MB INPUT TO THE PDP-8 MUST BE THE OUTPUT OF A GATING CIRCUIT THAT ENABLES GENERATION OF THE GROUND LEVEL SIGNAL ONLY WHEN THE B BREAK SIGNAL IS PRESENT.

8

7

6

5

4

3

2

1

D

C

B

A

D

C

B

A


CABLE NO	TYPE	FROM-TO	FUNCTION REMARKS
7405554-1-0	W034-W034	MA36-LA01	PDP-8 MEM-PROC I (11)
7405559-4-0	W034-W035	MA37-PC01	PDP-8 MEM-PROC III
7405554-4-0	W034-W034	MA38-PD01	PDP-8 MEM-PROC IV (9)
↑ -5-0	↑	ME36-PE01	LINC ADDRESS I (9)
↑ -5-0	↑	MF36-PF01	LINC ADDRESS II
↑ -1-0	↑	WD40-LD01	PDP-8 MEM-PROC II (11)
↓ -1-0	↓	WE40-LE01	PDP-8 MEM-PROC V
7405554-8-0	W034-W034	WF40-LF01	PDP-8 MEM-PROC VI
7405554-2-0	W034-W034	MH38-LH03	TAPE SYSTEM III
7405552-2-0	W031-W031	MH39-LH02	BMB 0-5
↑ -1-0	↑	MH40-LH01	BMB 6-11
↓ -2-0	↓	MJ37-LJ04	BAC 9-11 IOP 1,2,4, ETC.
7405552-2-0	W031-W031	MJ38-LJ03	BAC 0-8
7405554-1-0	W034-W034	MJ39-LJ02	TAPE SYSTEM II
7405554-1-0	W034-W034	MJ40-LJ01	TAPE SYSTEM I
7405555-1-0	W033-W036	MA35-PC37	OPTIONAL MEM EXT SW & IND (4&6)
7005187-0-0	W073	MA40 TAPE UNIT MB40	TAPE TRANSPORT CABLE (10)
7405552-3-0	W031-W031	ME30-LA02	OPTIONAL EXT DAT ADD
7005186-0-0	W072	PH19 SCOPE PJ19	SCOPE DISPLAY
7405552-2-0	W031-W031	LH38-PH03	INPUT MIXER (AC 0-8)
↑ 4-1-0	↑	LH39-PH02	BC-11 & A 0-2
↓ 4-1-0	↓	LH40-BH01	A 3-11 & A-D SIGNAL
7405552-2-0	W031-W031	LJ38-PJ03	INPUT MIXER (AC 9-11) ETC.
7405554-1-0	W034-W034	LJ39-PJ02	MISC BREAK & A-D SIGNAL
↑ -1-0	↑	LJ40-PJ01	NOO-N17
↓ -3-0	↓	LA02-PA01	PDP-8 MEM-PROC I
7405554-3-0	W034-W034	LA03-PB01	PDP-8 MEM-PROC II
			DATA TERMINAL PANEL
7405556-7-0	W021-W011	MH33-DA35	PDP-8 IO BAC 9-11 IOP (5)
↑	↑	MH34-DA36	PDP-8 IO BAC 0-8 (5)
		MH35-DA34	PDP-8 IO BMB 0-5 (5)
		MH36-DA33	PDP-8 IO BMB 6-11 (5)
		PH04-DA30	PDP-8 IO DATA ADD 0-8 (5)
		PJ04-DA29	PDP-8 IO DATA ADD 9-11 (5)
		PH06-DA32	PDP-8 IO INPUT MIXER 0-8 (5)
		PJ06-DA31	PDP-8 IO INPUT MIXER 9-11 (5)
		PH08-DA28	PDP-8 IO DATA BITS 0-8 (5)
		PJ08-DA27	PDP-8 IO DATA BITS 9-11 (5)
7405556-7-0	W021-W011	PH21-DB32	LINC ANALOG CHAIN 10-17 (5)
7405553-7-0	W033-W033	LA31-DB36	LINC CHIME POWER SPEAKER
7405556-7-0	W021-W011	LA29-DB34	LINC XL 0-10
7405556-7-0	W021-W011	LA30-DB35	LINC RELAYS XL 11-19
			INDICATOR CABLES
7405553-6-0	W033-W033	IND01-PC-38	PDP-8 RUN FETCH ETC. (1)
↑ -5-0	↑	02-PB-38	PDP-8 INSTRUCTIONS (1)
↑ -4-0	↑	03-PA40	PDP-8 BITS 9-11 (1)
↑ -4-0	↑	04-PB40	PDP-8 BITS 6-8 (1)
↑ -3-0	↑	05-PA39	PDP-8 BITS 3-5 (1)
↑ -3-0	↑	06-PB39	PDP-8 BITS 0-2 (1)
↑ -2-0	↑	07-PA38	PDP-8 INST-FIELD & DATA FIELD (1)
↑ -2-0	↑	08-LA23	LINC BITS 9-11 (1)
↑ -2-0	↑	09-LA22	6-8 (1)
↑ -2-0	↑	10-LA19	3-5 (1)
↑ -2-0	↑	11-LA16	LINC BITS 0-2 (1)
↑ -2-0	↑	12-LA27	LINC LMB, R LMB (1)
7405553-1-0	W033-W033	IND13-LA24	LINC AUTO IBI BTC (1)

CABLE NO	TYPE	FROM-TO	FUNCTION REMARKS
			CONTROL CONSOLE
7405553-1-0	W033-W033	CA02-LA36	LINC CONTROL SWITCHES (1)
↑ -1-0	↑	CB02-LA37	DELAY; AUDIO CHIME (1)
↑ -1-0	↑	CA03-LA05	LEFT SWITCH (1)
7405553-1-0	W033-W033	CB03-LA35	LINC SENSE SW& CONTROL SW (1)
7405555-2-0	W036-W033	CA04-PB37	PDP-8 RIGHT SWITCH (2)
7405555-2-0	W036-W033	CB04-PA37	PDP-8 CONTROL SWITCH (3)
			STANDARD IO CABLE TO PERIPHERAL
	W021	ME34	BAC 0-8
		MF34	BAC 9-11 IOP
		ME35	BMB 0-5
		MF35	BMB 6-11
		PE02	INPUT MIXER 0-8
		PF02	INPUT MIXER 9-11
		PH04	DATA ADD 0-8 (8)
		PJ04	DATA ADD 9-11 (8)
		PH08	DATA BITS 0-8 (8)
	W021	PJ08	DATA BITS 9-11 (8)
7005423-0-0			TAPE UNIT TO TAPE UNIT
			LINC 8 TAPE EXTENSION CABLE (10)


M = MEMORY SECTION  
L = LINC SECTION  
P = PROCESSOR SECTION  
D = DATA TERM PANEL  
IND = INDICATORS  
C = CONTROL SWITCHES

NOTES:


- JUMPER PIN 'B'
- JUMPER PIN 'B' OF W033, JUMPER PIN 'B' & 'C' OF W036, 100 OHM PINS U-V OF W036
- JUMPER PIN 'B' OF W033, JUMPER PIN 'B# & 'C' OF W036, 100 OHM ON PINS: D-H, K & M-V 10 OHM ON PINS: J & L OF W036
- 0664 DIODES PINS A-N, 100 OHM RESISTORS PINS P-V OF W036  
JUMPER PINS A & B OF W033
- COAX CABLE
- OPTIONAL FOR EXTENDED MEMORY
- OPTIONAL FOR EAE
- ONLY ONE BREAK DEVICE IS ALLOWED UNLESS DM01 (MULTIPLEXER) IS USED THEREFORE EITHER DATA TERM PANEL OR PERIPHERAL BREAK DEVICE MAY BE USED.
- 220 OHM RESISTORS IN MEMORY END OF CABLE 100 OHM RESISTORS IN PROCESSOR END OF CABLE.
- ONE CABLE ADDITIONAL FOR EACH ADDITIONAL DUAL TAPE UNIT.
- 100 OHM RESISTORS IN SERIES WITH PINS A AND B IN BOTH ENDS OF THE CABLE.




D-FD-LINC8-0-9 Flow Diagram, Automatic Operations



D-FD-LINC8-0-9 Flow Diagram, Manual Operations



D-FD-LINC8-0-30 Flow Diagram, Load



D-AD-3004810-0-0 Console Scope Overall (Sheet 1)



8

7

6

5

4

3

2

1

NOTES:

D

D

C



C

B


B

A


A



DETAIL OF MODIFICATION



TOP VIEW OF SCOPE CHASSIS SHOWING POSITION OF MOD.



BOTTOM VIEW OF SCOPE CHASSIS

8

7

6

5

4

3

2

1

D

C

B


A

D

C

B

A



PARTS NUMBER KEY


C1	1000pf. CD DIPPED SILVER MICA	1ea
C2,C5	100pf. CD DIPPED SILVER	2ea
C3,C4	30pf. CD DIPPED SILVER MICA	2ea
C6	10pf. CD DIPPED SILVER MICA	1ea
C7,C9,C10	.1MF. DISC @ 600WV SPRAGUE	3ea
C8	.1MF. TUBULAR 200WV AERBUCK	1ea
C10	.1MF. 100WV GOOD-ALL X663F	1ea
D1,D2,D3,D4,D5	1N276 CLEHITE	5ea
D6	1N494 FAIRCHILD	1ea
D7	1N303B MOTOROLA	1ea
D8	1N3030B MOTOROLA	1ea
L1,L2	8.3MH - 1MH DELEVAN 200-56/R	2ea
PL1	9 PIN AMPHENOL #126-219	1ea
PL2	9 SOC AMPHENOL #126-221	1ea
PL3	7 PIN AMPHENOL #126-197	1ea
Q1,Q2	2N708 FAIRCHILD	2ea
Q3	2N1893 FAIRCHILD	1ea
R1,R2,R16,R20	51K A/B 1/2 W 5%	4ea
R3,R16,R14	100Ω A/B 1/2 W 5%	3ea
R4,R5,R8	1K A/B 1/2 W 5%	3ea
R6,R7,R12,R17,R18	10K A/B 1/2 W 5%	5ea
R9	47K A/B 1/2 W 5%	1ea
R11	6.2K A/B 2 W 5%	1ea
R12	15K A/B 2 W 5%	1ea
R15	33K A/B 2 W 5%	1ea
R18	250K VAR A/B 1/2 W TYPE G	1ea
R21	125K 1/2 W 1%	1ea
R22	5K VAR A/B 1/2 W TYPE G	1ea
R23	95.3K 1/2 W 1%	1ea
R24,R25	20K 5 W WARD LEONARD	2ea
R26,R27	33Ω A/B 1/2 W 5%	2ea
R28	8.2K 5W CHMITE # ACS1	1ea
R29,R30,R31,R32	5K, 3 TURN POT CLAROTAT #HO-6326	4ea
SW1	3 PDL 3 PDS CENTRALAB #PS-10B	1ea
SW2,SW3	DPDT SLIDERSWITCH SA STACKPOLE	2ea
V1,V2	12BY7 SYLVANIA	2ea

NOTES:


1. PL<sub>2</sub> IS MOUNTED ON FRONT OF AMPLIFIER AND IS WIRED IN PARALLEL WITH PL<sub>1</sub>.
2. NUMBERED PINS REFER TO PL<sub>4</sub>. 24 PIN CONNECTOR PROVIDED IN TEKTRONIX BLANK PLUG IN UNIT.
3. KNOBS ARE TO BE ENGRAVED AS SHOWN IN DWG #AD-D-3004810-0-0 SHEET 2. (ONE PLUG IN 0-3, OTHER PLUG IN 4-7).

D-BS-3004810-0-1 Display Amplifier Intensifier Circuit

NOTES:



REFERENCE - TEKTRONIX PRELIMINARY MANUAL RM-561 A.



D-BS-3004810-0-2 Console Scope Elec. Mod.

8

7

6

5


4

3


2

1

NOTES:  
 1. ALL BURRS TO BE REMOVED FROM MFG. SURFACE BY GRINDING OR LAPPING AFTER DRILLING, TAPPING & SPOTFACING.  
 2. TAPE HEAD TO BE PURCHASED FROM INSCO CORP.





GAP WIDTH - 500 MICRONS  
 GAP SCATTER - 5.00 MICRONS  
 GAP LINE PERPENDICULARITY - 100 MICRONS  
 SKEW BETWEEN TRACKS 1 & 10  
 SHIELD LOCATIONS - AS REQUIRED TO MEET CROSSTALK SPECIFICATIONS.



DRILL OF TAP 4-40  
 MFG. HOLES, NC 38  
 0.200 DEEP - 2 HOLES  
 0.215 DEEP - 2 HOLES  
 SPOTFACE 1/8" D.  
 1/4" DEEP (TYP)  
 WINCHESTER 3MRE-145-G  
 PIN "A" ON THIS END.

NOTE: POLE PIECES ARE SHOWN AS VIEWED FROM END OF HEAD WHICH CONTACTS TAPE. "N" & "S" DESIGNATE NORTH-SEEKING & SOUTH-SEEKING POLES RESPECTIVELY. WHEN PINS A, D, H, L & P ARE CONNECTED TO A POSITIVE SOURCE & C, F, N & R ARE CONNECTED TO THE NEGATIVE RETURN.



WIRING

VIEW OF EXPOSED RECEPTACLE OF WINCHESTER 3MRE-145-G

8

7

6


5

4

3


2

1




- NOTES:
1. ALL WIRE TO BE WHITE #22 AWG STRANDED TEFLON INSULATED UNLESS OTHERWISE SPECIFIED.
  2. IN THE REAR WIRES ON THE 144 PIN CONN. LABEL ENDS THE CORRECT NUMBER PER WIRING TABLE PER COLUMN LABELED "144 PIN CONN."
  3. ASSEMBLE CONTROL BOX (#1) & FRONT PANEL (#2) AFTER ALL WIRING IS COMPLETE ON CONTROL BOX.
  4. INSTALL INDICATOR LAMP IN #2 (FRONT PANEL) & CONNECT WIRES


LENGTH OF WIRE	NAME	144 PIN CONN	SW NO
10 IN	GND	AD2C	1F
	-V50P	AD2R	1G
	DO TO G	AD2P	1E
	STOP	AD2N	1B
	FILL	BO3R	2E
	EXAM	BO3P	2B
	RESUME	AD2E	3E
	STEP	AD2L	3B
	FILL STEP	BO3S	4E
	EXAM STEP	AD2M	4B
	MARK	AD2D	5E
	CLEAR	BO3M	5B
	E STOP	BO3H	6E
	F STOP	BO3T	6B
	AUTO RESTART	BO3L	7E
	INST BY INST	BO3U	7B
	LOAD	AD2F	8E
	START 400	AD2K	8B
	START RS	AD2H	9E
	START 20	AD2J	9B
	DELAY 7	BO2T	10A
	DELAY 6	BO2S	10B
	DELAY 5	BO2R	10C
	DELAY 3	BO2U	10E
	DELAY 1	BO2N	10F
	DELAY 2	BO2P	10J
	CHIME 1	BO2J	11D
	CHIME 2	BO2M	11E
	SPEAKER	BO2F	11F
	SPEAKER	BO2E	11J
	LINE HORN	BO2D	11A
10 IN	-15V	BO2B	11B
30 IN	GND	BO2C	12A
	SENSE 0	BO30	12B
	SENSE 1	BO3E	13B
	SENSE 2	BO3F	14B
	SENSE 3	BO3M	15B
	SENSE 4	BO3J	16B
	SENSE 5	BO3K	17B
	L.S.W. 0	AD30	18B
	L.S.W. 1	AD3E	19B
	L.S.W. 2	AD3F	20B
	L.S.W. 3	AD3M	21B
	L.S.W. 4	AD3J	22B
	L.S.W. 5	AD3K	23B
	L.S.W. 6	AD3L	24B
	L.S.W. 7	AD3N	25B
	L.S.W. 8	AD3M	26B
	L.S.W. 9	AD3P	27B
	L.S.W. 10	AD3R	28B
	L.S.W. 11	AD3S	29B
	DATA F. 0	BD4N	30B
	GND	AD4C	30C
	DATA F. 1	BD4P	31B
	DATA F. 2	BD4R	32B
	INST F. 0	BD4S	33B
	INST F. 1	BD4T	34B
	INST F. 2	BD4U	35B
	R.S.W. 0	AD40	36B
	R.S.W. 1	AD4E	37B
	R.S.W. 2	AD4F	38B
	R.S.W. 3	AD4H	39B
	R.S.W. 4	AD4J	40B
	R.S.W. 5	AD4K	41B
	R.S.W. 6	AD4L	42B
	R.S.W. 7	AD4M	43B
	R.S.W. 8	AD4N	44B
	R.S.W. 9	AD4P	45B
	R.S.W. 10	AD4R	46B
	R.S.W. 11	AD4S	47B
	GND	BD4C	48A
	START	BD4K	48B
	GND	BD4B	49C
	LOAD	BD4D	49B
	DEPOSIT	BD4E	50B
	EXAL	BD4T	51B
	CONT	BD4H	52B
	STOP	BD4J	53B
	SING STEP	BD4L	54B
30 IN	SING INST	BD4M	55B



E-AD-7005114-0-0 Control Panel (Sheet 2)



D-AD-7005164-0-0 Power Input Panel Assy.




NOTES:

1. ALL WIRE TO BE #22 AWG. SINGLE STRAND TEFLON INSULATED UNLESS OTHERWISE SPECIFIED.
2. EYELETS & NYLON CLAMP TO BE INSTALLED AFTER CABLES HAVE BEEN SOLDERED TO BOARD.

WIRING LEGEND								
CABLE NO	PLUG	PIN	LTR	W072	PIN	LTR	COLOR	WIRE
C1	S1-A			B-L			BRN	22 AWG
	S1-B			B-F			RED	
	S1-C			B-H			ORN	
	S1-D			B-J			YEL	
	S1-E			B-K			GRN	
	S1-F			B-M			BLU	
C1	CABLE GRD			B-E			BLK	
C2	S2-A			B-U			BRN	
	S2-B			B-P			RED	
	S2-C			B-R			GRN	
	S2-D			B-S			YEL	
	S2-E			B-T			GRN	
	S2-F			B-V			BLU	
C2	CABLE GRD			B-N			BLK	22 AWG
C3	S3-A			A-E			WHITE	MICRO-DOT
	S3-B			A-F			RED	CABLE
	CABLE GRD			A-C <sup>1</sup>			BLK	22 AWG
	S3-J			A-H			RED	MICRO-DOT
2	S3-K			A-J			WHT	CABLE
	CABLE GRD			A-C <sup>2</sup>			BLK	22 AWG
	S3-C			A-M			WHT	MICRO-DOT
3	S3-D			A-P			RED	CABLE
	S3-F			A-L			BLUE	
	CABLE GRD			A-C <sup>3</sup>			BLK	22 AWG
	S3-E			A-D			RED	MICRO-DOT
4	S3-H			A-K			WHITE	CABLE
C3	GRD CABLE			A-C <sup>4</sup>			BLACK	22 AWG

3	CABLE 2 CONDUCTOR X 6 FT. LG MICRODOT	9
2	COPPER BRAID 1/4 DIA X 6 FT. LG.	8
22	HY SHRINK TUBING #18 X 1/4 LONG (RED)	7
1	LINC 8 SCOPE CABLE CONN W072 FLIP CHIP	6
4	HY SHRINK TUBING #14 X 1/2 LG (RED)	5
4	CABLE 3 CONDUCTOR X 6 FEET LG MICRODOT	4
3	SLEEVING VINYL EXTRUDED BLK ASTRA 703/105 SIZE NO. 1/4 X 6 FEET LG	3
1	HEX CONN (9 CONTACTS) 126-222 AMPHENOL	2
2	HEX CONN (7 CONTACTS) #126-196 AMPHENOL	1





SOLDER #22AWG BLACK WIRE TO CABLE SHIELD, SLIDE SLEEVING OVER CONNECTION




NOTES:  
 1. ALL WIRE TO BE #22 AWG SINGLE STRAND TEFLON INSULATED UNLESS OTHERWISE SPECIFIED.  
 2. EYELETS & NYLON CLAMP TO BE INSTALLED AFTER CABLES HAVE BEEN SOLDERED TO BOARD.

WIRING LEGEND


CABLE NO	PLUG	PIN LTR	W073 PIN LTR	COLOR	WIRE
01	P-13	A-J	BLU	22 AWG	
	P-1	A-C	GRN		
	P-17	A-D	RED		
	P-32	A-E	ORN		
	P-3	A-F	YEL		
	P-24	A-H	GRN		
	P-31	A-K	VID		
	P-9	AL	GRY		
	P-25	A-M	LHT		
	P-10	A-N	WHT-GRN		
	P-26	A-P	WHT-RED		
	P-11	A-R	WHT-ORN		
	P-27	A-S	WHT-YEL		
	P-12	A-T	WHT-SRN		
	P-28	A-U	WHT-BLU		
		A-V (GND)	BLACK	22 AWG	
	P-2	B-D	WHITE	MICRO-DOT	
1	P-18	B-E	BLU	CABLE	
	P-4	B-F	RED		
	P-3	B-H	WHT		
2	P-19	B-J	BLACK		
	P-20	B-L	WHT		
3	P-5	B-M	BLUE		
	P-21	B-N	RED		
	P-6	B-P	WHITE		
4	P-22	B-R	BLACK		
	P-7	B-S	WHITE	MICRO-DOT	
01	5	P-23	P-T	BLACK	CABLE

SEE DETAIL "A"



SEE DETAIL "C"

SEE DETAIL "B" 5 PLACES.



27	HY SHRINK TUBING #14 X 1/2 LG		7
5	CABLE, 3 CONDUCTOR X 6 FEET LONG		6
5	HY SHRINK TUBING #18 X 1/2 LG		5
1	W073 CABLE CONNECTOR FLIP CHIP	W073	4
1	SLEEVING VINYL EXTRUDED ASTRA 703/105 SIZE NO 1/2" X 6 FT LG		3
1	COPPER BRAID 3/8 DIA X 6 FT LONG		2
1	BLUE RIBBON CONN #26-4303-325 AMPHENOL		1

8

7

6

5

4

3

2

1

D

C

B


A

D

C

B

A



D-UA-7005260-0-0 Tape Transport

8

7

6


5

4

3

2

1




LEGEND	
NUMBER	"A" DIM
D-IA-7005423-1-0	18
D-IA-7005423-2-0	48

	PIN#	COLOR	WIRE
	1	SHIELD	#18 AWG
	17	ORN-YEL	#18 AWG
PAIR	2	BLK-ORN	#22 AWG
DOUBLE SHIELD	18	BLK-YEL	▲
TRIPLET	3	BLU	
DOUBLE SHIELD	19	VIO	
	4	GRY	
TRIPLET	20	RED-BRN	
	5	BRN-ORN	
	21	BRN-YEL	
PAIR	6	BLK-BRN	
PAIR	22	BLK-RED	
PAIR	7	BRN-VIO	
PAIR	23	BRN-GRY	
PAIR	8	BLK	
PAIR	24	BRN	
PAIR	9	BLK-GRN	
PAIR	25	BLK-BLU	
PAIR	10	RED	
PAIR	26	ORN	
PAIR	11	BRN-GRN	
PAIR	27	BRN-BLU	
PAIR	12	BLK-VIO	
PAIR	28	BLK-GRY	
	13	RED-YEL	
	29	RED-GRN	
	14	RED-GRY	
	30	RED-ORN	
	15	RED-VIO	▼
	31	RED-BLU	#22 AWG
	16	GRN	#18 AWG
	32	YEL	#18 AWG

NOTES:

G4	HY-SHRINK TUBING WHITE 1/2 LG	4
2	SLEEVING WHITE VINYL #18 AWG 2 LG	3
A/R	LINC SHIELDED CABLE DEC 9105605	2
2	BLUE RIBBON CONN #26-4303-325 AMPHENOL	1

D-IA-7005423-0-0 LINCtape Extension Cable



D-AD-7404146-0-0 Tape Chassis (Sheet 1)

D

D

C


C


B

B


A

A







TAPE HEAD CABLE ASSEMBLY




1. MAKE 2 PER CHASSIS. ONE WITH 15" CABLE & ONE WITH 16" CABLE.
2. SHIELDS MAY NOT CONTACT ONE ANOTHER AT CONNECTOR END OF CABLE.
3. POT CONNECTOR END, USING MODIFIED WINCHESTER SMRE-14 HOOD WITH ENLARGED CABLE OPENING.
4. DO NOT STRIP OTHER END OF CABLE.
5. ALL CABLE CLAMPS 9/16"




- NOTES ON PREPARATION OF ENDS OF MOVING SHIELDED CABLE.
1. STRIP OUTER INSULATION BACK ABOUT 1" LEAVING SHIELD EXPOSED.
  2. STRIP OFF ABOUT 3/4" OF SHIELD.
  3. WRAP EXPOSED SHIELD WITH 4-TURN #24 AND SOLDER, BRING OUT ONE END OF WIRE WRAP ABOUT 3" IF REQUIRED.
  4. INSULATE WRAPPED SHIELD WITH EMBROIDERY TUBING AND INSULATE #24 WIRE WITH SLEEVING.
- NOTES ON PREPARATION OF BELDEN SHIELDED CABLE.
1. STRIP OUTER INSULATION BACK AS REQUIRED AND REMOVE FOIL.
  2. USE BRAIN WIRE FOR SHIELD GROUND CONNECTION WHEN REQUIRED.
  3. INSULATE SHIELD END AND DRAW WIRE AS ABOVE.




- NOTE:
1. A = 1/4"
  2. MATERIAL 3/32" X 1/2" X 1/4" BOARD
  3. USECO TERMINAL POSTS ARE INSERTED FROM THIS SIDE. (\* 5025C)



NOTE: OBSERVE SHIELD AND GROUND CONNECTIONS ACCURATELY.





PLUG #160-5  
AMPHENOL

- NOTE: 1. R<sub>1</sub>, R<sub>2</sub>, L<sub>1</sub>, L<sub>2</sub>  
LICON PB SWITCH  
# 01-112430
2. P<sub>1</sub>, P<sub>2</sub>, S<sub>1</sub>, S<sub>2</sub>, M<sub>1</sub>, M<sub>2</sub>, M<sub>3</sub>, M<sub>4</sub>  
ALLIED TDM 12V4  
MOUNTED IN ALLED SHIP-50 SOCKETS
3. Z<sub>1</sub>, Z<sub>2</sub>, Z<sub>3</sub>, Z<sub>4</sub>  
BRIDLEY 3E11-4 SUPPRESSOR  
3ELBOM ARC SUPPRESSOR
4. M<sub>1</sub>, M<sub>2</sub>, M<sub>3</sub> & M<sub>4</sub>  
ELINGO MOTOR  
"DP3JA-2301-610" } 50 CYC  
ELINGO MOTOR  
"DP3JA-2245-610" } 60 CYC

(SHOWN FOR STD  
CONFIGURATION UNIT  
ZERO ON LEFT)

D-BS-7404146-0-1 Tape Chassis, Power and Control

8

7

6

5


4

3


2

1

NOTES:  
 1 USE STAINLESS ST. SET SCREWS IN ALL PULLEYS & BEARINGS.



D-AD-7404150-1-0	60 CYCLE UNIT
D-AD-7404150-2-0	50 " "



NOTE. ADJUST COLLAR FOR 0.010 END PLAY IN OUTPUT SHAFT

D-AD-7404150-0-0 Tape Drive (LINC8)



8

7

6

5

4

3

2

1

D

C

B



A

D

C


B

A



NOTES:


1. PART NUMBERS REFER TO PART NUMBER KEY DWG.#BS-D-3004810-01
2. CABLE RUNS SHOWN IN LAYOUT DWG.#AD-D-7404538-0-0 SHEET 4.



- NOTES:
1. THIS CABLE IS USED TO CONNECT THE REMOTE SCOPE TO THE CONSOLE SCOPE WHEN THE REMOTE SCOPE IS USED AS A DISPLAY SCOPE. IT IS CONNECTED TO THE CONSOLE SCOPE AT PL<sub>2</sub> ON FRONT OF THE RIGHT PLUG IN AND TO THE REMOTE SCOPE AT PL<sub>2</sub> ON THE RIGHT PLUG IN.
  2. DRILL 13/32 HOLE IN BACK OF BOTH PLUGS TO INSURE PROPER INSERT OF CABLE.
  3. PLUG SHOWN APART FOR CLARITY IN ASSEMBLING ONLY.
  4. ONLY FOUR OF THE SIX PAIRS OF WIRE IN THIS CABLE ARE USED, THE TWO UNUSED PAIRS ARE CUT OFF 1-1/2" ABOVE THE WIRES USED.

C-IA-7405611-0-0 Cable, Scope (Remote)


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part as the basis for the manufacture or sale of items without written permission.

MASTER DRAWING LIST				
DWG. NO.	REV. LET.	NO. OF SHEETS	TITLE	
D-UA-LINC8-0-0		3	LINC8 ASSEMBLY	
A-PL-LINC8-0-0		8	LINC8 PARTS LIST	
B-OD-LINC8-0-13		1	OUTLINE DRAWING	
	A			
D-FD-LINC8-0-30	L	1	FLOW DIAGRAM, LOAD	
	W			
D-SD-LINC8-0-1	A	1	SYSTEM CONFIGURATION	
	Y			
A-MDL-LINC8-0-L	S	1	LINC 8	
A-MDL-LINC8-0-P	U	1	LINC 8 PROCESSOR	
	S			
A-MDL-LINC8-0-M	E	1	LINC 8 MEMORY	
D-BS-LINC8-0-2	L	1	DATA TERM. PANEL LOGIC	
	A			
D-MU-LINC8-0-3	T	1	MODULE UTILIZATION LIST	
A-PL-LINC8-0-3	E	1	MODULE PARTS LIST	
	S			
D-IC-LINC8-0-4	T	2	CABLES FOR LINC8	
D-IC-LINC8-0-5	R	1	I/O LISTINGS	
	E			
D-IC-LINC8-0-6	V	1	CABLE LISTING	
A-CP-LINC8-0-7	S	1	EXTERNAL COMPONENT LIST	
	I			
D-FD-LINC8-0-9	O	2	MANUAL & AUTO OPERATIONS	
	N			
A-PL-LINC8-0-8	S	18	MODULE PARTS LIST	
D-IC-LINC8-0-10		1	POWER WIRING AC & DC	
D-IC-LINC8-0-11		1	CABLE LAYOUT OF CONTROL PANEL	
A-IC-LINC8-0-12		1	AC CABLES	
REVISIONS				
REV.	DATE	CHG. NO.	APP'D.	
DRN'D. ANDRUCHOW		DATE 10-1-66		
CHK'D. DAIGNEAULT		DATE 10-1-66		
ENG. R. Clayton		DATE 10-1-66	TITLE LINC 8	
PROJ. ENG. R. Clayton		DATE 10-1-66		
PROD. R. Clayton		DATE 10-1-66		
FIRST USED ON		LINC 8	SIZE CODE	NUMBER
			A ML	LINC8-0
SCALE				
SHEET 1 OF 1		DIST.		

DEC FORM NO. DRA 103

A-MDL-LINC8-0-0 Master Drawing List

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part as the basis for the manufacture or sale of items without written permission.


COMPONENT NAME	VALUE	POL.	FROM PIN	TO PIN	POL.
RESISTOR	1.2K $\frac{1}{2}$ W		PH18H	PH19E	
RESISTOR	470 $\Omega$		PH18H	PH18B	
AC TERMINATOR	100 $\Omega$ $\frac{1}{2}$ W RES & .01MFD CAP		PH01U	PH01C	
" "	" "		PH01P	PH01C	
CAPACITOR	2MFD OR 2.2 MFD		PH05H(-)	PH05J(+)	
CAPACITOR	.01MFD 50V		PB30H	PB30C	
RESISTOR	30K $\frac{1}{2}$ W		PH18F	PH20E	
AC TERMINATOR	100 $\Omega$ & .01 CAP		LB08H	LB08C	
CAPACITOR	680 PF		PF24M	PF24D	
CAPACITOR	680 PF		PH36E	PH36F	
CAPACITOR	680 PF		PH10H	PH10J	
CAPACITOR	680 PF		PJ10H	PJ10J	
AC TERMINATOR	100 $\Omega$ $\frac{1}{2}$ W RES & .01MFD CAP		MF36F	GND	
" "	" "		MF36H	"	
" "	" "		MF36J	"	
" "	" "		MF36K	"	
" "	" "		MF36L	"	
" "	" "		MF36M	"	
REVISIONS					
REV.	DATE	CHG. NO.	APP'D.		
A	2/67	11	RJC		
B	REVISED & REDRAWN 9/67	23	RJC		
DRN. R. BERNIER		DATE 9/66			
CHK'D. DAIGNEAULT		DATE 10/66			
ENG. R. CLAYTON		DATE 10/66	TITLE EXTERNAL COMPONENT LIST FOR LINC-8		
PROJ. ENG. R. CLAYTON		DATE 10/66			
PROD. R. CLAYTON		DATE 10/66			
FIRST USED ON		LINC-8	SIZE CODE	NUMBER	REV.
			A CP	LINC8-0-7	B
SCALE					
SHEET 1 OF 2		DIST.			

DEC FORM NO. DRA 106

A-CP-LINC8-0-7 External Component List (Sheet 1)

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

COMPONENT NAME	VALUE	POL.	FROM PIN	TO PIN	POL.
RESISTOR	100Ω 1/4W		DA35K	GND	
"	" "		DA35M	"	
"	" "		DA35P	"	
"	" "		DA35S	"	
"	" "		DA35T	"	
"	" "		DA35V	"	

REVISIONS				DRN.	DATE	 <b>DIGITAL EQUIPMENT CORPORATION</b> <small>MAYNARD, MASSACHUSETTS</small>			
REV.	DATE	CHG. NO.	APP'D.	CHK'D.	DATE				
				ENG.	DATE	TITLE			
				PROJ. ENG.	DATE	EXTERNAL COMPONENT LIST			
				PROD.	DATE	FOR			
				FIRST USED ON		LINC-8			
						DATA TERMINAL PANEL			
				SCALE		SIZE	CODE	NUMBER	REV.
						A	CP	LINC8-0-7	B
				SHEET		DIST.			
				2					
				OF					
				2					


DEC FORM NO. DRA 106

A-CP-LINC8-0-7 External Component List (Sheet 2)

# MASTER DRAWING LIST

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.


DWG. NO.	REV. LET.	NO. OF SHEETS	TITLE
K-WL-LINC8-0-L9	H		WIRING LIST
D-MU-LINC8-0-L10	F	1	PANELS LE-LJ
D-MU-LINC8-0-L11	B	1	PANELS LA-LD
D-BS-LINC8-0-L2		1	B REGISTER
D-BS-LINC8-0-L3		1	S+P REGISTER
D-BS-LINC8-0-L4		1	LINC, LEFT HALF A REGISTER
D-BS-LINC8-0-L5		1	RIGHT HALF A REGISTER
D-BS-LINC8-0-L6	A	1	R & Z REGISTERS
D-BS-LINC8-0-L7	A	1	PDP-8 AC INPUT GATES
D-BS-LINC8-0-L14		1	CONTROL REG. + INST DECODERS
D-BS-LINC8-0-L15	A	1	TIME PULSE DISTRIBUTOR
D-BS-LINC8-0-L16	D	1	LINC INTERFACE CONTROL
D-BS-LINC8-0-L17	A	1	IOT DECODERS
D-BS-LINC8-0-L18	A	1	CONTROL FUNCTIONS
D-BS-LINC8-0-L19		1	SKIP NETS
D-BS-LINC8-0-L20	A	1	CONTROL PULSE GATES
D-BS-LINC8-0-L21		1	S P Z T N & DIS. CONT. PULSES
D-BS-LINC8-0-L22	A	1	A&B REGISTER CONTROL PULSES
D-BS-LINC8-0-L26	A	1	MEMORY EXTENSION
D-BS-LINC8-0-L28		1	LINC SWITCHES & INDICATORS
D-AD-7005108-0-0	A	1	BUSS BAR

REVISIONS				DRN. D.	DATE	 <b>DIGITAL EQUIPMENT CORPORATION</b> <small>MAYNARD, MASSACHUSETTS</small>			
REV.	DATE	CHG. NO.	APP'D.	ANDRUCHOW	DATE				
A	11/66	3	R.J.C		10-1-65				
B	12/66	6	R.J.C		10-1-65				
C	1/67	9	R.J.C		10-1-65				
D	2/67	10	R.J.C		10-1-65				
E	2/67	12	R.J.C		10-1-65				
F	3/67	14	R.J.C		10-1-65				
H	8/67	22	J.S.						
J	9/67	24	J.S.						
				CHK'D.	DATE	TITLE			
				DAIGNEAULT	10-1-65	LINC 8			
				ENG.	DATE	LINC SECTION			
				R. CLAYTON	10-1-65				
				PROJ. ENG.	DATE				
				R. CLAYTON	10-1-65				
				PROD.	DATE				
				R. CLAYTON	10-1-65				
				FIRST USED ON					
				LINC 8					
				SCALE		SIZE	CODE	NUMBER	REV.
						A	ML	LINC8-0-L	J
				SHEET		DIST.			
				OF					


DEC FORM NO. DRA 103

A-ML-LINC8-0-L Drawing List, LINC Section







A130-0-1 Multiplex LINC-8




A202-0-1 Two Analog Preamplicers




A401-0-1 Sample and Hold




A502-0-1 Difference Amplifier




A601-0-1 3 Bit DAC




A704-0-1 -10V Precision Power Supply




A604-0-1 2 Bit DAC




A706-0-1 Power Supply for A202




B104-0-1 Inverter



B117-0-1 Diode Gate




B115-0-1 Diode Gate




B130-0-1 3Bit Parity Circuit







B171-0-1 Diode Gate




B684 Two Bus Drivers




B204-0-1 Four Flip-Flops




G882 Manchester Reader Writer




G906-0-1 LINC8 Capacitor and Power Up




R141-0-1 Diode Gate




R122-0-1 NOR Gate




R151 Binary to Octal Decoder




R181-0-1 DC Carry Chain




R202-0-1 Dual Flip-Flop




R201 Flip-Flop




R203-0-1 Triple Flip-Flop




R204-0-1 Quadruple Flip-Flop




R303-0-1 Integrating One-Shot




R302-0-1 Delay




R401-0-1 Clock




R405-0-1 Crystal Clock




R602-0-1 Pulse Amplifier




R601-0-1 Pulse Amplifier




R603 Pulse Amplifier




R613-0-1 Pulse Amplifier




W002-0-1 Clamp Loads




R650-0-1 Bus Driver




W005-0-1 Clamped Loads




W026 Connector Board




W035-0-1 Cable Connector




W050-0-1 Indicator Driver




W072-0-1 LINC-8 Scope Cable Connector




W073-0-1 LINC-8 Tape Cable Connector



W501 Schmitt Trigger




W500 High Impedance Follower



W607-0-1 Pulse Amplifier





W640-0-1 Pulse Amplifier

**digital**

**DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS**

Printed in U.S.A.